Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 22 02:17:48 2020
| Host         : DESKTOP-D7RM7IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (17)
7. checking multiple_clock (2792)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2792)
---------------------------------
 There are 2792 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.077        0.000                      0                 7896        0.069        0.000                      0                 7896        2.357        0.000                       0                  2798  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 2.857}        5.714           175.000         
  clkfbout_sys_clk    {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 2.857}        5.714           175.000         
  clkfbout_sys_clk_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.077        0.000                      0                 7822        0.148        0.000                      0                 7822        2.357        0.000                       0                  2794  
  clkfbout_sys_clk                                                                                                                                                     18.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.078        0.000                      0                 7822        0.148        0.000                      0                 7822        2.357        0.000                       0                  2794  
  clkfbout_sys_clk_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.077        0.000                      0                 7822        0.069        0.000                      0                 7822  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.077        0.000                      0                 7822        0.069        0.000                      0                 7822  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          2.840        0.000                      0                   74        0.595        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          2.840        0.000                      0                   74        0.516        0.000                      0                   74  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        2.840        0.000                      0                   74        0.516        0.000                      0                   74  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        2.841        0.000                      0                   74        0.595        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.589ns (28.909%)  route 3.908ns (71.091%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 4.943 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.846     1.836    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.097     1.933 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16/O
                         net (fo=2, routed)           0.476     2.409    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.097     2.506 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10/O
                         net (fo=1, routed)           0.190     2.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.097     2.793 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6/O
                         net (fo=1, routed)           0.000     2.793    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.163     2.956 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5/O
                         net (fo=1, routed)           0.228     3.184    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3/O
                         net (fo=1, routed)           0.000     3.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.156     3.569 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2/O
                         net (fo=3, routed)           0.716     4.285    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.215     4.500 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_6/O
                         net (fo=1, routed)           0.515     5.015    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_6_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I4_O)        0.097     5.112 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_1/O
                         net (fo=1, routed)           0.000     5.112    sigma/sigma_tile/riscv/genpstage_EXEC_alu_ZF
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.133     4.943    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/C
                         clock pessimism              0.293     5.236    
                         clock uncertainty           -0.079     5.157    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)        0.032     5.189    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[28]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[30]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[7]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.169ns (21.832%)  route 4.186ns (78.168%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 4.941 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.227    -0.390    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.393     0.003 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/Q
                         net (fo=5, routed)           0.709     0.712    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[9]
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.097     0.809 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_33/O
                         net (fo=1, routed)           0.274     1.083    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_33_n_0
    SLICE_X51Y78         LUT5 (Prop_lut5_I4_O)        0.097     1.180 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_19/O
                         net (fo=2, routed)           0.414     1.594    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_19_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.097     1.691 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_9/O
                         net (fo=33, routed)          0.887     2.578    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_9_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.097     2.675 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_5/O
                         net (fo=1, routed)           0.429     3.104    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.097     3.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_2/O
                         net (fo=2, routed)           0.750     3.951    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_2_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.097     4.048 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_1/O
                         net (fo=2, routed)           0.229     4.278    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[23]
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.097     4.375 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[23]_i_1/O
                         net (fo=4, routed)           0.492     4.867    sigma/sigma_tile/riscv/genpstage_EXEC_rd_wdata[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.097     4.964 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[23]_i_1/O
                         net (fo=1, routed)           0.000     4.964    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[23]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.131     4.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y76         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/C
                         clock pessimism              0.293     5.234    
                         clock uncertainty           -0.079     5.155    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.032     5.187    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]
  -------------------------------------------------------------------
                         required time                          5.187    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.610ns (29.672%)  route 3.816ns (70.328%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 4.940 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.807     1.797    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I3_O)        0.097     1.894 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[13]_i_14/O
                         net (fo=2, routed)           0.351     2.245    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[13]_i_14_n_0
    SLICE_X45Y76         LUT3 (Prop_lut3_I2_O)        0.097     2.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_9/O
                         net (fo=1, routed)           0.299     2.640    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_9_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.097     2.737 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_6/O
                         net (fo=1, routed)           0.000     2.737    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_6_n_0
    SLICE_X43Y78         MUXF7 (Prop_muxf7_I0_O)      0.163     2.900 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_5/O
                         net (fo=1, routed)           0.407     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_5_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.536 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_3/O
                         net (fo=1, routed)           0.000     3.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_3_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.163     3.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_2/O
                         net (fo=3, routed)           0.444     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_2_n_0
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.229     4.372 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_1/O
                         net (fo=3, routed)           0.572     4.945    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[12]
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.097     5.042 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     5.042    sigma/sigma_tile/riscv/genpstage_IDECODE_rs2_rdata[12]
    SLICE_X60Y71         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.130     4.940    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y71         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/C
                         clock pessimism              0.348     5.288    
                         clock uncertainty           -0.079     5.209    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)        0.072     5.281    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          5.281    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.589ns (29.870%)  route 3.731ns (70.130%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 4.943 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.846     1.836    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.097     1.933 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16/O
                         net (fo=2, routed)           0.476     2.409    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.097     2.506 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10/O
                         net (fo=1, routed)           0.190     2.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.097     2.793 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6/O
                         net (fo=1, routed)           0.000     2.793    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.163     2.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5/O
                         net (fo=1, routed)           0.228     3.184    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.413 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3/O
                         net (fo=1, routed)           0.000     3.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.156     3.569 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2/O
                         net (fo=3, routed)           0.649     4.219    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2_n_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I1_O)        0.215     4.434 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_1/O
                         net (fo=3, routed)           0.405     4.838    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[14]
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.097     4.935 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[14]_i_1/O
                         net (fo=1, routed)           0.000     4.935    sigma/sigma_tile/riscv/genpstage_EXEC_rd_wdata[14]
    SLICE_X45Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.133     4.943    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/C
                         clock pessimism              0.293     5.236    
                         clock uncertainty           -0.079     5.157    
    SLICE_X45Y73         FDRE (Setup_fdre_C_D)        0.032     5.189    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.851%)  route 0.096ns (34.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.366    sigma/udm/uart_tx/in13[2]
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.321 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/uart_tx/clk_out1
    SLICE_X30Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X30Y77         FDRE (Hold_fdre_C_D)         0.121    -0.469    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.356%)  route 0.048ns (22.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.569    -0.595    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X30Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/Q
                         net (fo=1, routed)           0.048    -0.383    sigma/Sobel_my/Filter2D_U0/i_V_reg_1238[26]
    SLICE_X31Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.840    -0.833    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X31Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.047    -0.535    sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.179%)  route 0.072ns (27.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.568    -0.596    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X36Y60         FDSE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.072    -0.384    sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg_n_0_[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_i_1__1/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_i_1__1_n_0
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.839    -0.834    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/C
                         clock pessimism              0.251    -0.583    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.491    sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.033%)  route 0.080ns (29.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.568    -0.596    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X36Y60         FDSE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.080    -0.376    sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg_n_0_[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_i_1__1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_i_1__1_n_0
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.839    -0.834    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/C
                         clock pessimism              0.251    -0.583    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.491    sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/testmem_xif_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/testmem/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X61Y68         FDRE                                         r  sigma/testmem_xif_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/testmem_xif_addr_reg[2]/Q
                         net (fo=1, routed)           0.278    -0.186    sigma/testmem/Q[2]
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.868    -0.805    sigma/testmem/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.530    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.347    sigma/testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/Q
                         net (fo=1, routed)           0.084    -0.380    sigma/sigma_tile/sfr/in47[7]
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  sigma/sigma_tile/sfr/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[7]
    SLICE_X41Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.091    -0.501    sigma/udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/uart_rx/dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.650%)  route 0.123ns (39.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_rx/dout_bo_reg[4]/Q
                         net (fo=4, routed)           0.123    -0.340    sigma/udm/uart_rx/rx_data[4]
    SLICE_X30Y78         LUT2 (Prop_lut2_I0_O)        0.048    -0.292 r  sigma/udm/uart_rx/dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    sigma/udm/uart_rx/dout_bo[3]_i_1_n_0
    SLICE_X30Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.830    -0.843    sigma/udm/uart_rx/clk_out1
    SLICE_X30Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.131    -0.459    sigma/udm/uart_rx/dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/testmem_xif_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/testmem/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.075%)  route 0.285ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X61Y68         FDRE                                         r  sigma/testmem_xif_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/testmem_xif_addr_reg[7]/Q
                         net (fo=1, routed)           0.285    -0.179    sigma/testmem/Q[7]
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.868    -0.805    sigma/testmem/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.530    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.347    sigma/testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.578%)  route 0.113ns (44.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X40Y59         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.344    sigma/Sobel_my/Mat2Array_U0/row_V_reg_362[0]
    SLICE_X41Y60         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.838    -0.835    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X41Y60         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.070    -0.512    sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.499%)  route 0.133ns (48.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.555    -0.609    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y75         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/Q
                         net (fo=3, routed)           0.133    -0.335    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[20]
    SLICE_X44Y74         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.822    -0.851    sigma/sigma_tile/riscv/clk_out1
    SLICE_X44Y74         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.072    -0.504    sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y58     sigma/Sobel_my/Filter2D_U0/icmp_ln899_reg_1252_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y50     sigma/Sobel_my/Filter2D_U0/t_V_2_reg_255_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y50     sigma/Sobel_my/Filter2D_U0/t_V_2_reg_255_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y51     sigma/Sobel_my/Filter2D_U0/t_V_2_reg_255_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X61Y78     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X66Y75     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X66Y75     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X61Y74     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X64Y74     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X64Y74     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.857       2.357      SLICE_X60Y79     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X60Y79     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X56Y93     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X56Y93     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X37Y90     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X37Y90     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X56Y93     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X56Y93     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X36Y91     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X59Y65     sigma/testmem_xif_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.589ns (28.909%)  route 3.908ns (71.091%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 4.943 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.846     1.836    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.097     1.933 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16/O
                         net (fo=2, routed)           0.476     2.409    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.097     2.506 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10/O
                         net (fo=1, routed)           0.190     2.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.097     2.793 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6/O
                         net (fo=1, routed)           0.000     2.793    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.163     2.956 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5/O
                         net (fo=1, routed)           0.228     3.184    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3/O
                         net (fo=1, routed)           0.000     3.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.156     3.569 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2/O
                         net (fo=3, routed)           0.716     4.285    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.215     4.500 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_6/O
                         net (fo=1, routed)           0.515     5.015    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_6_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I4_O)        0.097     5.112 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_1/O
                         net (fo=1, routed)           0.000     5.112    sigma/sigma_tile/riscv/genpstage_EXEC_alu_ZF
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.133     4.943    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/C
                         clock pessimism              0.293     5.236    
                         clock uncertainty           -0.078     5.158    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)        0.032     5.190    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.078     5.212    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.898    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[28]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.078     5.212    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.898    sigma/csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.078     5.212    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.898    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[30]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.078     5.212    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.898    sigma/csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.078     5.212    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.898    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[7]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.078     5.212    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.898    sigma/csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.169ns (21.832%)  route 4.186ns (78.168%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 4.941 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.227    -0.390    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.393     0.003 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/Q
                         net (fo=5, routed)           0.709     0.712    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[9]
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.097     0.809 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_33/O
                         net (fo=1, routed)           0.274     1.083    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_33_n_0
    SLICE_X51Y78         LUT5 (Prop_lut5_I4_O)        0.097     1.180 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_19/O
                         net (fo=2, routed)           0.414     1.594    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_19_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.097     1.691 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_9/O
                         net (fo=33, routed)          0.887     2.578    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_9_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.097     2.675 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_5/O
                         net (fo=1, routed)           0.429     3.104    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.097     3.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_2/O
                         net (fo=2, routed)           0.750     3.951    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_2_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.097     4.048 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_1/O
                         net (fo=2, routed)           0.229     4.278    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[23]
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.097     4.375 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[23]_i_1/O
                         net (fo=4, routed)           0.492     4.867    sigma/sigma_tile/riscv/genpstage_EXEC_rd_wdata[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.097     4.964 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[23]_i_1/O
                         net (fo=1, routed)           0.000     4.964    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[23]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.131     4.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y76         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/C
                         clock pessimism              0.293     5.234    
                         clock uncertainty           -0.078     5.156    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.032     5.188    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.610ns (29.672%)  route 3.816ns (70.328%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 4.940 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.807     1.797    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I3_O)        0.097     1.894 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[13]_i_14/O
                         net (fo=2, routed)           0.351     2.245    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[13]_i_14_n_0
    SLICE_X45Y76         LUT3 (Prop_lut3_I2_O)        0.097     2.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_9/O
                         net (fo=1, routed)           0.299     2.640    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_9_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.097     2.737 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_6/O
                         net (fo=1, routed)           0.000     2.737    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_6_n_0
    SLICE_X43Y78         MUXF7 (Prop_muxf7_I0_O)      0.163     2.900 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_5/O
                         net (fo=1, routed)           0.407     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_5_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.536 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_3/O
                         net (fo=1, routed)           0.000     3.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_3_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.163     3.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_2/O
                         net (fo=3, routed)           0.444     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_2_n_0
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.229     4.372 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_1/O
                         net (fo=3, routed)           0.572     4.945    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[12]
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.097     5.042 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     5.042    sigma/sigma_tile/riscv/genpstage_IDECODE_rs2_rdata[12]
    SLICE_X60Y71         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.130     4.940    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y71         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/C
                         clock pessimism              0.348     5.288    
                         clock uncertainty           -0.078     5.210    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)        0.072     5.282    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.589ns (29.870%)  route 3.731ns (70.130%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 4.943 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.846     1.836    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.097     1.933 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16/O
                         net (fo=2, routed)           0.476     2.409    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.097     2.506 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10/O
                         net (fo=1, routed)           0.190     2.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.097     2.793 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6/O
                         net (fo=1, routed)           0.000     2.793    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.163     2.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5/O
                         net (fo=1, routed)           0.228     3.184    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.413 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3/O
                         net (fo=1, routed)           0.000     3.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.156     3.569 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2/O
                         net (fo=3, routed)           0.649     4.219    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2_n_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I1_O)        0.215     4.434 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_1/O
                         net (fo=3, routed)           0.405     4.838    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[14]
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.097     4.935 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[14]_i_1/O
                         net (fo=1, routed)           0.000     4.935    sigma/sigma_tile/riscv/genpstage_EXEC_rd_wdata[14]
    SLICE_X45Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.133     4.943    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/C
                         clock pessimism              0.293     5.236    
                         clock uncertainty           -0.078     5.158    
    SLICE_X45Y73         FDRE (Setup_fdre_C_D)        0.032     5.190    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.851%)  route 0.096ns (34.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.366    sigma/udm/uart_tx/in13[2]
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.321 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/uart_tx/clk_out1
    SLICE_X30Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X30Y77         FDRE (Hold_fdre_C_D)         0.121    -0.469    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.356%)  route 0.048ns (22.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.569    -0.595    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X30Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/Q
                         net (fo=1, routed)           0.048    -0.383    sigma/Sobel_my/Filter2D_U0/i_V_reg_1238[26]
    SLICE_X31Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.840    -0.833    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X31Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.047    -0.535    sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.179%)  route 0.072ns (27.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.568    -0.596    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X36Y60         FDSE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.072    -0.384    sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg_n_0_[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_i_1__1/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_i_1__1_n_0
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.839    -0.834    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/C
                         clock pessimism              0.251    -0.583    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.491    sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.033%)  route 0.080ns (29.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.568    -0.596    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X36Y60         FDSE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.080    -0.376    sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg_n_0_[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_i_1__1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_i_1__1_n_0
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.839    -0.834    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/C
                         clock pessimism              0.251    -0.583    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.491    sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sigma/testmem_xif_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/testmem/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X61Y68         FDRE                                         r  sigma/testmem_xif_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/testmem_xif_addr_reg[2]/Q
                         net (fo=1, routed)           0.278    -0.186    sigma/testmem/Q[2]
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.868    -0.805    sigma/testmem/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.530    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.347    sigma/testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/Q
                         net (fo=1, routed)           0.084    -0.380    sigma/sigma_tile/sfr/in47[7]
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  sigma/sigma_tile/sfr/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[7]
    SLICE_X41Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.091    -0.501    sigma/udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/uart_rx/dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.650%)  route 0.123ns (39.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_rx/dout_bo_reg[4]/Q
                         net (fo=4, routed)           0.123    -0.340    sigma/udm/uart_rx/rx_data[4]
    SLICE_X30Y78         LUT2 (Prop_lut2_I0_O)        0.048    -0.292 r  sigma/udm/uart_rx/dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    sigma/udm/uart_rx/dout_bo[3]_i_1_n_0
    SLICE_X30Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.830    -0.843    sigma/udm/uart_rx/clk_out1
    SLICE_X30Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.131    -0.459    sigma/udm/uart_rx/dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sigma/testmem_xif_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/testmem/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.075%)  route 0.285ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X61Y68         FDRE                                         r  sigma/testmem_xif_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/testmem_xif_addr_reg[7]/Q
                         net (fo=1, routed)           0.285    -0.179    sigma/testmem/Q[7]
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.868    -0.805    sigma/testmem/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.530    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.347    sigma/testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.578%)  route 0.113ns (44.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X40Y59         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.344    sigma/Sobel_my/Mat2Array_U0/row_V_reg_362[0]
    SLICE_X41Y60         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.838    -0.835    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X41Y60         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.070    -0.512    sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.499%)  route 0.133ns (48.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.555    -0.609    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y75         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/Q
                         net (fo=3, routed)           0.133    -0.335    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[20]
    SLICE_X44Y74         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.822    -0.851    sigma/sigma_tile/riscv/clk_out1
    SLICE_X44Y74         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.072    -0.504    sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X2Y14     sigma/sigma_tile/ram/ram_dual/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         5.714       3.480      RAMB36_X1Y15     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.714       207.646    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y58     sigma/Sobel_my/Filter2D_U0/icmp_ln899_reg_1252_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y50     sigma/Sobel_my/Filter2D_U0/t_V_2_reg_255_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y50     sigma/Sobel_my/Filter2D_U0/t_V_2_reg_255_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X32Y51     sigma/Sobel_my/Filter2D_U0/t_V_2_reg_255_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X61Y78     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X66Y75     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X66Y75     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X61Y74     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X64Y74     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X64Y74     sigma/sigma_tile/riscv/gensticky_genpstage_IFETCH_curinstr_addr_genglbl_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.857       2.357      SLICE_X60Y79     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X60Y79     sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rd_source_genglbl_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X56Y93     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X56Y93     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X37Y90     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X37Y90     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X56Y93     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X56Y93     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X36Y91     sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile_reg[25][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X59Y65     sigma/testmem_xif_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.589ns (28.909%)  route 3.908ns (71.091%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 4.943 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.846     1.836    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.097     1.933 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16/O
                         net (fo=2, routed)           0.476     2.409    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.097     2.506 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10/O
                         net (fo=1, routed)           0.190     2.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.097     2.793 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6/O
                         net (fo=1, routed)           0.000     2.793    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.163     2.956 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5/O
                         net (fo=1, routed)           0.228     3.184    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3/O
                         net (fo=1, routed)           0.000     3.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.156     3.569 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2/O
                         net (fo=3, routed)           0.716     4.285    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.215     4.500 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_6/O
                         net (fo=1, routed)           0.515     5.015    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_6_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I4_O)        0.097     5.112 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_1/O
                         net (fo=1, routed)           0.000     5.112    sigma/sigma_tile/riscv/genpstage_EXEC_alu_ZF
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.133     4.943    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/C
                         clock pessimism              0.293     5.236    
                         clock uncertainty           -0.079     5.157    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)        0.032     5.189    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[28]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[30]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[7]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.169ns (21.832%)  route 4.186ns (78.168%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 4.941 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.227    -0.390    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.393     0.003 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/Q
                         net (fo=5, routed)           0.709     0.712    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[9]
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.097     0.809 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_33/O
                         net (fo=1, routed)           0.274     1.083    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_33_n_0
    SLICE_X51Y78         LUT5 (Prop_lut5_I4_O)        0.097     1.180 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_19/O
                         net (fo=2, routed)           0.414     1.594    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_19_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.097     1.691 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_9/O
                         net (fo=33, routed)          0.887     2.578    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_9_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.097     2.675 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_5/O
                         net (fo=1, routed)           0.429     3.104    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.097     3.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_2/O
                         net (fo=2, routed)           0.750     3.951    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_2_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.097     4.048 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_1/O
                         net (fo=2, routed)           0.229     4.278    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[23]
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.097     4.375 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[23]_i_1/O
                         net (fo=4, routed)           0.492     4.867    sigma/sigma_tile/riscv/genpstage_EXEC_rd_wdata[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.097     4.964 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[23]_i_1/O
                         net (fo=1, routed)           0.000     4.964    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[23]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.131     4.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y76         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/C
                         clock pessimism              0.293     5.234    
                         clock uncertainty           -0.079     5.155    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.032     5.187    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]
  -------------------------------------------------------------------
                         required time                          5.187    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.610ns (29.672%)  route 3.816ns (70.328%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 4.940 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.807     1.797    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I3_O)        0.097     1.894 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[13]_i_14/O
                         net (fo=2, routed)           0.351     2.245    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[13]_i_14_n_0
    SLICE_X45Y76         LUT3 (Prop_lut3_I2_O)        0.097     2.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_9/O
                         net (fo=1, routed)           0.299     2.640    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_9_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.097     2.737 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_6/O
                         net (fo=1, routed)           0.000     2.737    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_6_n_0
    SLICE_X43Y78         MUXF7 (Prop_muxf7_I0_O)      0.163     2.900 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_5/O
                         net (fo=1, routed)           0.407     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_5_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.536 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_3/O
                         net (fo=1, routed)           0.000     3.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_3_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.163     3.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_2/O
                         net (fo=3, routed)           0.444     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_2_n_0
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.229     4.372 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_1/O
                         net (fo=3, routed)           0.572     4.945    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[12]
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.097     5.042 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     5.042    sigma/sigma_tile/riscv/genpstage_IDECODE_rs2_rdata[12]
    SLICE_X60Y71         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.130     4.940    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y71         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/C
                         clock pessimism              0.348     5.288    
                         clock uncertainty           -0.079     5.209    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)        0.072     5.281    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          5.281    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.589ns (29.870%)  route 3.731ns (70.130%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 4.943 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.846     1.836    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.097     1.933 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16/O
                         net (fo=2, routed)           0.476     2.409    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.097     2.506 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10/O
                         net (fo=1, routed)           0.190     2.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.097     2.793 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6/O
                         net (fo=1, routed)           0.000     2.793    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.163     2.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5/O
                         net (fo=1, routed)           0.228     3.184    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.413 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3/O
                         net (fo=1, routed)           0.000     3.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.156     3.569 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2/O
                         net (fo=3, routed)           0.649     4.219    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2_n_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I1_O)        0.215     4.434 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_1/O
                         net (fo=3, routed)           0.405     4.838    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[14]
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.097     4.935 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[14]_i_1/O
                         net (fo=1, routed)           0.000     4.935    sigma/sigma_tile/riscv/genpstage_EXEC_rd_wdata[14]
    SLICE_X45Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.133     4.943    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/C
                         clock pessimism              0.293     5.236    
                         clock uncertainty           -0.079     5.157    
    SLICE_X45Y73         FDRE (Setup_fdre_C_D)        0.032     5.189    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.851%)  route 0.096ns (34.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.366    sigma/udm/uart_tx/in13[2]
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.321 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/uart_tx/clk_out1
    SLICE_X30Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.079    -0.511    
    SLICE_X30Y77         FDRE (Hold_fdre_C_D)         0.121    -0.390    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.356%)  route 0.048ns (22.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.569    -0.595    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X30Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/Q
                         net (fo=1, routed)           0.048    -0.383    sigma/Sobel_my/Filter2D_U0/i_V_reg_1238[26]
    SLICE_X31Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.840    -0.833    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X31Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.079    -0.503    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.047    -0.456    sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.179%)  route 0.072ns (27.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.568    -0.596    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X36Y60         FDSE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.072    -0.384    sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg_n_0_[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_i_1__1/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_i_1__1_n_0
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.839    -0.834    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.412    sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.033%)  route 0.080ns (29.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.568    -0.596    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X36Y60         FDSE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.080    -0.376    sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg_n_0_[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_i_1__1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_i_1__1_n_0
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.839    -0.834    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.412    sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/testmem_xif_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/testmem/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X61Y68         FDRE                                         r  sigma/testmem_xif_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/testmem_xif_addr_reg[2]/Q
                         net (fo=1, routed)           0.278    -0.186    sigma/testmem/Q[2]
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.868    -0.805    sigma/testmem/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.079    -0.451    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.268    sigma/testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/Q
                         net (fo=1, routed)           0.084    -0.380    sigma/sigma_tile/sfr/in47[7]
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  sigma/sigma_tile/sfr/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[7]
    SLICE_X41Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.079    -0.513    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.091    -0.422    sigma/udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/uart_rx/dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.650%)  route 0.123ns (39.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_rx/dout_bo_reg[4]/Q
                         net (fo=4, routed)           0.123    -0.340    sigma/udm/uart_rx/rx_data[4]
    SLICE_X30Y78         LUT2 (Prop_lut2_I0_O)        0.048    -0.292 r  sigma/udm/uart_rx/dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    sigma/udm/uart_rx/dout_bo[3]_i_1_n_0
    SLICE_X30Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.830    -0.843    sigma/udm/uart_rx/clk_out1
    SLICE_X30Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.079    -0.511    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.131    -0.380    sigma/udm/uart_rx/dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/testmem_xif_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/testmem/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.075%)  route 0.285ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X61Y68         FDRE                                         r  sigma/testmem_xif_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/testmem_xif_addr_reg[7]/Q
                         net (fo=1, routed)           0.285    -0.179    sigma/testmem/Q[7]
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.868    -0.805    sigma/testmem/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.079    -0.451    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.268    sigma/testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.578%)  route 0.113ns (44.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X40Y59         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.344    sigma/Sobel_my/Mat2Array_U0/row_V_reg_362[0]
    SLICE_X41Y60         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.838    -0.835    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X41Y60         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.079    -0.503    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.070    -0.433    sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.499%)  route 0.133ns (48.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.555    -0.609    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y75         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/Q
                         net (fo=3, routed)           0.133    -0.335    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[20]
    SLICE_X44Y74         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.822    -0.851    sigma/sigma_tile/riscv/clk_out1
    SLICE_X44Y74         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/C
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.079    -0.497    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.072    -0.425    sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.589ns (28.909%)  route 3.908ns (71.091%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 4.943 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.846     1.836    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.097     1.933 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16/O
                         net (fo=2, routed)           0.476     2.409    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.097     2.506 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10/O
                         net (fo=1, routed)           0.190     2.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.097     2.793 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6/O
                         net (fo=1, routed)           0.000     2.793    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.163     2.956 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5/O
                         net (fo=1, routed)           0.228     3.184    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.413 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3/O
                         net (fo=1, routed)           0.000     3.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.156     3.569 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2/O
                         net (fo=3, routed)           0.716     4.285    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.215     4.500 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_6/O
                         net (fo=1, routed)           0.515     5.015    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_6_n_0
    SLICE_X47Y77         LUT6 (Prop_lut6_I4_O)        0.097     5.112 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl[0]_i_1/O
                         net (fo=1, routed)           0.000     5.112    sigma/sigma_tile/riscv/genpstage_EXEC_alu_ZF
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.133     4.943    sigma/sigma_tile/riscv/clk_out1
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]/C
                         clock pessimism              0.293     5.236    
                         clock uncertainty           -0.079     5.157    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)        0.032     5.189    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_ZF_genglbl_reg[0]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[26]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[28]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[29]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[30]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[3]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/csr_rdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.169ns (23.087%)  route 3.894ns (76.913%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 4.942 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.229    -0.388    sigma/sigma_tile/riscv/clk_out1
    SLICE_X58Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.393     0.005 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl_reg[0]/Q
                         net (fo=45, routed)          0.543     0.548    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_genpctrl_killed_glbl
    SLICE_X58Y72         LUT3 (Prop_lut3_I0_O)        0.097     0.645 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6/O
                         net (fo=14, routed)          0.222     0.866    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_genpctrl_killed_glbl[0]_i_6_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.097     0.963 r  sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2/O
                         net (fo=119, routed)         0.315     1.278    sigma/sigma_tile/riscv/m1_s0_rd_inprogress_i_2_n_0
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.097     1.375 f  sigma/sigma_tile/riscv/gpio_bo_reg[31]_i_5/O
                         net (fo=76, routed)          0.251     1.626    sigma/sigma_tile/arb_cpu/testmem_xif_addr_reg[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.097     1.723 f  sigma/sigma_tile/arb_cpu/gpio_bo_reg[31]_i_6/O
                         net (fo=71, routed)          0.500     2.223    sigma/sigma_tile/riscv/testmem_xif_wdata_reg[0]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.097     2.320 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_13/O
                         net (fo=1, routed)           0.719     3.038    sigma/sigma_tile/riscv/csr_rdata[23]_i_13_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I3_O)        0.097     3.135 f  sigma/sigma_tile/riscv/csr_rdata[23]_i_6/O
                         net (fo=3, routed)           0.518     3.654    sigma/sigma_tile/riscv/csr_rdata[23]_i_6_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I3_O)        0.097     3.751 r  sigma/sigma_tile/riscv/csr_rdata[23]_i_1/O
                         net (fo=33, routed)          0.322     4.073    sigma/sigma_tile/riscv/bus_we_o_reg
    SLICE_X57Y68         LUT2 (Prop_lut2_I0_O)        0.097     4.170 r  sigma/sigma_tile/riscv/csr_rdata[31]_i_1/O
                         net (fo=16, routed)          0.505     4.675    sigma/sigma_tile_n_19
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.132     4.942    sigma/clk_out1
    SLICE_X57Y69         FDRE                                         r  sigma/csr_rdata_reg[7]/C
                         clock pessimism              0.348     5.290    
                         clock uncertainty           -0.079     5.211    
    SLICE_X57Y69         FDRE (Setup_fdre_C_R)       -0.314     4.897    sigma/csr_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.169ns (21.832%)  route 4.186ns (78.168%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 4.941 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.227    -0.390    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y77         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.393     0.003 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[9]/Q
                         net (fo=5, routed)           0.709     0.712    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[9]
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.097     0.809 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_33/O
                         net (fo=1, routed)           0.274     1.083    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_33_n_0
    SLICE_X51Y78         LUT5 (Prop_lut5_I4_O)        0.097     1.180 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_19/O
                         net (fo=2, routed)           0.414     1.594    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_19_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.097     1.691 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_9/O
                         net (fo=33, routed)          0.887     2.578    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_CF_genglbl[0]_i_9_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.097     2.675 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_5/O
                         net (fo=1, routed)           0.429     3.104    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_5_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I2_O)        0.097     3.201 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_2/O
                         net (fo=2, routed)           0.750     3.951    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_2_n_0
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.097     4.048 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[23]_i_1/O
                         net (fo=2, routed)           0.229     4.278    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[23]
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.097     4.375 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[23]_i_1/O
                         net (fo=4, routed)           0.492     4.867    sigma/sigma_tile/riscv/genpstage_EXEC_rd_wdata[23]
    SLICE_X49Y76         LUT5 (Prop_lut5_I3_O)        0.097     4.964 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[23]_i_1/O
                         net (fo=1, routed)           0.000     4.964    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl[23]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.131     4.941    sigma/sigma_tile/riscv/clk_out1
    SLICE_X49Y76         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]/C
                         clock pessimism              0.293     5.234    
                         clock uncertainty           -0.079     5.155    
    SLICE_X49Y76         FDRE (Setup_fdre_C_D)        0.032     5.187    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op1_wide_genglbl_reg[23]
  -------------------------------------------------------------------
                         required time                          5.187    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 1.610ns (29.672%)  route 3.816ns (70.328%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 4.940 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.807     1.797    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I3_O)        0.097     1.894 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[13]_i_14/O
                         net (fo=2, routed)           0.351     2.245    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[13]_i_14_n_0
    SLICE_X45Y76         LUT3 (Prop_lut3_I2_O)        0.097     2.342 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_9/O
                         net (fo=1, routed)           0.299     2.640    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_9_n_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I4_O)        0.097     2.737 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_6/O
                         net (fo=1, routed)           0.000     2.737    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_6_n_0
    SLICE_X43Y78         MUXF7 (Prop_muxf7_I0_O)      0.163     2.900 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_5/O
                         net (fo=1, routed)           0.407     3.307    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_5_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.536 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_3/O
                         net (fo=1, routed)           0.000     3.536    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_3_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.163     3.699 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_2/O
                         net (fo=3, routed)           0.444     4.143    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[12]_i_2_n_0
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.229     4.372 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[12]_i_1/O
                         net (fo=3, routed)           0.572     4.945    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[12]
    SLICE_X60Y71         LUT6 (Prop_lut6_I3_O)        0.097     5.042 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     5.042    sigma/sigma_tile/riscv/genpstage_IDECODE_rs2_rdata[12]
    SLICE_X60Y71         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.130     4.940    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y71         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]/C
                         clock pessimism              0.348     5.288    
                         clock uncertainty           -0.079     5.209    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)        0.072     5.281    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_rs2_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          5.281    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.589ns (29.870%)  route 3.731ns (70.130%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( 4.943 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.232    -0.384    sigma/sigma_tile/riscv/clk_out1
    SLICE_X53Y82         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.341    -0.043 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl_reg[3]/Q
                         net (fo=128, routed)         0.936     0.893    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_alu_op2_wide_genglbl[3]
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.097     0.990 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20/O
                         net (fo=4, routed)           0.846     1.836    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_20_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.097     1.933 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16/O
                         net (fo=2, routed)           0.476     2.409    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[15]_i_16_n_0
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.097     2.506 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10/O
                         net (fo=1, routed)           0.190     2.696    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_10_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I4_O)        0.097     2.793 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6/O
                         net (fo=1, routed)           0.000     2.793    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_6_n_0
    SLICE_X43Y74         MUXF7 (Prop_muxf7_I0_O)      0.163     2.956 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5/O
                         net (fo=1, routed)           0.228     3.184    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_5_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.229     3.413 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3/O
                         net (fo=1, routed)           0.000     3.413    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_3_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.156     3.569 f  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2/O
                         net (fo=3, routed)           0.649     4.219    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl_reg[14]_i_2_n_0
    SLICE_X48Y73         LUT2 (Prop_lut2_I1_O)        0.215     4.434 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_alu_result_genglbl[14]_i_1/O
                         net (fo=3, routed)           0.405     4.838    sigma/sigma_tile/riscv/genpstage_EXEC_alu_result[14]
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.097     4.935 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[14]_i_1/O
                         net (fo=1, routed)           0.000     4.935    sigma/sigma_tile/riscv/genpstage_EXEC_rd_wdata[14]
    SLICE_X45Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.133     4.943    sigma/sigma_tile/riscv/clk_out1
    SLICE_X45Y73         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]/C
                         clock pessimism              0.293     5.236    
                         clock uncertainty           -0.079     5.157    
    SLICE_X45Y73         FDRE (Setup_fdre_C_D)        0.032     5.189    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[14]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.851%)  route 0.096ns (34.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/udm/uart_tx/clk_out1
    SLICE_X33Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.096    -0.366    sigma/udm/uart_tx/in13[2]
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.321 r  sigma/udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    sigma/udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/uart_tx/clk_out1
    SLICE_X30Y77         FDRE                                         r  sigma/udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.079    -0.511    
    SLICE_X30Y77         FDRE (Hold_fdre_C_D)         0.121    -0.390    sigma/udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.164ns (77.356%)  route 0.048ns (22.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.569    -0.595    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X30Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  sigma/Sobel_my/Filter2D_U0/i_V_reg_1238_reg[26]/Q
                         net (fo=1, routed)           0.048    -0.383    sigma/Sobel_my/Filter2D_U0/i_V_reg_1238[26]
    SLICE_X31Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.840    -0.833    sigma/Sobel_my/Filter2D_U0/clk_out1
    SLICE_X31Y61         FDRE                                         r  sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.079    -0.503    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.047    -0.456    sigma/Sobel_my/Filter2D_U0/t_V_reg_244_reg[26]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.179%)  route 0.072ns (27.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.568    -0.596    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X36Y60         FDSE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.072    -0.384    sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg_n_0_[1]
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.339 r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_i_1__1/O
                         net (fo=1, routed)           0.000    -0.339    sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_i_1__1_n_0
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.839    -0.834    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.412    sigma/Sobel_my/start_for_Filter2eOg_U/internal_empty_n_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.033%)  route 0.080ns (29.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.568    -0.596    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X36Y60         FDSE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.080    -0.376    sigma/Sobel_my/start_for_Filter2eOg_U/mOutPtr_reg_n_0_[0]
    SLICE_X37Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.331 r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_i_1__1/O
                         net (fo=1, routed)           0.000    -0.331    sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_i_1__1_n_0
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.839    -0.834    sigma/Sobel_my/start_for_Filter2eOg_U/clk_out1
    SLICE_X37Y60         FDRE                                         r  sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.079    -0.504    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.092    -0.412    sigma/Sobel_my/start_for_Filter2eOg_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sigma/testmem_xif_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/testmem/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.619%)  route 0.278ns (66.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X61Y68         FDRE                                         r  sigma/testmem_xif_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/testmem_xif_addr_reg[2]/Q
                         net (fo=1, routed)           0.278    -0.186    sigma/testmem/Q[2]
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.868    -0.805    sigma/testmem/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.079    -0.451    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.268    sigma/testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.798%)  route 0.084ns (31.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/udm/udm_controller/clk_out1
    SLICE_X40Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/udm/udm_controller/RD_DATA_reg_reg[15]/Q
                         net (fo=1, routed)           0.084    -0.380    sigma/sigma_tile/sfr/in47[7]
    SLICE_X41Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  sigma/sigma_tile/sfr/RD_DATA_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    sigma/udm/udm_controller/RD_DATA_reg_reg[23]_0[7]
    SLICE_X41Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y70         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[7]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.079    -0.513    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.091    -0.422    sigma/udm/udm_controller/RD_DATA_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sigma/udm/uart_rx/dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/uart_rx/dout_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.650%)  route 0.123ns (39.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/udm/uart_rx/clk_out1
    SLICE_X31Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  sigma/udm/uart_rx/dout_bo_reg[4]/Q
                         net (fo=4, routed)           0.123    -0.340    sigma/udm/uart_rx/rx_data[4]
    SLICE_X30Y78         LUT2 (Prop_lut2_I0_O)        0.048    -0.292 r  sigma/udm/uart_rx/dout_bo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    sigma/udm/uart_rx/dout_bo[3]_i_1_n_0
    SLICE_X30Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.830    -0.843    sigma/udm/uart_rx/clk_out1
    SLICE_X30Y78         FDRE                                         r  sigma/udm/uart_rx/dout_bo_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.079    -0.511    
    SLICE_X30Y78         FDRE (Hold_fdre_C_D)         0.131    -0.380    sigma/udm/uart_rx/dout_bo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sigma/testmem_xif_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/testmem/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.075%)  route 0.285ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.559    -0.605    sigma/clk_out1
    SLICE_X61Y68         FDRE                                         r  sigma/testmem_xif_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  sigma/testmem_xif_addr_reg[7]/Q
                         net (fo=1, routed)           0.285    -0.179    sigma/testmem/Q[7]
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.868    -0.805    sigma/testmem/clk_out1
    RAMB36_X1Y13         RAMB36E1                                     r  sigma/testmem/ram_reg/CLKBWRCLK
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.079    -0.451    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.268    sigma/testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.578%)  route 0.113ns (44.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.567    -0.597    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X40Y59         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/Sobel_my/Mat2Array_U0/row_V_reg_362_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.344    sigma/Sobel_my/Mat2Array_U0/row_V_reg_362[0]
    SLICE_X41Y60         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.838    -0.835    sigma/Sobel_my/Mat2Array_U0/clk_out1
    SLICE_X41Y60         FDRE                                         r  sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.079    -0.503    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.070    -0.433    sigma/Sobel_my/Mat2Array_U0/t_V_reg_97_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.499%)  route 0.133ns (48.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.555    -0.609    sigma/sigma_tile/riscv/clk_out1
    SLICE_X43Y75         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl_reg[20]/Q
                         net (fo=3, routed)           0.133    -0.335    sigma/sigma_tile/riscv/gensticky_genpstage_MEM_rd_wdata_genglbl[20]
    SLICE_X44Y74         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.822    -0.851    sigma/sigma_tile/riscv/clk_out1
    SLICE_X44Y74         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]/C
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.079    -0.497    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.072    -0.425    sigma/sigma_tile/riscv/gensticky_genpstage_WB_rd_wdata_genglbl_reg[20]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_req_o_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.341ns (14.258%)  route 2.051ns (85.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 4.936 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.051     2.017    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y71         FDCE                                         f  sigma/udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.126     4.936    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y71         FDCE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.293     5.229    
                         clock uncertainty           -0.079     5.150    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.293     4.857    sigma/udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.341ns (14.865%)  route 1.953ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.938 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.953     1.919    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.128     4.938    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.293     5.231    
                         clock uncertainty           -0.079     5.152    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.859    sigma/udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          4.859    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.341ns (14.865%)  route 1.953ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.938 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.953     1.919    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.128     4.938    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism              0.293     5.231    
                         clock uncertainty           -0.079     5.152    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.859    sigma/udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                          4.859    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[21]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[21]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[22]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[0]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[15]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.274%)  route 0.417ns (74.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.417    -0.045    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y74         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.825    -0.848    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y74         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.573    
    SLICE_X34Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_err_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/tx_err_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/tx_err_ack_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/tx_err_ack_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_err_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/tx_err_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/tx_err_resp_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/tx_err_resp_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.503%)  route 0.547ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.547     0.084    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y72         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y72         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.569    
    SLICE_X33Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.684%)  route 0.656ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.656     0.194    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y72         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y72         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.684%)  route 0.656ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.656     0.194    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y72         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y72         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/bus_wdata_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.465%)  route 0.666ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.666     0.204    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.141ns (17.300%)  route 0.674ns (82.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.674     0.212    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y74         FDCE                                         f  sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y74         FDCE                                         r  sigma/udm/udm_controller/tx_idcode_resp_reg/C
                         clock pessimism              0.275    -0.572    
    SLICE_X33Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    sigma/udm/udm_controller/tx_idcode_resp_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.958%)  route 0.743ns (84.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.743     0.280    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y73         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y73         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.920    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_req_o_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.341ns (14.258%)  route 2.051ns (85.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 4.936 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.051     2.017    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y71         FDCE                                         f  sigma/udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.126     4.936    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y71         FDCE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.293     5.229    
                         clock uncertainty           -0.079     5.150    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.293     4.857    sigma/udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.341ns (14.865%)  route 1.953ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.938 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.953     1.919    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.128     4.938    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.293     5.231    
                         clock uncertainty           -0.079     5.152    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.859    sigma/udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          4.859    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.341ns (14.865%)  route 1.953ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.938 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.953     1.919    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.128     4.938    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism              0.293     5.231    
                         clock uncertainty           -0.079     5.152    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.859    sigma/udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                          4.859    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[21]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[21]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[22]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[0]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[15]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.274%)  route 0.417ns (74.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.417    -0.045    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y74         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.825    -0.848    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y74         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.079    -0.494    
    SLICE_X34Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_err_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/tx_err_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/tx_err_ack_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/tx_err_ack_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_err_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/tx_err_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/tx_err_resp_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/tx_err_resp_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.503%)  route 0.547ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.547     0.084    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y72         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y72         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.079    -0.490    
    SLICE_X33Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.684%)  route 0.656ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.656     0.194    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y72         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y72         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.684%)  route 0.656ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.656     0.194    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y72         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y72         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/bus_wdata_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.465%)  route 0.666ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.666     0.204    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.079    -0.489    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.141ns (17.300%)  route 0.674ns (82.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.674     0.212    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y74         FDCE                                         f  sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y74         FDCE                                         r  sigma/udm/udm_controller/tx_idcode_resp_reg/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.079    -0.493    
    SLICE_X33Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    sigma/udm/udm_controller/tx_idcode_resp_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.958%)  route 0.743ns (84.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.743     0.280    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y73         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y73         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.079    -0.493    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.840    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_req_o_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.341ns (14.258%)  route 2.051ns (85.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 4.936 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.051     2.017    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y71         FDCE                                         f  sigma/udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.126     4.936    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y71         FDCE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.293     5.229    
                         clock uncertainty           -0.079     5.150    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.293     4.857    sigma/udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          4.857    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.341ns (14.865%)  route 1.953ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.938 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.953     1.919    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.128     4.938    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.293     5.231    
                         clock uncertainty           -0.079     5.152    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.859    sigma/udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          4.859    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.341ns (14.865%)  route 1.953ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.938 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.953     1.919    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.128     4.938    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism              0.293     5.231    
                         clock uncertainty           -0.079     5.152    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.859    sigma/udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                          4.859    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[21]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[21]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[22]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.921    sigma/udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[0]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[15]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.079     5.214    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.987    sigma/udm/udm_controller/bus_addr_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          4.987    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.274%)  route 0.417ns (74.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.417    -0.045    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y74         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.825    -0.848    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y74         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.079    -0.494    
    SLICE_X34Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.561    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_err_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/tx_err_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/tx_err_ack_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/tx_err_ack_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_err_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/tx_err_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/tx_err_resp_reg/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/tx_err_resp_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.503%)  route 0.547ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.547     0.084    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y72         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y72         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.569    
                         clock uncertainty            0.079    -0.490    
    SLICE_X33Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.582    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.684%)  route 0.656ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.656     0.194    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y72         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y72         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.684%)  route 0.656ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.656     0.194    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y72         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y72         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/C
                         clock pessimism              0.275    -0.571    
                         clock uncertainty            0.079    -0.492    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    sigma/udm/udm_controller/bus_wdata_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.465%)  route 0.666ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.666     0.204    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.079    -0.489    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.141ns (17.300%)  route 0.674ns (82.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.674     0.212    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y74         FDCE                                         f  sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y74         FDCE                                         r  sigma/udm/udm_controller/tx_idcode_resp_reg/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.079    -0.493    
    SLICE_X33Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    sigma/udm/udm_controller/tx_idcode_resp_reg
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.958%)  route 0.743ns (84.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.743     0.280    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y73         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y73         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.572    
                         clock uncertainty            0.079    -0.493    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.840    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_req_o_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.341ns (14.258%)  route 2.051ns (85.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 4.936 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.051     2.017    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y71         FDCE                                         f  sigma/udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.126     4.936    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y71         FDCE                                         r  sigma/udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.293     5.229    
                         clock uncertainty           -0.078     5.151    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.293     4.858    sigma/udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          4.858    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.341ns (14.865%)  route 1.953ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.938 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.953     1.919    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.128     4.938    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[19]/C
                         clock pessimism              0.293     5.231    
                         clock uncertainty           -0.078     5.153    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.860    sigma/udm/udm_controller/bus_addr_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.341ns (14.865%)  route 1.953ns (85.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 4.938 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.953     1.919    sigma/udm/udm_controller/Q[0]
    SLICE_X53Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.128     4.938    sigma/udm/udm_controller/clk_out1
    SLICE_X53Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[20]/C
                         clock pessimism              0.293     5.231    
                         clock uncertainty           -0.078     5.153    
    SLICE_X53Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.860    sigma/udm/udm_controller/bus_addr_bo_reg[20]
  -------------------------------------------------------------------
                         required time                          4.860    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[14]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.078     5.215    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.922    sigma/udm/udm_controller/bus_addr_bo_reg[14]
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[21]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.078     5.215    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.922    sigma/udm/udm_controller/bus_addr_bo_reg[21]
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[22]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.078     5.215    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.922    sigma/udm/udm_controller/bus_addr_bo_reg[22]
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.341ns (14.779%)  route 1.966ns (85.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         1.966     1.933    sigma/udm/udm_controller/Q[0]
    SLICE_X48Y70         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X48Y70         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[23]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.078     5.215    
    SLICE_X48Y70         FDCE (Recov_fdce_C_CLR)     -0.293     4.922    sigma/udm/udm_controller/bus_addr_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          4.922    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[0]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.078     5.215    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.988    sigma/udm/udm_controller/bus_addr_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          4.988    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[13]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.078     5.215    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.988    sigma/udm/udm_controller/bus_addr_bo_reg[13]
  -------------------------------------------------------------------
                         required time                          4.988    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_addr_bo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out1_sys_clk_1 rise@5.714ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.341ns (14.526%)  route 2.006ns (85.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 4.945 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.243    -0.374    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.341    -0.033 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         2.006     1.973    sigma/udm/udm_controller/Q[0]
    SLICE_X50Y68         FDCE                                         f  sigma/udm/udm_controller/bus_addr_bo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      5.714     5.714 r  
    E3                                                0.000     5.714 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.714    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     6.977 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     7.894    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     2.504 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     3.738    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.810 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        1.135     4.945    sigma/udm/udm_controller/clk_out1
    SLICE_X50Y68         FDCE                                         r  sigma/udm/udm_controller/bus_addr_bo_reg[15]/C
                         clock pessimism              0.348     5.293    
                         clock uncertainty           -0.078     5.215    
    SLICE_X50Y68         FDCE (Recov_fdce_C_CLR)     -0.227     4.988    sigma/udm/udm_controller/bus_addr_bo_reg[15]
  -------------------------------------------------------------------
                         required time                          4.988    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  3.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/rst_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.274%)  route 0.417ns (74.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.417    -0.045    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y74         FDCE                                         f  sigma/udm/udm_controller/rst_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.825    -0.848    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y74         FDCE                                         r  sigma/udm/udm_controller/rst_o_reg/C
                         clock pessimism              0.275    -0.573    
    SLICE_X34Y74         FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    sigma/udm/udm_controller/rst_o_reg
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_err_ack_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/tx_err_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/tx_err_ack_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/tx_err_ack_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_err_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.172%)  route 0.419ns (74.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.419    -0.043    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y73         FDCE                                         f  sigma/udm/udm_controller/tx_err_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y73         FDCE                                         r  sigma/udm/udm_controller/tx_err_resp_reg/C
                         clock pessimism              0.275    -0.571    
    SLICE_X33Y73         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/tx_err_resp_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.503%)  route 0.547ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.547     0.084    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y72         FDCE                                         f  sigma/udm/udm_controller/tx_sendbyte_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.829    -0.844    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y72         FDCE                                         r  sigma/udm/udm_controller/tx_sendbyte_start_reg/C
                         clock pessimism              0.275    -0.569    
    SLICE_X33Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.661    sigma/udm/udm_controller/tx_sendbyte_start_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.684%)  route 0.656ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.656     0.194    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y72         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y72         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[30]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/bus_wdata_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.684%)  route 0.656ns (82.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.656     0.194    sigma/udm/udm_controller/Q[0]
    SLICE_X41Y72         FDCE                                         f  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.827    -0.846    sigma/udm/udm_controller/clk_out1
    SLICE_X41Y72         FDCE                                         r  sigma/udm/udm_controller/bus_wdata_bo_reg[31]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092    -0.663    sigma/udm/udm_controller/bus_wdata_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.465%)  route 0.666ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.666     0.204    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y71         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.830    -0.843    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y71         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X33Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    sigma/udm/udm_controller/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.141ns (17.300%)  route 0.674ns (82.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.674     0.212    sigma/udm/udm_controller/Q[0]
    SLICE_X33Y74         FDCE                                         f  sigma/udm/udm_controller/tx_idcode_resp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y74         FDCE                                         r  sigma/udm/udm_controller/tx_idcode_resp_reg/C
                         clock pessimism              0.275    -0.572    
    SLICE_X33Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    sigma/udm/udm_controller/tx_idcode_resp_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 sigma/reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.958%)  route 0.743ns (84.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.561    -0.603    sigma/reset_sync/clk_out1
    SLICE_X41Y81         FDPE                                         r  sigma/reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDPE (Prop_fdpe_C_Q)         0.141    -0.462 f  sigma/reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=298, routed)         0.743     0.280    sigma/udm/udm_controller/Q[0]
    SLICE_X34Y73         FDCE                                         f  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2792, routed)        0.826    -0.847    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y73         FDCE                                         r  sigma/udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.572    
    SLICE_X34Y73         FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    sigma/udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.920    





