BASE,VAR_0
BASE_HI,VAR_1
CNTL_SB_BUF_SIZE,VAR_2
DRM_ERROR,FUNC_0
GC,VAR_3
INDEX_BUF_SIZE,VAR_4
NGG_CNTL,VAR_5
NGG_PARAM,VAR_6
NGG_POS,VAR_7
NGG_PRIM,VAR_8
PACKET3,FUNC_1
PACKET3_DMA_DATA,VAR_9
PACKET3_DMA_DATA_CMD_RAW_WAIT,VAR_10
PACKET3_DMA_DATA_CP_SYNC,VAR_11
PACKET3_DMA_DATA_DST_SEL,FUNC_2
PACKET3_DMA_DATA_SRC_SEL,FUNC_3
PARAM_BUF_SIZE,VAR_12
POS_BUF_SIZE,VAR_13
REG_SET_FIELD,FUNC_4
SOC15_REG_OFFSET,FUNC_5
WD_BUF_RESOURCE_1,VAR_14
WD_BUF_RESOURCE_2,VAR_15
WD_CNTL_SB_BUF_BASE,VAR_16
WD_CNTL_SB_BUF_BASE_HI,VAR_17
WD_INDEX_BUF_BASE,VAR_18
WD_INDEX_BUF_BASE_HI,VAR_19
WD_POS_BUF_BASE,VAR_20
WD_POS_BUF_BASE_HI,VAR_21
WREG32_SOC15,FUNC_6
amdgpu_ngg,VAR_22
amdgpu_ring_alloc,FUNC_7
amdgpu_ring_commit,FUNC_8
amdgpu_ring_write,FUNC_9
gfx_v9_0_write_data_to_reg,FUNC_10
lower_32_bits,FUNC_11
mmGDS_VMID0_SIZE,VAR_23
mmWD_BUF_RESOURCE_1,VAR_24
mmWD_BUF_RESOURCE_2,VAR_25
mmWD_CNTL_SB_BUF_BASE,VAR_26
mmWD_CNTL_SB_BUF_BASE_HI,VAR_27
mmWD_INDEX_BUF_BASE,VAR_28
mmWD_INDEX_BUF_BASE_HI,VAR_29
mmWD_POS_BUF_BASE,VAR_30
mmWD_POS_BUF_BASE_HI,VAR_31
upper_32_bits,FUNC_12
gfx_v9_0_ngg_en,FUNC_13
adev,VAR_32
ring,VAR_33
r,VAR_34
data,VAR_35
base,VAR_36
