(PCB Cliconsoles
 (parser
  (host_cad ARES)
  (host_version 8.1 SP1)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -129.64160 -59.79160 67.41160 85.19160))
  (boundary (path signal 0.20320 -129.54000 -59.69000 67.31000 -59.69000 67.31000 85.09000
   -129.54000 85.09000 -129.54000 -59.69000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
    PS4
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component DIL40_U3 (place U3 -24.13000 1.27000 front 0))
  (component "CONN-DIL14_LCD1" (place LCD1 -27.94000 19.05000 front 180))
  (component DIL08_RV1 (place RV1 -24.13000 19.05000 front 0))
  (component XTAL18_X1 (place X1 -92.71000 2.54000 front 90))
  (component "TO92-100_U1" (place U1 -92.71000 17.78000 front 270))
  (component TO92_Q1 (place Q1 15.24000 66.04000 front 0))
  (component TO92_Q2 (place Q2 -7.62000 66.04000 front 0))
  (component TO92_Q3 (place Q3 -7.62000 62.23000 front 180))
  (component TO92_Q4 (place Q4 0.00000 62.23000 front 180))
  (component TO92_Q5 (place Q5 -50.80000 62.23000 front 180))
  (component DIL08_U4 (place U4 -35.56000 29.21000 front 180))
 )
 (library
  (image DIL40_U3 (side front)
   (outline (rect TOP -1.37160 -0.63500 49.63160 15.87500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 10.16000 0.00000)
   (pin PS1 (rotate 0) 5 12.70000 0.00000)
   (pin PS1 (rotate 0) 6 15.24000 0.00000)
   (pin PS1 (rotate 0) 7 17.78000 0.00000)
   (pin PS1 (rotate 0) 8 20.32000 0.00000)
   (pin PS1 (rotate 0) 9 22.86000 0.00000)
   (pin PS1 (rotate 0) 10 25.40000 0.00000)
   (pin PS1 (rotate 0) 11 27.94000 0.00000)
   (pin PS1 (rotate 0) 12 30.48000 0.00000)
   (pin PS1 (rotate 0) 13 33.02000 0.00000)
   (pin PS1 (rotate 0) 14 35.56000 0.00000)
   (pin PS1 (rotate 0) 15 38.10000 0.00000)
   (pin PS1 (rotate 0) 16 40.64000 0.00000)
   (pin PS1 (rotate 0) 17 43.18000 0.00000)
   (pin PS1 (rotate 0) 18 45.72000 0.00000)
   (pin PS1 (rotate 0) 19 48.26000 0.00000)
   (pin PS1 (rotate 180) 20 48.26000 15.24000)
   (pin PS1 (rotate 180) 21 45.72000 15.24000)
   (pin PS1 (rotate 180) 22 43.18000 15.24000)
   (pin PS1 (rotate 180) 23 40.64000 15.24000)
   (pin PS1 (rotate 180) 24 38.10000 15.24000)
   (pin PS1 (rotate 180) 25 35.56000 15.24000)
   (pin PS1 (rotate 180) 26 33.02000 15.24000)
   (pin PS1 (rotate 180) 27 30.48000 15.24000)
   (pin PS1 (rotate 180) 28 27.94000 15.24000)
   (pin PS1 (rotate 180) 29 25.40000 15.24000)
   (pin PS1 (rotate 180) 30 22.86000 15.24000)
   (pin PS1 (rotate 180) 31 20.32000 15.24000)
   (pin PS1 (rotate 180) 32 17.78000 15.24000)
   (pin PS1 (rotate 180) 33 15.24000 15.24000)
   (pin PS1 (rotate 180) 34 12.70000 15.24000)
   (pin PS1 (rotate 180) 35 10.16000 15.24000)
   (pin PS1 (rotate 180) 36 7.62000 15.24000)
   (pin PS1 (rotate 180) 37 5.08000 15.24000)
   (pin PS1 (rotate 180) 38 2.54000 15.24000)
   (pin PS1 (rotate 180) 39 0.00000 15.24000)
  )
  (image "CONN-DIL14_LCD1" (side front)
   (outline (rect TOP -1.37160 -1.37160 16.61160 3.91160))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 2.54000 0.00000)
   (pin PS2 (rotate 0) 2 5.08000 0.00000)
   (pin PS2 (rotate 0) 3 7.62000 0.00000)
   (pin PS2 (rotate 0) 4 10.16000 0.00000)
   (pin PS2 (rotate 0) 5 12.70000 0.00000)
   (pin PS2 (rotate 0) 6 15.24000 0.00000)
   (pin PS2 (rotate 0) 7 15.24000 2.54000)
   (pin PS2 (rotate 0) 8 12.70000 2.54000)
   (pin PS2 (rotate 0) 9 10.16000 2.54000)
   (pin PS2 (rotate 0) 10 7.62000 2.54000)
   (pin PS2 (rotate 0) 11 5.08000 2.54000)
   (pin PS2 (rotate 0) 12 2.54000 2.54000)
   (pin PS2 (rotate 0) 13 0.00000 2.54000)
  )
  (image DIL08_RV1 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 7.62000 7.62000)
   (pin PS1 (rotate 0) 5 5.08000 7.62000)
   (pin PS1 (rotate 0) 6 2.54000 7.62000)
   (pin PS1 (rotate 0) 7 0.00000 7.62000)
  )
  (image XTAL18_X1 (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 2.64160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.08000 0.00000)
  )
  (image "TO92-100_U1" (side front)
   (outline (rect TOP -4.16560 -1.49860 4.16560 4.16560))
   (pin PS3 (rotate 0) 0 -2.54000 0.00000)
   (pin PS3 (rotate 0) 1 0.00000 0.00000)
   (pin PS3 (rotate 0) 2 2.54000 0.00000)
  )
  (image TO92_Q1 (side front)
   (outline (rect TOP -3.53060 -1.75260 3.53060 3.27660))
   (pin PS5 (rotate 0) 0 -2.03200 0.00000)
   (pin PS5 (rotate 0) 1 0.00000 0.00000)
   (pin PS5 (rotate 0) 2 2.03200 0.00000)
  )
  (image TO92_Q2 (side front)
   (outline (rect TOP -3.53060 -1.75260 3.53060 3.27660))
   (pin PS5 (rotate 0) 0 -2.03200 0.00000)
   (pin PS5 (rotate 0) 1 0.00000 0.00000)
   (pin PS5 (rotate 0) 2 2.03200 0.00000)
  )
  (image TO92_Q3 (side front)
   (outline (rect TOP -3.53060 -1.75260 3.53060 3.27660))
   (pin PS5 (rotate 0) 0 -2.03200 0.00000)
   (pin PS5 (rotate 0) 1 0.00000 0.00000)
   (pin PS5 (rotate 0) 2 2.03200 0.00000)
  )
  (image TO92_Q4 (side front)
   (outline (rect TOP -3.53060 -1.75260 3.53060 3.27660))
   (pin PS5 (rotate 0) 0 -2.03200 0.00000)
   (pin PS5 (rotate 0) 1 0.00000 0.00000)
   (pin PS5 (rotate 0) 2 2.03200 0.00000)
  )
  (image TO92_Q5 (side front)
   (outline (rect TOP -3.53060 -1.75260 3.53060 3.27660))
   (pin PS5 (rotate 0) 0 -2.03200 0.00000)
   (pin PS5 (rotate 0) 1 0.00000 0.00000)
   (pin PS5 (rotate 0) 2 2.03200 0.00000)
  )
  (image DIL08_U4 (side front)
   (outline (rect TOP -1.37160 -0.63500 8.99160 8.25500))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 2.54000 0.00000)
   (pin PS1 (rotate 0) 2 5.08000 0.00000)
   (pin PS1 (rotate 0) 3 7.62000 0.00000)
   (pin PS1 (rotate 0) 4 7.62000 7.62000)
   (pin PS1 (rotate 0) 5 5.08000 7.62000)
   (pin PS1 (rotate 0) 6 2.54000 7.62000)
   (pin PS1 (rotate 0) 7 0.00000 7.62000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (circle TOP 1.52400 0 0))
   (shape (circle I1 1.52400 0 0))
   (shape (circle I2 1.52400 0 0))
   (shape (circle I3 1.52400 0 0))
   (shape (circle I4 1.52400 0 0))
   (shape (circle I5 1.52400 0 0))
   (shape (circle I6 1.52400 0 0))
   (shape (circle I7 1.52400 0 0))
   (shape (circle I8 1.52400 0 0))
   (shape (circle I9 1.52400 0 0))
   (shape (circle I10 1.52400 0 0))
   (shape (circle I11 1.52400 0 0))
   (shape (circle I12 1.52400 0 0))
   (shape (circle I13 1.52400 0 0))
   (shape (circle I14 1.52400 0 0))
   (shape (circle BOT 1.52400 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00002"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U1-1)
  )
  (net "#00003"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U4-2)
  )
  (net "#00004"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U4-1)
  )
  (net "#00005"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U4-0)
  )
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-1)
  )
  (net "#00011"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-0)
  )
  (net "#00012"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-2)
  )
  (net "#00013"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-3)
  )
  (net "#00020"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-12 X1-1)
  )
  (net "#00021"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-13 X1-0)
  )
  (net "#00022"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-14)
  )
  (net "#00023"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-16)
  )
  (net "#00024"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-17)
  )
  (net "#00025"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-18)
  )
  (net "#00026"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-19)
  )
  (net "#00027"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-20)
  )
  (net "#00028"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-21)
  )
  (net "#00032"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-29)
  )
  (net "#00033"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-22 Q1-2)
  )
  (net "#00039"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-34 LCD1-3)
  )
  (net "#00040"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-35 LCD1-5)
  )
  (net "#00041"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-36 LCD1-10)
  )
  (net "#00042"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-37 LCD1-11)
  )
  (net "#00043"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-38 LCD1-12)
  )
  (net "#00044"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-39 LCD1-13)
  )
  (net "#00045"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins U3-15)
  )
  (net "#00056"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins LCD1-2)
  )
  (net "#00061"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins RV1-2)
  )
  (net "#00070"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q1-1)
  )
  (net "#00074"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00075"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q2-1)
  )
  (net "#00076"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q2-0)
  )
  (net "#00083"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q3-1)
  )
  (net "#00084"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q3-0)
  )
  (net "#00090"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00092"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q4-1)
  )
  (net "#00093"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q4-0)
  )
  (net "#00099"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00101"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q5-1)
  )
  (net "#00102"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins Q5-0)
  )
  (net "#00108"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00118"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "+5V"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins LCD1-1 RV1-1 RV1-7 U1-0 U4-7)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins U3-11 U3-30 LCD1-0 LCD1-4 RV1-0 RV1-3 U1-2 Q1-0 Q2-2 Q3-2 Q4-2 Q5-2 U4-3)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via $VIA_POWER)
   )
   (pins U3-10 U3-31)
  )
  (class POWER
   "+5V"
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00002"
   "#00003"
   "#00004"
   "#00005"
   "#00009"
   "#00011"
   "#00012"
   "#00013"
   "#00020"
   "#00021"
   "#00022"
   "#00023"
   "#00024"
   "#00025"
   "#00026"
   "#00027"
   "#00028"
   "#00032"
   "#00033"
   "#00039"
   "#00040"
   "#00041"
   "#00042"
   "#00043"
   "#00044"
   "#00045"
   "#00056"
   "#00061"
   "#00070"
   "#00074"
   "#00075"
   "#00076"
   "#00083"
   "#00084"
   "#00090"
   "#00092"
   "#00093"
   "#00099"
   "#00101"
   "#00102"
   "#00108"
   "#00118"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path TOP 0.25400 6.35000 1.27000 0.00000 7.62000 -92.71000 7.62000) (net "#00020")
  )
   (wire (path TOP 0.25400 8.89000 1.27000 7.62000 0.00000 -90.17000 0.00000 -92.71000 2.54000
  ) (net "#00021"))
  (wire (path TOP 0.25400 -11.43000 22.22500 -35.56000 22.22500) (net "#00039"))
   (wire (path TOP 0.25400 -19.05000 16.51000 -22.22500 13.33500 -32.38500 13.33500 -33.02000 13.97000
   -33.02000 16.51000) (net "#00042"))
   (wire (path TOP 0.25400 -21.59000 16.51000 -23.49500 14.60500 -30.48000 14.60500 -30.48000 16.51000
  ) (net "#00043"))
  (wire (path TOP 0.25400 -24.13000 16.51000 -27.94000 16.51000) (net "#00044"))
   (wire (path TOP 0.25400 -38.10000 20.95500 -86.99500 20.95500 -92.71000 15.24000)
   (net "GND"))
   (wire (path TOP 0.25400 -27.94000 19.05000 -27.94000 20.95500 -38.10000 20.95500)
   (net "GND"))
  (wire (path TOP 0.25400 -38.10000 20.95500 -38.10000 19.05000) (net "GND"))
   (wire (path TOP 0.25400 -1.27000 16.51000 -3.81000 19.05000 -16.51000 19.05000) (net "GND")
  )
   (wire (path TOP 0.25400 -16.51000 19.05000 -17.78000 20.32000 -22.86000 20.32000 -24.13000 19.05000
  ) (net "GND"))
  (wire (path BOT 0.25400 -35.56000 22.22500 -35.56000 19.05000) (net "#00039"))
  (wire (path BOT 0.25400 -11.43000 16.51000 -11.43000 22.22500) (net "#00039"))
   (wire (path BOT 0.25400 -13.97000 16.51000 -17.14500 13.33500 -45.08500 13.33500 -45.72000 13.97000
    -45.72000 20.95500 -45.08500 21.59000 -41.27500 21.59000 -40.64000 20.95500 -40.64000 19.05000
  ) (net "#00040"))
   (wire (path BOT 0.25400 -16.51000 16.51000 -18.41500 14.60500 -35.56000 14.60500 -35.56000 16.51000
  ) (net "#00041"))
   (wire (path BOT 0.25400 -30.48000 20.95500 -33.65500 24.13000 -88.90000 24.13000 -92.71000 20.32000
  ) (net "+5V"))
   (wire (path BOT 0.25400 -30.48000 20.95500 -24.76500 20.95500 -24.13000 21.59000)
   (net "+5V"))
  (wire (path BOT 0.25400 -30.48000 19.05000 -30.48000 20.95500) (net "+5V"))
   (wire (path BOT 0.25400 -24.13000 21.59000 -22.22500 21.59000 -21.59000 20.95500 -21.59000 19.05000
  ) (net "+5V"))
  (wire (path BOT 0.25400 -24.13000 21.59000 -24.13000 26.67000) (net "+5V"))
   (wire (path BOT 0.25400 3.81000 1.27000 3.81000 11.43000 -1.27000 16.51000) (net "GND")
  )
  (wire (path BOT 0.25400 -24.13000 19.05000 -27.94000 19.05000) (net "GND"))
   (wire (path BOT 0.25400 1.27000 1.27000 1.27000 11.43000 -3.81000 16.51000) (net "VCC/VDD")
  )
  (via PS4 -35.56000 22.22500 (net "#00039"))
  (via PS4 -11.43000 22.22500 (net "#00039"))
 )
)
