Analysis & Synthesis report for Calculator
Sun Dec  8 07:23:43 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SystemMap|StateManager:SM|y
 12. User-Specified and Inferred Latches
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: PreScale:PS
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0
 20. Port Connectivity Checks: "StateManager:SM|ResultToHex:RH|FpDecoder:FPD"
 21. Port Connectivity Checks: "StateManager:SM|BitToHex:BH|SegDecoder:SD2"
 22. Signal Tap Logic Analyzer Settings
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec  8 07:23:43 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; Calculator                                     ;
; Top-level Entity Name           ; SystemMap                                      ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 691                                            ;
; Total pins                      ; 67                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 3,072                                          ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SystemMap          ; Calculator         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; SignDecoder.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SignDecoder.vhd                                                    ;             ;
; ResultToHex.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ResultToHex.vhd                                                    ;             ;
; ArithmeticUnit.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd                                                 ;             ;
; ArithmeticCore.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd                                                 ;             ;
; OpDecoder.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/OpDecoder.vhd                                                      ;             ;
; SegDecoder.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SegDecoder.vhd                                                     ;             ;
; PreScale.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/PreScale.vhd                                                       ;             ;
; SystemMap.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd                                                      ;             ;
; StateManager.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd                                                   ;             ;
; BitToHex.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd                                                       ;             ;
; FpDecoder.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/FpDecoder.vhd                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                                                        ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                      ;             ;
; db/altsyncram_ib84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/altsyncram_ib84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                                      ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                           ;             ;
; db/cntr_19i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                       ; altera_sld  ;
; db/ip/sld92ffa2a2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                  ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;             ;
; db/lpm_divide_tqo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_divide_tqo.tdf                                              ;             ;
; db/abs_divider_6dg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/abs_divider_6dg.tdf                                             ;             ;
; db/alt_u_div_s2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/alt_u_div_s2f.tdf                                               ;             ;
; db/lpm_abs_6p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_abs_6p9.tdf                                                 ;             ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_abs_4p9.tdf                                                 ;             ;
; output_files/SignDecoder.vhd                                       ; yes             ; User VHDL File                               ; output_files/SignDecoder.vhd                                                                                                                ;             ;
; output_files/OperationHandler.vhd                                  ; yes             ; User VHDL File                               ; output_files/OperationHandler.vhd                                                                                                           ;             ;
; output_files/AdditionHandler.vhd                                   ; yes             ; User VHDL File                               ; output_files/AdditionHandler.vhd                                                                                                            ;             ;
; output_files/ResultToHex.vhd                                       ; yes             ; User VHDL File                               ; output_files/ResultToHex.vhd                                                                                                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 955                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 1613                     ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 138                      ;
;     -- 5 input functions                    ; 263                      ;
;     -- 4 input functions                    ; 393                      ;
;     -- <=3 input functions                  ; 818                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 691                      ;
;                                             ;                          ;
; I/O pins                                    ; 67                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 3072                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 408                      ;
; Total fan-out                               ; 8741                     ;
; Average fan-out                             ; 3.54                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |SystemMap                                                                                                                              ; 1613 (0)            ; 691 (0)                   ; 3072              ; 1          ; 67   ; 0            ; |SystemMap                                                                                                                                                                                                                                                                                                                                            ; SystemMap                         ; work         ;
;    |PreScale:PS|                                                                                                                        ; 30 (30)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|PreScale:PS                                                                                                                                                                                                                                                                                                                                ; PreScale                          ; work         ;
;    |StateManager:SM|                                                                                                                    ; 1254 (100)          ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |SystemMap|StateManager:SM                                                                                                                                                                                                                                                                                                                            ; StateManager                      ; work         ;
;       |ArithmeticUnit:OPH|                                                                                                              ; 1125 (0)            ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH                                                                                                                                                                                                                                                                                                         ; ArithmeticUnit                    ; work         ;
;          |ArithmeticCore:AH|                                                                                                            ; 1125 (113)          ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH                                                                                                                                                                                                                                                                                       ; ArithmeticCore                    ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 1012 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;                |lpm_divide_tqo:auto_generated|                                                                                          ; 1012 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0|lpm_divide_tqo:auto_generated                                                                                                                                                                                                                                         ; lpm_divide_tqo                    ; work         ;
;                   |abs_divider_6dg:divider|                                                                                             ; 1012 (33)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0|lpm_divide_tqo:auto_generated|abs_divider_6dg:divider                                                                                                                                                                                                                 ; abs_divider_6dg                   ; work         ;
;                      |alt_u_div_s2f:divider|                                                                                            ; 961 (961)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0|lpm_divide_tqo:auto_generated|abs_divider_6dg:divider|alt_u_div_s2f:divider                                                                                                                                                                                           ; alt_u_div_s2f                     ; work         ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0|lpm_divide_tqo:auto_generated|abs_divider_6dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                          ; lpm_abs_4p9                       ; work         ;
;                      |lpm_abs_6p9:my_abs_den|                                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0|lpm_divide_tqo:auto_generated|abs_divider_6dg:divider|lpm_abs_6p9:my_abs_den                                                                                                                                                                                          ; lpm_abs_6p9                       ; work         ;
;       |BitToHex:BH|                                                                                                                     ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|BitToHex:BH                                                                                                                                                                                                                                                                                                                ; BitToHex                          ; work         ;
;          |SegDecoder:SD1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|BitToHex:BH|SegDecoder:SD1                                                                                                                                                                                                                                                                                                 ; SegDecoder                        ; work         ;
;       |OpDecoder:OP|                                                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|OpDecoder:OP                                                                                                                                                                                                                                                                                                               ; OpDecoder                         ; work         ;
;       |ResultToHex:RH|                                                                                                                  ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ResultToHex:RH                                                                                                                                                                                                                                                                                                             ; ResultToHex                       ; work         ;
;          |SegDecoder:SD2|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ResultToHex:RH|SegDecoder:SD2                                                                                                                                                                                                                                                                                              ; SegDecoder                        ; work         ;
;          |SegDecoder:SD3|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ResultToHex:RH|SegDecoder:SD3                                                                                                                                                                                                                                                                                              ; SegDecoder                        ; work         ;
;          |SegDecoder:SD4|                                                                                                               ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|StateManager:SM|ResultToHex:RH|SegDecoder:SD4                                                                                                                                                                                                                                                                                              ; SegDecoder                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 237 (2)             ; 560 (48)                  ; 3072              ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 235 (0)             ; 512 (0)                   ; 3072              ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 235 (67)            ; 512 (170)                 ; 3072              ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ib84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib84:auto_generated                                                                                                                                                 ; altsyncram_ib84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 31 (1)              ; 136 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)              ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)             ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; cntr_19i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemMap|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ib84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Independent 9x9               ; 1            ;
; Total number of DSP blocks    ; 1            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 1            ;
+-------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |SystemMap|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------+
; State Machine - |SystemMap|StateManager:SM|y ;
+------+------+------+------+------+-----------+
; Name ; y.sE ; y.sD ; y.sC ; y.sB ; y.sA      ;
+------+------+------+------+------+-----------+
; y.sA ; 0    ; 0    ; 0    ; 0    ; 0         ;
; y.sB ; 0    ; 0    ; 0    ; 1    ; 1         ;
; y.sC ; 0    ; 0    ; 1    ; 0    ; 1         ;
; y.sD ; 0    ; 1    ; 0    ; 0    ; 1         ;
; y.sE ; 1    ; 0    ; 0    ; 0    ; 1         ;
+------+------+------+------+------+-----------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; StateManager:SM|operation[1]                        ; StateManager:SM|operation[0] ; yes                    ;
; StateManager:SM|second_magnitude[0]                 ; StateManager:SM|second_sign  ; yes                    ;
; StateManager:SM|second_magnitude[1]                 ; StateManager:SM|second_sign  ; yes                    ;
; StateManager:SM|second_magnitude[2]                 ; StateManager:SM|second_sign  ; yes                    ;
; StateManager:SM|second_magnitude[3]                 ; StateManager:SM|second_sign  ; yes                    ;
; StateManager:SM|second_magnitude[4]                 ; StateManager:SM|second_sign  ; yes                    ;
; StateManager:SM|first_magnitude[0]                  ; StateManager:SM|first_sign   ; yes                    ;
; StateManager:SM|first_magnitude[1]                  ; StateManager:SM|first_sign   ; yes                    ;
; StateManager:SM|first_magnitude[2]                  ; StateManager:SM|first_sign   ; yes                    ;
; StateManager:SM|first_magnitude[3]                  ; StateManager:SM|first_sign   ; yes                    ;
; StateManager:SM|first_magnitude[4]                  ; StateManager:SM|first_sign   ; yes                    ;
; StateManager:SM|first_fp[0]                         ; StateManager:SM|first_sign   ; yes                    ;
; StateManager:SM|first_fp[1]                         ; StateManager:SM|first_sign   ; yes                    ;
; StateManager:SM|second_fp[0]                        ; StateManager:SM|second_sign  ; yes                    ;
; StateManager:SM|second_fp[1]                        ; StateManager:SM|second_sign  ; yes                    ;
; StateManager:SM|operation[0]                        ; StateManager:SM|operation[0] ; yes                    ;
; StateManager:SM|second_sign                         ; StateManager:SM|second_sign  ; yes                    ;
; StateManager:SM|first_sign                          ; StateManager:SM|first_sign   ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 691   ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 140   ;
; Number of registers using Asynchronous Clear ; 230   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 348   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SystemMap|StateManager:SM|fp_sequence[0]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|first_fp[1]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|OpDecoder:OP|Y[3]                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|second_magnitude[3]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|seg1[2]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|seg1[4]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|operation[1]                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Mux3 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|seg2[5]                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|seg0[1]                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|seg2[2]                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |SystemMap|StateManager:SM|seg3[0]                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PreScale:PS ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 24    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 93                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 24                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                     ;
; LPM_WIDTHD             ; 16             ; Untyped                                                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_tqo ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StateManager:SM|ResultToHex:RH|FpDecoder:FPD"                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "StateManager:SM|BitToHex:BH|SegDecoder:SD2" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; d[3..1] ; Input ; Info     ; Stuck at GND                              ;
+---------+-------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 24                  ; 24               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 41                          ;
;     CLR               ; 6                           ;
;     ENA               ; 2                           ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR              ; 25                          ;
; arriav_lcell_comb     ; 1286                        ;
;     arith             ; 576                         ;
;         0 data inputs ; 43                          ;
;         1 data inputs ; 130                         ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 153                         ;
;         5 data inputs ; 96                          ;
;     normal            ; 701                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 271                         ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 202                         ;
;         5 data inputs ; 95                          ;
;         6 data inputs ; 63                          ;
;     shared            ; 9                           ;
;         2 data inputs ; 9                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 91                          ;
;                       ;                             ;
; Max LUT depth         ; 96.50                       ;
; Average LUT depth     ; 76.98                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                        ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+
; Name                                                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                            ; Details ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+
; PreScale:PS|clk                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                     ; N/A     ;
; SW[9]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[9]                                                        ; N/A     ;
; SW[9]                                                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[9]                                                        ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~1  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~1  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~5  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~5  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~9  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~9  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~13 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~13 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~17 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~17 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~21 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|result_magnitude[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add5~21 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~5  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~5  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~9  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~9  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~13 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~13 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~17 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~17 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~21 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~21 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~25 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~25 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~29 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~29 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~1  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_A[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add0~1  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~5  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~5  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~9  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~9  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~13 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~13 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~17 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~17 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~21 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~21 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~25 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~25 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~29 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~29 ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~1  ; N/A     ;
; StateManager:SM|OperationHandler:OPH|AdditionHandler:AH|signed_B[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Add1~1  ; N/A     ;
; StateManager:SM|y.sE                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|y.sE                                         ; N/A     ;
; StateManager:SM|y.sE                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; StateManager:SM|y.sE                                         ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|gnd                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
; auto_signaltap_0|vcc                                                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A     ;
+-----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Dec  8 07:23:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file signdecoder.vhd
    Info (12022): Found design unit 1: SignDecoder-SignDecoderLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SignDecoder.vhd Line: 11
    Info (12023): Found entity 1: SignDecoder File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SignDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file resulttohex.vhd
    Info (12022): Found design unit 1: ResultToHex-ResultToHexLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ResultToHex.vhd Line: 24
    Info (12023): Found entity 1: ResultToHex File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ResultToHex.vhd Line: 5
Warning (12019): Can't analyze file -- file OperationTester.vhd is missing
Warning (12019): Can't analyze file -- file DividerHandler.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file arithmeticunit.vhd
    Info (12022): Found design unit 1: ArithmeticUnit-ArithmeticUnitLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd Line: 28
    Info (12023): Found entity 1: ArithmeticUnit File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file arithmeticcore.vhd
    Info (12022): Found design unit 1: ArithmeticCore-ArithmeticCoreLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 27
    Info (12023): Found entity 1: ArithmeticCore File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file opdecoder.vhd
    Info (12022): Found design unit 1: OpDecoder-OpDecoderLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/OpDecoder.vhd Line: 13
    Info (12023): Found entity 1: OpDecoder File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/OpDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file segdecoder.vhd
    Info (12022): Found design unit 1: SegDecoder-SegDecoderLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SegDecoder.vhd Line: 11
    Info (12023): Found entity 1: SegDecoder File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SegDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file prescale.vhd
    Info (12022): Found design unit 1: PreScale-PreScaleLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/PreScale.vhd Line: 19
    Info (12023): Found entity 1: PreScale File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/PreScale.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file systemmap.vhd
    Info (12022): Found design unit 1: SystemMap-SystemMapLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 20
    Info (12023): Found entity 1: SystemMap File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file statemanager.vhd
    Info (12022): Found design unit 1: StateManager-StateManagerLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 40
    Info (12023): Found entity 1: StateManager File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bittohex.vhd
    Info (12022): Found design unit 1: BitToHex-BitToHexLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd Line: 13
    Info (12023): Found entity 1: BitToHex File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fpdecoder.vhd
    Info (12022): Found design unit 1: FpDecoder-FpDecoderLogic File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/FpDecoder.vhd Line: 12
    Info (12023): Found entity 1: FpDecoder File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/FpDecoder.vhd Line: 4
Info (12127): Elaborating entity "SystemMap" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[8..3]" at SystemMap.vhd(10) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 10
Info (12128): Elaborating entity "PreScale" for hierarchy "PreScale:PS" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 71
Info (12128): Elaborating entity "StateManager" for hierarchy "StateManager:SM" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 80
Warning (10492): VHDL Process Statement warning at StateManager.vhd(313): signal "y_next" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 313
Warning (10492): VHDL Process Statement warning at StateManager.vhd(316): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 316
Warning (10492): VHDL Process Statement warning at StateManager.vhd(318): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 318
Warning (10492): VHDL Process Statement warning at StateManager.vhd(319): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 319
Warning (10492): VHDL Process Statement warning at StateManager.vhd(323): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 323
Warning (10492): VHDL Process Statement warning at StateManager.vhd(325): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 325
Warning (10492): VHDL Process Statement warning at StateManager.vhd(326): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 326
Warning (10492): VHDL Process Statement warning at StateManager.vhd(329): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 329
Warning (10631): VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable "first_magnitude", which holds its previous value in one or more paths through the process File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Warning (10631): VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable "first_fp", which holds its previous value in one or more paths through the process File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Warning (10631): VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable "first_sign", which holds its previous value in one or more paths through the process File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Warning (10631): VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable "second_magnitude", which holds its previous value in one or more paths through the process File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Warning (10631): VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable "second_fp", which holds its previous value in one or more paths through the process File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Warning (10631): VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable "second_sign", which holds its previous value in one or more paths through the process File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Warning (10631): VHDL Process Statement warning at StateManager.vhd(297): inferring latch(es) for signal or variable "operation", which holds its previous value in one or more paths through the process File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Warning (10492): VHDL Process Statement warning at StateManager.vhd(461): signal "s_seg0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 461
Warning (10492): VHDL Process Statement warning at StateManager.vhd(465): signal "fp_seg0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 465
Warning (10492): VHDL Process Statement warning at StateManager.vhd(466): signal "fp_seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 466
Warning (10492): VHDL Process Statement warning at StateManager.vhd(475): signal "error" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 475
Warning (10492): VHDL Process Statement warning at StateManager.vhd(476): signal "res_seg5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 476
Warning (10492): VHDL Process Statement warning at StateManager.vhd(477): signal "res_seg4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 477
Warning (10492): VHDL Process Statement warning at StateManager.vhd(478): signal "res_seg3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 478
Warning (10492): VHDL Process Statement warning at StateManager.vhd(479): signal "res_seg2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 479
Warning (10492): VHDL Process Statement warning at StateManager.vhd(480): signal "res_seg1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 480
Warning (10492): VHDL Process Statement warning at StateManager.vhd(481): signal "res_seg0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 481
Info (10041): Inferred latch for "operation[0]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "operation[1]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "second_sign" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "second_fp[0]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "second_fp[1]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "second_magnitude[0]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "second_magnitude[1]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "second_magnitude[2]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "second_magnitude[3]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "second_magnitude[4]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "first_sign" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "first_fp[0]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "first_fp[1]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "first_magnitude[0]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "first_magnitude[1]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "first_magnitude[2]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "first_magnitude[3]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (10041): Inferred latch for "first_magnitude[4]" at StateManager.vhd(297) File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
Info (12128): Elaborating entity "BitToHex" for hierarchy "StateManager:SM|BitToHex:BH" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 183
Info (12128): Elaborating entity "SegDecoder" for hierarchy "StateManager:SM|BitToHex:BH|SegDecoder:SD1" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/BitToHex.vhd Line: 22
Info (12128): Elaborating entity "OpDecoder" for hierarchy "StateManager:SM|OpDecoder:OP" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 191
Info (12128): Elaborating entity "FpDecoder" for hierarchy "StateManager:SM|FpDecoder:FP" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 199
Info (12128): Elaborating entity "SignDecoder" for hierarchy "StateManager:SM|SignDecoder:S" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 206
Info (12128): Elaborating entity "ArithmeticUnit" for hierarchy "StateManager:SM|ArithmeticUnit:OPH" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 212
Warning (10492): VHDL Process Statement warning at ArithmeticUnit.vhd(82): signal "result_magnitude_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd Line: 82
Warning (10492): VHDL Process Statement warning at ArithmeticUnit.vhd(83): signal "result_sign_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd Line: 83
Warning (10492): VHDL Process Statement warning at ArithmeticUnit.vhd(84): signal "result_fp_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd Line: 84
Warning (10492): VHDL Process Statement warning at ArithmeticUnit.vhd(87): signal "error_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd Line: 87
Info (12128): Elaborating entity "ArithmeticCore" for hierarchy "StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticUnit.vhd Line: 60
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(49): signal "operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 49
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(52): signal "signed_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 52
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(52): signal "signed_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 52
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(56): signal "signed_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 56
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(56): signal "signed_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 56
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(66): signal "signed_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 66
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(66): signal "signed_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 66
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(77): signal "signed_A" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 77
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(77): signal "signed_B" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 77
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(86): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 86
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(89): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 89
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(90): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 90
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(94): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 94
Warning (10492): VHDL Process Statement warning at ArithmeticCore.vhd(96): signal "result" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 96
Info (12128): Elaborating entity "ResultToHex" for hierarchy "StateManager:SM|ResultToHex:RH" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 233
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ib84.tdf
    Info (12023): Found entity 1: altsyncram_ib84 File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/altsyncram_ib84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_19i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.08.07:23:29 Progress: Loading sld92ffa2a2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/ip/sld92ffa2a2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|Div0" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 77
Info (12133): Instantiated megafunction "StateManager:SM|ArithmeticUnit:OPH|ArithmeticCore:AH|lpm_divide:Div0" with the following parameter: File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/ArithmeticCore.vhd Line: 77
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tqo.tdf
    Info (12023): Found entity 1: lpm_divide_tqo File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_divide_tqo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_6dg.tdf
    Info (12023): Found entity 1: abs_divider_6dg File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/abs_divider_6dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/alt_u_div_s2f.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_6p9.tdf
    Info (12023): Found entity 1: lpm_abs_6p9 File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_abs_6p9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/db/lpm_abs_4p9.tdf Line: 23
Warning (13012): Latch StateManager:SM|operation[1] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sD File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|second_magnitude[0] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|second_magnitude[1] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|second_magnitude[2] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|second_magnitude[3] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|second_magnitude[4] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|first_magnitude[0] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sB File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|first_magnitude[1] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sB File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|first_magnitude[2] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sB File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|first_magnitude[3] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sB File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|first_magnitude[4] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sB File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|first_fp[0] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sB File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|first_fp[1] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sB File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|second_fp[0] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|second_fp[1] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|operation[0] has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 297
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sD File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|second_sign has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 65
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13012): Latch StateManager:SM|first_sign has unsafe behavior File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal StateManager:SM|y.sB File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/StateManager.vhd Line: 51
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 10
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 10
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 10
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 10
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 10
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 10
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 16
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 16
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 16
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 16
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 16
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 16
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (20013): Ignored 24 assignments for entity "DE10_Standard" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de10" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top was ignored
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/thean/Downloads/Obsidian Files/Fall 2024/ENSC 252/Bonus Project/SystemMap.vhd Line: 8
Info (21057): Implemented 2184 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 2087 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 4958 megabytes
    Info: Processing ended: Sun Dec  8 07:23:43 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:25


