// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_rxMetadataHandler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_metaDataFifo_dout,
        rxEng_metaDataFifo_empty_n,
        rxEng_metaDataFifo_read,
        portTable2rxEng_check_rsp_dout,
        portTable2rxEng_check_rsp_empty_n,
        portTable2rxEng_check_rsp_read,
        rxEng_tupleBuffer_dout,
        rxEng_tupleBuffer_empty_n,
        rxEng_tupleBuffer_read,
        sLookup2rxEng_rsp_dout,
        sLookup2rxEng_rsp_empty_n,
        sLookup2rxEng_rsp_read,
        rxEng_metaHandlerEventFifo_din,
        rxEng_metaHandlerEventFifo_full_n,
        rxEng_metaHandlerEventFifo_write,
        rxEng_metaHandlerDropFifo_din,
        rxEng_metaHandlerDropFifo_full_n,
        rxEng_metaHandlerDropFifo_write,
        rxEng2sLookup_req_din,
        rxEng2sLookup_req_full_n,
        rxEng2sLookup_req_write,
        rxEng_fsmMetaDataFifo_din,
        rxEng_fsmMetaDataFifo_full_n,
        rxEng_fsmMetaDataFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [159:0] rxEng_metaDataFifo_dout;
input   rxEng_metaDataFifo_empty_n;
output   rxEng_metaDataFifo_read;
input  [0:0] portTable2rxEng_check_rsp_dout;
input   portTable2rxEng_check_rsp_empty_n;
output   portTable2rxEng_check_rsp_read;
input  [95:0] rxEng_tupleBuffer_dout;
input   rxEng_tupleBuffer_empty_n;
output   rxEng_tupleBuffer_read;
input  [31:0] sLookup2rxEng_rsp_dout;
input   sLookup2rxEng_rsp_empty_n;
output   sLookup2rxEng_rsp_read;
output  [223:0] rxEng_metaHandlerEventFifo_din;
input   rxEng_metaHandlerEventFifo_full_n;
output   rxEng_metaHandlerEventFifo_write;
output  [0:0] rxEng_metaHandlerDropFifo_din;
input   rxEng_metaHandlerDropFifo_full_n;
output   rxEng_metaHandlerDropFifo_write;
output  [127:0] rxEng2sLookup_req_din;
input   rxEng2sLookup_req_full_n;
output   rxEng2sLookup_req_write;
output  [287:0] rxEng_fsmMetaDataFifo_din;
input   rxEng_fsmMetaDataFifo_full_n;
output   rxEng_fsmMetaDataFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_metaDataFifo_read;
reg portTable2rxEng_check_rsp_read;
reg rxEng_tupleBuffer_read;
reg sLookup2rxEng_rsp_read;
reg[223:0] rxEng_metaHandlerEventFifo_din;
reg rxEng_metaHandlerEventFifo_write;
reg[0:0] rxEng_metaHandlerDropFifo_din;
reg rxEng_metaHandlerDropFifo_write;
reg rxEng2sLookup_req_write;
reg rxEng_fsmMetaDataFifo_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_176_p3;
wire   [0:0] tmp_11_i_nbreadreq_fu_184_p3;
wire   [0:0] tmp_12_i_nbreadreq_fu_192_p3;
reg    ap_predicate_op45_read_state1;
reg    ap_predicate_op66_read_state1;
reg    ap_predicate_op67_read_state1;
wire   [0:0] tmp_i_263_nbreadreq_fu_218_p3;
reg    ap_predicate_op102_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] mh_state_load_reg_863;
reg   [0:0] tmp_i_reg_872;
reg   [0:0] tmp_11_i_reg_876;
reg   [0:0] tmp_12_i_reg_880;
reg   [0:0] portIsOpen_reg_899;
reg   [0:0] tmp_250_reg_895;
reg   [0:0] or_ln889_reg_932;
reg    ap_predicate_op118_write_state2;
reg    ap_predicate_op128_write_state2;
reg   [0:0] icmp_ln874_2_reg_941;
reg    ap_predicate_op130_write_state2;
reg    ap_predicate_op133_write_state2;
reg   [0:0] tmp_i_263_reg_950;
reg   [0:0] tmp_reg_959;
reg    ap_predicate_op147_write_state2;
reg   [0:0] icmp_ln874_reg_964;
reg    ap_predicate_op150_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] mh_state;
reg   [15:0] mh_meta_length_V;
reg   [31:0] mh_meta_seqNumb_V;
reg   [31:0] mh_meta_ackNumb_V;
reg   [15:0] mh_meta_winSize_V;
reg   [3:0] mh_meta_winScale_V;
reg   [0:0] mh_meta_ack_V;
reg   [0:0] mh_meta_rst_V;
reg   [0:0] mh_meta_syn_V;
reg   [0:0] mh_meta_fin_V;
reg   [3:0] mh_meta_dataOffset_V;
reg   [31:0] mh_srcIpAddress_V;
reg   [15:0] mh_dstIpPort_V;
reg   [15:0] mh_srcIpPort_V;
reg    rxEng_metaDataFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    portTable2rxEng_check_rsp_blk_n;
reg    rxEng_tupleBuffer_blk_n;
reg    rxEng_metaHandlerEventFifo_blk_n;
reg    rxEng_metaHandlerDropFifo_blk_n;
reg    rxEng2sLookup_req_blk_n;
reg    sLookup2rxEng_rsp_blk_n;
reg    rxEng_fsmMetaDataFifo_blk_n;
reg   [15:0] mh_meta_length_V_load_reg_867;
wire   [31:0] trunc_ln145_14_fu_269_p1;
reg   [31:0] trunc_ln145_14_reg_884;
wire   [15:0] trunc_ln145_44_fu_327_p4;
reg   [15:0] trunc_ln145_44_reg_890;
wire   [0:0] tmp_250_fu_357_p3;
wire   [0:0] portIsOpen_read_fu_206_p2;
reg   [95:0] rxEng_tupleBuffer_read_reg_903;
wire   [31:0] tuple_srcIp_V_fu_415_p1;
reg   [31:0] tuple_srcIp_V_reg_908;
reg   [31:0] trunc_ln145_46_reg_914;
reg   [15:0] tuple_srcPort_V_reg_920;
reg   [15:0] tuple_dstPort_V_reg_926;
wire   [0:0] or_ln889_fu_569_p2;
wire   [16:0] add_ln213_fu_579_p2;
reg   [16:0] add_ln213_reg_936;
wire   [0:0] icmp_ln874_2_fu_585_p2;
wire   [0:0] and_ln907_fu_603_p2;
reg   [0:0] and_ln907_reg_945;
wire   [15:0] trunc_ln145_fu_615_p1;
reg   [15:0] trunc_ln145_reg_954;
wire   [0:0] icmp_ln874_fu_627_p2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_251_fu_371_p3;
wire   [0:0] tmp_252_fu_385_p3;
wire   [31:0] p_Result_s_fu_483_p5;
wire   [15:0] p_Result_155_fu_521_p3;
wire   [15:0] p_Result_156_fu_555_p3;
wire   [223:0] p_6_fu_683_p6;
reg    ap_block_pp0_stage0_01001;
wire   [223:0] p_s_fu_738_p6;
wire   [0:0] xor_ln923_fu_857_p2;
wire   [7:0] trunc_ln674_fu_479_p1;
wire   [7:0] p_Result_476_i_fu_469_p4;
wire   [7:0] p_Result_475_i_fu_459_p4;
wire   [7:0] p_Result_i_fu_449_p4;
wire   [7:0] p_Result_479_i_fu_511_p4;
wire   [7:0] p_Result_478_i_fu_501_p4;
wire   [7:0] p_Result_482_i_fu_545_p4;
wire   [7:0] p_Result_481_i_fu_535_p4;
wire   [16:0] zext_ln889_fu_575_p1;
wire   [0:0] or_ln907_fu_591_p2;
wire   [0:0] xor_ln907_fu_597_p2;
wire   [31:0] zext_ln1346_fu_639_p1;
wire   [31:0] seq_V_3_fu_642_p2;
wire   [15:0] trunc_ln174_4_fu_657_p1;
wire   [15:0] tmp_4_fu_647_p4;
wire   [111:0] or_ln174_11_fu_661_p5;
wire   [111:0] or_ln174_52_fu_673_p2;
wire   [127:0] zext_ln174_67_fu_679_p1;
wire   [31:0] zext_ln213_fu_694_p1;
wire   [31:0] seq_V_fu_697_p2;
wire   [15:0] trunc_ln174_fu_712_p1;
wire   [15:0] tmp_s_fu_702_p4;
wire   [111:0] or_ln174_10_fu_716_p5;
wire   [111:0] or_ln174_fu_728_p2;
wire   [127:0] zext_ln174_66_fu_734_p1;
wire   [96:0] tmp_94_i_fu_749_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_267;
reg    ap_condition_178;
reg    ap_condition_333;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 mh_state = 1'd0;
#0 mh_meta_length_V = 16'd0;
#0 mh_meta_seqNumb_V = 32'd0;
#0 mh_meta_ackNumb_V = 32'd0;
#0 mh_meta_winSize_V = 16'd0;
#0 mh_meta_winScale_V = 4'd0;
#0 mh_meta_ack_V = 1'd0;
#0 mh_meta_rst_V = 1'd0;
#0 mh_meta_syn_V = 1'd0;
#0 mh_meta_fin_V = 1'd0;
#0 mh_meta_dataOffset_V = 4'd0;
#0 mh_srcIpAddress_V = 32'd0;
#0 mh_dstIpPort_V = 16'd0;
#0 mh_srcIpPort_V = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if (((tmp_i_263_nbreadreq_fu_218_p3 == 1'd1) & (mh_state == 1'd1))) begin
            mh_state <= 1'd0;
        end else if ((1'b1 == ap_condition_267)) begin
            mh_state <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (or_ln889_fu_569_p2 == 1'd1) & (portIsOpen_read_fu_206_p2 == 1'd0) & (tmp_250_fu_357_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln213_reg_936 <= add_ln213_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (portIsOpen_read_fu_206_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln907_reg_945 <= and_ln907_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (portIsOpen_read_fu_206_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln874_2_reg_941 <= icmp_ln874_2_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_263_nbreadreq_fu_218_p3 == 1'd1) & (mh_state == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln874_reg_964 <= icmp_ln874_fu_627_p2;
        tmp_reg_959 <= sLookup2rxEng_rsp_dout[32'd16];
        trunc_ln145_reg_954 <= trunc_ln145_fu_615_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mh_dstIpPort_V <= p_Result_155_fu_521_p3;
        mh_meta_ackNumb_V <= {{rxEng_metaDataFifo_dout[63:32]}};
        mh_meta_ack_V <= rxEng_metaDataFifo_dout[32'd112];
        mh_meta_dataOffset_V <= {{rxEng_metaDataFifo_dout[147:144]}};
        mh_meta_fin_V <= rxEng_metaDataFifo_dout[32'd136];
        mh_meta_length_V <= {{rxEng_metaDataFifo_dout[111:96]}};
        mh_meta_rst_V <= rxEng_metaDataFifo_dout[32'd120];
        mh_meta_seqNumb_V <= trunc_ln145_14_fu_269_p1;
        mh_meta_syn_V <= rxEng_metaDataFifo_dout[32'd128];
        mh_meta_winScale_V <= {{rxEng_metaDataFifo_dout[83:80]}};
        mh_meta_winSize_V <= {{rxEng_metaDataFifo_dout[79:64]}};
        mh_srcIpAddress_V <= p_Result_s_fu_483_p5;
        mh_srcIpPort_V <= p_Result_156_fu_555_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mh_meta_length_V_load_reg_867 <= mh_meta_length_V;
        mh_state_load_reg_863 <= mh_state;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (portIsOpen_read_fu_206_p2 == 1'd0) & (tmp_250_fu_357_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln889_reg_932 <= or_ln889_fu_569_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op66_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        portIsOpen_reg_899 <= portTable2rxEng_check_rsp_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op67_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_tupleBuffer_read_reg_903 <= rxEng_tupleBuffer_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_11_i_reg_876 <= tmp_11_i_nbreadreq_fu_184_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_12_i_reg_880 <= tmp_12_i_nbreadreq_fu_192_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_250_reg_895 <= rxEng_metaDataFifo_dout[32'd120];
        trunc_ln145_14_reg_884 <= trunc_ln145_14_fu_269_p1;
        trunc_ln145_44_reg_890 <= {{rxEng_metaDataFifo_dout[111:96]}};
        trunc_ln145_46_reg_914 <= {{rxEng_tupleBuffer_dout[63:32]}};
        tuple_dstPort_V_reg_926 <= {{rxEng_tupleBuffer_dout[95:80]}};
        tuple_srcIp_V_reg_908 <= tuple_srcIp_V_fu_415_p1;
        tuple_srcPort_V_reg_920 <= {{rxEng_tupleBuffer_dout[79:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((mh_state == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_263_reg_950 <= tmp_i_263_nbreadreq_fu_218_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((mh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_872 <= tmp_i_nbreadreq_fu_176_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        portTable2rxEng_check_rsp_blk_n = portTable2rxEng_check_rsp_empty_n;
    end else begin
        portTable2rxEng_check_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        portTable2rxEng_check_rsp_read = 1'b1;
    end else begin
        portTable2rxEng_check_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op133_write_state2 == 1'b1))) begin
        rxEng2sLookup_req_blk_n = rxEng2sLookup_req_full_n;
    end else begin
        rxEng2sLookup_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op133_write_state2 == 1'b1))) begin
        rxEng2sLookup_req_write = 1'b1;
    end else begin
        rxEng2sLookup_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op147_write_state2 == 1'b1))) begin
        rxEng_fsmMetaDataFifo_blk_n = rxEng_fsmMetaDataFifo_full_n;
    end else begin
        rxEng_fsmMetaDataFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op147_write_state2 == 1'b1))) begin
        rxEng_fsmMetaDataFifo_write = 1'b1;
    end else begin
        rxEng_fsmMetaDataFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op45_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        rxEng_metaDataFifo_blk_n = rxEng_metaDataFifo_empty_n;
    end else begin
        rxEng_metaDataFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op45_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_metaDataFifo_read = 1'b1;
    end else begin
        rxEng_metaDataFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op150_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op130_write_state2 == 1'b1)))) begin
        rxEng_metaHandlerDropFifo_blk_n = rxEng_metaHandlerDropFifo_full_n;
    end else begin
        rxEng_metaHandlerDropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_333)) begin
        if ((ap_predicate_op150_write_state2 == 1'b1)) begin
            rxEng_metaHandlerDropFifo_din = xor_ln923_fu_857_p2;
        end else if ((ap_predicate_op130_write_state2 == 1'b1)) begin
            rxEng_metaHandlerDropFifo_din = 1'd1;
        end else begin
            rxEng_metaHandlerDropFifo_din = 'bx;
        end
    end else begin
        rxEng_metaHandlerDropFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op150_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op130_write_state2 == 1'b1)))) begin
        rxEng_metaHandlerDropFifo_write = 1'b1;
    end else begin
        rxEng_metaHandlerDropFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op118_write_state2 == 1'b1)))) begin
        rxEng_metaHandlerEventFifo_blk_n = rxEng_metaHandlerEventFifo_full_n;
    end else begin
        rxEng_metaHandlerEventFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_333)) begin
        if ((ap_predicate_op128_write_state2 == 1'b1)) begin
            rxEng_metaHandlerEventFifo_din = p_s_fu_738_p6;
        end else if ((ap_predicate_op118_write_state2 == 1'b1)) begin
            rxEng_metaHandlerEventFifo_din = p_6_fu_683_p6;
        end else begin
            rxEng_metaHandlerEventFifo_din = 'bx;
        end
    end else begin
        rxEng_metaHandlerEventFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op128_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op118_write_state2 == 1'b1)))) begin
        rxEng_metaHandlerEventFifo_write = 1'b1;
    end else begin
        rxEng_metaHandlerEventFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op67_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        rxEng_tupleBuffer_blk_n = rxEng_tupleBuffer_empty_n;
    end else begin
        rxEng_tupleBuffer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op67_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng_tupleBuffer_read = 1'b1;
    end else begin
        rxEng_tupleBuffer_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op102_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        sLookup2rxEng_rsp_blk_n = sLookup2rxEng_rsp_empty_n;
    end else begin
        sLookup2rxEng_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op102_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sLookup2rxEng_rsp_read = 1'b1;
    end else begin
        sLookup2rxEng_rsp_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln213_fu_579_p2 = (zext_ln889_fu_575_p1 + 17'd1);

assign and_ln907_fu_603_p2 = (xor_ln907_fu_597_p2 & tmp_251_fu_371_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op102_read_state1 == 1'b1) & (sLookup2rxEng_rsp_empty_n == 1'b0)) | ((ap_predicate_op67_read_state1 == 1'b1) & (rxEng_tupleBuffer_empty_n == 1'b0)) | ((ap_predicate_op66_read_state1 == 1'b1) & (portTable2rxEng_check_rsp_empty_n == 1'b0)) | ((ap_predicate_op45_read_state1 == 1'b1) & (rxEng_metaDataFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rxEng_metaHandlerEventFifo_full_n == 1'b0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((rxEng_metaHandlerEventFifo_full_n == 1'b0) & (ap_predicate_op118_write_state2 == 1'b1)) | ((ap_predicate_op150_write_state2 == 1'b1) & (rxEng_metaHandlerDropFifo_full_n == 1'b0)) | ((ap_predicate_op147_write_state2 == 1'b1) & (rxEng_fsmMetaDataFifo_full_n == 1'b0)) | ((ap_predicate_op133_write_state2 == 1'b1) & (rxEng2sLookup_req_full_n == 1'b0)) | ((ap_predicate_op130_write_state2 == 1'b1) & (rxEng_metaHandlerDropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op102_read_state1 == 1'b1) & (sLookup2rxEng_rsp_empty_n == 1'b0)) | ((ap_predicate_op67_read_state1 == 1'b1) & (rxEng_tupleBuffer_empty_n == 1'b0)) | ((ap_predicate_op66_read_state1 == 1'b1) & (portTable2rxEng_check_rsp_empty_n == 1'b0)) | ((ap_predicate_op45_read_state1 == 1'b1) & (rxEng_metaDataFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rxEng_metaHandlerEventFifo_full_n == 1'b0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((rxEng_metaHandlerEventFifo_full_n == 1'b0) & (ap_predicate_op118_write_state2 == 1'b1)) | ((ap_predicate_op150_write_state2 == 1'b1) & (rxEng_metaHandlerDropFifo_full_n == 1'b0)) | ((ap_predicate_op147_write_state2 == 1'b1) & (rxEng_fsmMetaDataFifo_full_n == 1'b0)) | ((ap_predicate_op133_write_state2 == 1'b1) & (rxEng2sLookup_req_full_n == 1'b0)) | ((ap_predicate_op130_write_state2 == 1'b1) & (rxEng_metaHandlerDropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op102_read_state1 == 1'b1) & (sLookup2rxEng_rsp_empty_n == 1'b0)) | ((ap_predicate_op67_read_state1 == 1'b1) & (rxEng_tupleBuffer_empty_n == 1'b0)) | ((ap_predicate_op66_read_state1 == 1'b1) & (portTable2rxEng_check_rsp_empty_n == 1'b0)) | ((ap_predicate_op45_read_state1 == 1'b1) & (rxEng_metaDataFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rxEng_metaHandlerEventFifo_full_n == 1'b0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((rxEng_metaHandlerEventFifo_full_n == 1'b0) & (ap_predicate_op118_write_state2 == 1'b1)) | ((ap_predicate_op150_write_state2 == 1'b1) & (rxEng_metaHandlerDropFifo_full_n == 1'b0)) | ((ap_predicate_op147_write_state2 == 1'b1) & (rxEng_fsmMetaDataFifo_full_n == 1'b0)) | ((ap_predicate_op133_write_state2 == 1'b1) & (rxEng2sLookup_req_full_n == 1'b0)) | ((ap_predicate_op130_write_state2 == 1'b1) & (rxEng_metaHandlerDropFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op102_read_state1 == 1'b1) & (sLookup2rxEng_rsp_empty_n == 1'b0)) | ((ap_predicate_op67_read_state1 == 1'b1) & (rxEng_tupleBuffer_empty_n == 1'b0)) | ((ap_predicate_op66_read_state1 == 1'b1) & (portTable2rxEng_check_rsp_empty_n == 1'b0)) | ((ap_predicate_op45_read_state1 == 1'b1) & (rxEng_metaDataFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((rxEng_metaHandlerEventFifo_full_n == 1'b0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((rxEng_metaHandlerEventFifo_full_n == 1'b0) & (ap_predicate_op118_write_state2 == 1'b1)) | ((ap_predicate_op150_write_state2 == 1'b1) & (rxEng_metaHandlerDropFifo_full_n == 1'b0)) | ((ap_predicate_op147_write_state2 == 1'b1) & (rxEng_fsmMetaDataFifo_full_n == 1'b0)) | ((ap_predicate_op133_write_state2 == 1'b1) & (rxEng2sLookup_req_full_n == 1'b0)) | ((ap_predicate_op130_write_state2 == 1'b1) & (rxEng_metaHandlerDropFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_178 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_267 = ((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0) & (portIsOpen_read_fu_206_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_333 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op102_read_state1 = ((tmp_i_263_nbreadreq_fu_218_p3 == 1'd1) & (mh_state == 1'd1));
end

always @ (*) begin
    ap_predicate_op118_write_state2 = ((tmp_11_i_reg_876 == 1'd1) & (tmp_i_reg_872 == 1'd1) & (mh_state_load_reg_863 == 1'd0) & (or_ln889_reg_932 == 1'd0) & (tmp_250_reg_895 == 1'd0) & (portIsOpen_reg_899 == 1'd0) & (tmp_12_i_reg_880 == 1'd1));
end

always @ (*) begin
    ap_predicate_op128_write_state2 = ((tmp_11_i_reg_876 == 1'd1) & (tmp_i_reg_872 == 1'd1) & (mh_state_load_reg_863 == 1'd0) & (or_ln889_reg_932 == 1'd1) & (tmp_250_reg_895 == 1'd0) & (portIsOpen_reg_899 == 1'd0) & (tmp_12_i_reg_880 == 1'd1));
end

always @ (*) begin
    ap_predicate_op130_write_state2 = ((tmp_11_i_reg_876 == 1'd1) & (tmp_i_reg_872 == 1'd1) & (mh_state_load_reg_863 == 1'd0) & (icmp_ln874_2_reg_941 == 1'd0) & (portIsOpen_reg_899 == 1'd0) & (tmp_12_i_reg_880 == 1'd1));
end

always @ (*) begin
    ap_predicate_op133_write_state2 = ((tmp_11_i_reg_876 == 1'd1) & (tmp_i_reg_872 == 1'd1) & (mh_state_load_reg_863 == 1'd0) & (portIsOpen_reg_899 == 1'd1) & (tmp_12_i_reg_880 == 1'd1));
end

always @ (*) begin
    ap_predicate_op147_write_state2 = ((mh_state_load_reg_863 == 1'd1) & (tmp_reg_959 == 1'd1) & (tmp_i_263_reg_950 == 1'd1));
end

always @ (*) begin
    ap_predicate_op150_write_state2 = ((mh_state_load_reg_863 == 1'd1) & (icmp_ln874_reg_964 == 1'd0) & (tmp_i_263_reg_950 == 1'd1));
end

always @ (*) begin
    ap_predicate_op45_read_state1 = ((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0));
end

always @ (*) begin
    ap_predicate_op66_read_state1 = ((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0));
end

always @ (*) begin
    ap_predicate_op67_read_state1 = ((tmp_12_i_nbreadreq_fu_192_p3 == 1'd1) & (tmp_11_i_nbreadreq_fu_184_p3 == 1'd1) & (tmp_i_nbreadreq_fu_176_p3 == 1'd1) & (mh_state == 1'd0));
end

assign icmp_ln874_2_fu_585_p2 = ((trunc_ln145_44_fu_327_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_627_p2 = ((mh_meta_length_V == 16'd0) ? 1'b1 : 1'b0);

assign or_ln174_10_fu_716_p5 = {{{{trunc_ln174_fu_712_p1}, {16'd0}}, {tmp_s_fu_702_p4}}, {64'd0}};

assign or_ln174_11_fu_661_p5 = {{{{trunc_ln174_4_fu_657_p1}, {16'd0}}, {tmp_4_fu_647_p4}}, {64'd0}};

assign or_ln174_52_fu_673_p2 = (or_ln174_11_fu_661_p5 | 112'd6);

assign or_ln174_fu_728_p2 = (or_ln174_10_fu_716_p5 | 112'd6);

assign or_ln889_fu_569_p2 = (tmp_252_fu_385_p3 | tmp_251_fu_371_p3);

assign or_ln907_fu_591_p2 = (tmp_252_fu_385_p3 | tmp_250_fu_357_p3);

assign p_6_fu_683_p6 = {{{{{tuple_srcPort_V_reg_920}, {tuple_dstPort_V_reg_926}}, {tuple_srcIp_V_reg_908}}, {trunc_ln145_46_reg_914}}, {zext_ln174_67_fu_679_p1}};

assign p_Result_155_fu_521_p3 = {{p_Result_479_i_fu_511_p4}, {p_Result_478_i_fu_501_p4}};

assign p_Result_156_fu_555_p3 = {{p_Result_482_i_fu_545_p4}, {p_Result_481_i_fu_535_p4}};

assign p_Result_475_i_fu_459_p4 = {{rxEng_tupleBuffer_dout[23:16]}};

assign p_Result_476_i_fu_469_p4 = {{rxEng_tupleBuffer_dout[15:8]}};

assign p_Result_478_i_fu_501_p4 = {{rxEng_tupleBuffer_dout[95:88]}};

assign p_Result_479_i_fu_511_p4 = {{rxEng_tupleBuffer_dout[87:80]}};

assign p_Result_481_i_fu_535_p4 = {{rxEng_tupleBuffer_dout[79:72]}};

assign p_Result_482_i_fu_545_p4 = {{rxEng_tupleBuffer_dout[71:64]}};

assign p_Result_i_fu_449_p4 = {{rxEng_tupleBuffer_dout[31:24]}};

assign p_Result_s_fu_483_p5 = {{{{trunc_ln674_fu_479_p1}, {p_Result_476_i_fu_469_p4}}, {p_Result_475_i_fu_459_p4}}, {p_Result_i_fu_449_p4}};

assign p_s_fu_738_p6 = {{{{{tuple_srcPort_V_reg_920}, {tuple_dstPort_V_reg_926}}, {tuple_srcIp_V_reg_908}}, {trunc_ln145_46_reg_914}}, {zext_ln174_66_fu_734_p1}};

assign portIsOpen_read_fu_206_p2 = portTable2rxEng_check_rsp_dout;

assign rxEng2sLookup_req_din = tmp_94_i_fu_749_p3;

assign rxEng_fsmMetaDataFifo_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{16'd0}, {mh_srcIpPort_V}}}, {12'd0}}}, {mh_meta_dataOffset_V}}}, {7'd0}}}, {mh_meta_fin_V}}}, {7'd0}}}, {mh_meta_syn_V}}}, {7'd0}}}, {mh_meta_rst_V}}}, {7'd0}}}, {mh_meta_ack_V}}}, {mh_meta_length_V_load_reg_867}}}, {12'd0}}}, {mh_meta_winScale_V}}}, {mh_meta_winSize_V}}}, {mh_meta_ackNumb_V}}}, {mh_meta_seqNumb_V}}}, {16'd0}}}, {mh_dstIpPort_V}}}, {mh_srcIpAddress_V}}}, {16'd0}}}, {trunc_ln145_reg_954}};

assign seq_V_3_fu_642_p2 = (trunc_ln145_14_reg_884 + zext_ln1346_fu_639_p1);

assign seq_V_fu_697_p2 = (zext_ln213_fu_694_p1 + trunc_ln145_14_reg_884);

assign tmp_11_i_nbreadreq_fu_184_p3 = portTable2rxEng_check_rsp_empty_n;

assign tmp_12_i_nbreadreq_fu_192_p3 = rxEng_tupleBuffer_empty_n;

assign tmp_250_fu_357_p3 = rxEng_metaDataFifo_dout[32'd120];

assign tmp_251_fu_371_p3 = rxEng_metaDataFifo_dout[32'd128];

assign tmp_252_fu_385_p3 = rxEng_metaDataFifo_dout[32'd136];

assign tmp_4_fu_647_p4 = {{seq_V_3_fu_642_p2[31:16]}};

assign tmp_94_i_fu_749_p3 = {{and_ln907_reg_945}, {rxEng_tupleBuffer_read_reg_903}};

assign tmp_i_263_nbreadreq_fu_218_p3 = sLookup2rxEng_rsp_empty_n;

assign tmp_i_nbreadreq_fu_176_p3 = rxEng_metaDataFifo_empty_n;

assign tmp_s_fu_702_p4 = {{seq_V_fu_697_p2[31:16]}};

assign trunc_ln145_14_fu_269_p1 = rxEng_metaDataFifo_dout[31:0];

assign trunc_ln145_44_fu_327_p4 = {{rxEng_metaDataFifo_dout[111:96]}};

assign trunc_ln145_fu_615_p1 = sLookup2rxEng_rsp_dout[15:0];

assign trunc_ln174_4_fu_657_p1 = seq_V_3_fu_642_p2[15:0];

assign trunc_ln174_fu_712_p1 = seq_V_fu_697_p2[15:0];

assign trunc_ln674_fu_479_p1 = rxEng_tupleBuffer_dout[7:0];

assign tuple_srcIp_V_fu_415_p1 = rxEng_tupleBuffer_dout[31:0];

assign xor_ln907_fu_597_p2 = (or_ln907_fu_591_p2 ^ 1'd1);

assign xor_ln923_fu_857_p2 = (tmp_reg_959 ^ 1'd1);

assign zext_ln1346_fu_639_p1 = trunc_ln145_44_reg_890;

assign zext_ln174_66_fu_734_p1 = or_ln174_fu_728_p2;

assign zext_ln174_67_fu_679_p1 = or_ln174_52_fu_673_p2;

assign zext_ln213_fu_694_p1 = add_ln213_reg_936;

assign zext_ln889_fu_575_p1 = trunc_ln145_44_fu_327_p4;

endmodule //toe_top_rxMetadataHandler
