// Seed: 3567046738
module module_0 (
    input wire id_0,
    output supply1 id_1
);
  wire id_3;
  wand id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  wire  id_2
);
  parameter id_4 = 1;
  parameter id_5 = id_4;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  wire  id_6;
  logic id_7;
endmodule
module module_2;
  wire id_1, id_2, id_3;
endmodule
module module_3 #(
    parameter id_5 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  input wire id_7;
  output logic [7:0] id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  module_2 modCall_1 ();
  inout wire id_2;
  output tri1 id_1;
  assign id_6[id_5] = -1;
  xor primCall (id_1, id_2, id_3, id_4, id_7);
  assign id_1 = -1;
  assign id_1 = -1;
endmodule : SymbolIdentifier
