
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.935023                       # Number of seconds simulated
sim_ticks                                1935023280000                       # Number of ticks simulated
final_tick                               1935023280000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 992881                       # Simulator instruction rate (inst/s)
host_op_rate                                  1590536                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2062530548                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664020                       # Number of bytes of host memory used
host_seconds                                   938.18                       # Real time elapsed on the host
sim_insts                                   931499922                       # Number of instructions simulated
sim_ops                                    1492207812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           691                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                691                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             565641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                577415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            565641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               600270                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684117                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342499                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005657                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3870046560                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499922                       # Number of instructions committed
system.cpu.committedOps                    1492207812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3870046560                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844162     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895921                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026616                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126822                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406654                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180054                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577563                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322231                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899794                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899794                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106554                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20268                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126822                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126822                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  75972395000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75972395000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1078320000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1078320000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77050715000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77050715000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77050715000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77050715000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026616                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026616                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026616                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026616                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24455.520490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24455.520490                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53203.078745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53203.078745                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24641.861609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24641.861609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24641.861609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24641.861609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1433304                       # number of writebacks
system.cpu.dcache.writebacks::total           1433304                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106554                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20268                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126822                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126822                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72865841000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72865841000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1058052000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1058052000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  73923893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73923893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  73923893000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73923893000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23455.520490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23455.520490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52203.078745                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52203.078745                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23641.861609                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23641.861609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23641.861609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23641.861609                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126310                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           282.935894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3994397.912921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   282.935894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.552609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844011670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844011670                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005301                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005301                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005301                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67474000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67474000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67474000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67474000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67474000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67474000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 189533.707865                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 189533.707865                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 189533.707865                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 189533.707865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 189533.707865                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 189533.707865                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     67118000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67118000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     67118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67118000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     67118000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67118000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 188533.707865                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 188533.707865                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 188533.707865                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 188533.707865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 188533.707865                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 188533.707865                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.643182                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253533                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655188                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.510721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.126333                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999337                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51739129                       # Number of tag accesses
system.l2.tags.data_accesses                 51739129                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1433304                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1433304                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3273                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413057                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416330                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416330                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416330                       # number of overall hits
system.l2.overall_hits::total                 1416330                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693497                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710492                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710848                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data            1710492                       # number of overall misses
system.l2.overall_misses::total               1710848                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    993283500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     993283500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     66582500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66582500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53368911500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53368911500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      66582500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   54362195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54428777500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     66582500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  54362195000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54428777500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1433304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1433304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126822                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127178                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126822                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127178                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.838514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838514                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547090                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 58445.631068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58445.631068                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 187029.494382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 187029.494382                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31514.027778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31514.027778                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 187029.494382                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 31781.613127                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31813.917718                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 187029.494382                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 31781.613127                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31813.917718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708427                       # number of writebacks
system.l2.writebacks::total                   1708427                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693497                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710848                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    823333500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    823333500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     63022500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63022500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36433941500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36433941500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     63022500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37257275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37320297500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     63022500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37257275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37320297500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.838514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547090                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 48445.631068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48445.631068                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 177029.494382                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 177029.494382                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21514.027778                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21514.027778                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 177029.494382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 21781.613127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21813.917718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 177029.494382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 21781.613127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21813.917718                       # average overall mshr miss latency
system.l2.replacements                        1708817                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14225.063134                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419374                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17458                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.862871                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        143.123155                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14081.939979                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008736                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859493                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.868229                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16293                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13694954                       # Number of tag accesses
system.l3.tags.data_accesses                 13694954                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708427                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708427                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693389                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693389                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693390                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693390                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693390                       # number of overall hits
system.l3.overall_hits::total                 1693390                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          108                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             464                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17102                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17458                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data              17102                       # number of overall misses
system.l3.overall_misses::total                 17458                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    636378000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     636378000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     59106500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     24890000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     83996500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      59106500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     661268000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        720374500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     59106500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    661268000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       720374500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708427                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708427                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693497                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693853                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710492                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710848                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710492                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710848                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000064                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000274                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009998                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010204                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009998                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010204                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 37447.216665                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 37447.216665                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 166029.494382                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 230462.962963                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 181026.939655                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 166029.494382                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 38666.120922                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 41263.289037                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 166029.494382                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 38666.120922                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 41263.289037                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  691                       # number of writebacks
system.l3.writebacks::total                       691                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          464                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17102                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17458                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17102                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17458                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    466438000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    466438000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     55546500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     23810000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     79356500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     55546500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    490248000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    545794500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     55546500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    490248000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    545794500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000274                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009998                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010204                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009998                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010204                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 27447.216665                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 27447.216665                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 156029.494382                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 220462.962963                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 171026.939655                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 156029.494382                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 28666.120922                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 31263.289037                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 156029.494382                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 28666.120922                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 31263.289037                       # average overall mshr miss latency
system.l3.replacements                           1074                       # number of replacements
system.membus.snoop_filter.tot_requests         18248                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          691                       # Transaction distribution
system.membus.trans_dist::CleanEvict               99                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           464                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1161536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1161536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1161536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17458                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17458    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17458                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21013500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87291500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253533                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            575                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3141731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1693680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9380711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291848064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291873728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709101                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109339328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4836279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010903                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4835704     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    575      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4836279                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4560115500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690233000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3419374                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1708526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            284                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          284                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1935023280000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693853                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709118                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             482                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693853                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130222                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218833600                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1074                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44224                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1711922                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000166                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.012879                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1711638     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    284      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1711922                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418114000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566272000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
