<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ARMISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- ARMISelLowering.h - ARM DAG Lowering Interface -----------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that ARM uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCTargetDesc_2ARMBaseInfo_8h.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ISDOpcodes_8h.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IRBuilder_8h.html">llvm/IR/IRBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InlineAsm_8h.html">llvm/IR/InlineAsm.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_8h.html">llvm/Support/CodeGen.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>ARMSubtarget;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">class </span>DataLayout;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">class </span>FastISel;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">class </span>FunctionLoweringInfo;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">class </span>GlobalValue;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span>InstrItineraryData;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">class </span>Instruction;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">class </span>MachineBasicBlock;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">class </span>SelectionDAG;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">class </span>TargetLibraryInfo;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">class </span>TargetMachine;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">class </span><a class="code" href="classVectorType.html">VectorType</a>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html">   53</a></span>&#160;  <span class="keyword">namespace </span>ARMISD {</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// ARM Specific DAG Nodes</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38">   56</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">// Start the numbering where the builtin ops and target ops leave off.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2da4296d7bd9b77819b2684f456cb3ab">   58</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2da4296d7bd9b77819b2684f456cb3ab">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">   60</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">Wrapper</a>,    <span class="comment">// Wrapper - A wrapper node for TargetConstantPool,</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                <span class="comment">// TargetExternalSymbol, and TargetGlobalAddress.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6a715cec66d0a16ea7b9fde9958f1546">   62</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6a715cec66d0a16ea7b9fde9958f1546">WrapperPIC</a>, <span class="comment">// WrapperPIC - A wrapper node for TargetGlobalAddress in</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                <span class="comment">// PIC mode.</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a114c5ea64df684330a0ec619fed19ffd">   64</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a114c5ea64df684330a0ec619fed19ffd">WrapperJT</a>,  <span class="comment">// WrapperJT - A wrapper node for TargetJumpTable</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="comment">// Add pseudo op to model memcpy for struct byval.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a58ca12649e834dcfac522cec82df3793">   67</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a58ca12649e834dcfac522cec82df3793">COPY_STRUCT_BYVAL</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2af8075cd139f844ae07ed7988cbb2b7">   69</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2af8075cd139f844ae07ed7988cbb2b7">CALL</a>,        <span class="comment">// Function call.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ace024bb2e9c3935008e16e7be869af98">   70</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ace024bb2e9c3935008e16e7be869af98">CALL_PRED</a>,   <span class="comment">// Function call that&#39;s predicable.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab204e019469f4548ac436586a605f41f">   71</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab204e019469f4548ac436586a605f41f">CALL_NOLINK</a>, <span class="comment">// Function call with branch not branch-and-link.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af37e43d1efe2f7cdddcd4a7626fb5612">   72</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af37e43d1efe2f7cdddcd4a7626fb5612">tSECALL</a>,     <span class="comment">// CMSE non-secure function call.</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a11eb299481204e113f0518f48d6ad65d">   73</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a11eb299481204e113f0518f48d6ad65d">t2CALL_BTI</a>,  <span class="comment">// Thumb function call followed by BTI instruction.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe">   74</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe">BRCOND</a>,      <span class="comment">// Conditional branch.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8dfd4ea5a4e33bdb35fcafb11d1073cb">   75</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8dfd4ea5a4e33bdb35fcafb11d1073cb">BR_JT</a>,       <span class="comment">// Jumptable branch.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abacb1d6d27b76e9aeb011e2302033470">   76</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abacb1d6d27b76e9aeb011e2302033470">BR2_JT</a>,      <span class="comment">// Jumptable branch (2 level - jumptable entry is a jump).</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af39b227929023bb181b16ec3a0157bdf">   77</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af39b227929023bb181b16ec3a0157bdf">RET_FLAG</a>,    <span class="comment">// Return with a flag operand.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3d634c34aa404315f21bb0ffec269d23">   78</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3d634c34aa404315f21bb0ffec269d23">SERET_FLAG</a>,  <span class="comment">// CMSE Entry function return with a flag operand.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cc61b7cb18bcf3e779b574e35555f46">   79</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cc61b7cb18bcf3e779b574e35555f46">INTRET_FLAG</a>, <span class="comment">// Interrupt return with an LR-offset and a flag operand.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b">   81</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b">PIC_ADD</a>, <span class="comment">// Add with a PC operand and a PIC label.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae943be65cd3ae29f0032ad56a3875c42">   83</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae943be65cd3ae29f0032ad56a3875c42">ASRL</a>, <span class="comment">// MVE long arithmetic shift right.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab729d2ded9bb455206f7944e09444c73">   84</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab729d2ded9bb455206f7944e09444c73">LSRL</a>, <span class="comment">// MVE long shift right.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3e9bf86bbbfea029b1f065cc6fbab978">   85</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3e9bf86bbbfea029b1f065cc6fbab978">LSLL</a>, <span class="comment">// MVE long shift left.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aaed0e0931ede9056a03d792401e655a9">   87</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aaed0e0931ede9056a03d792401e655a9">CMP</a>,      <span class="comment">// ARM compare instructions.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a73bd03dfbab0f65cbd59365be36c9637">   88</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a73bd03dfbab0f65cbd59365be36c9637">CMN</a>,      <span class="comment">// ARM CMN instructions.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">   89</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">CMPZ</a>,     <span class="comment">// ARM compare that sets only Z flag.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acefb30e98102150caa66322bfa40dd50">   90</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acefb30e98102150caa66322bfa40dd50">CMPFP</a>,    <span class="comment">// ARM VFP compare instruction, sets FPSCR.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3bfec195f10a9950076570fda7745484">   91</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3bfec195f10a9950076570fda7745484">CMPFPE</a>,   <span class="comment">// ARM VFP signalling compare instruction, sets FPSCR.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28ca54417ad23eee114779d2bb800ff0">   92</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28ca54417ad23eee114779d2bb800ff0">CMPFPw0</a>,  <span class="comment">// ARM VFP compare against zero instruction, sets FPSCR.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af8ad86574b674ce3ed7a491df714b3d1">   93</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af8ad86574b674ce3ed7a491df714b3d1">CMPFPEw0</a>, <span class="comment">// ARM VFP signalling compare against zero instruction, sets</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;              <span class="comment">// FPSCR.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6b4121a8201ef54013a43cce7972b532">   95</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6b4121a8201ef54013a43cce7972b532">FMSTAT</a>,   <span class="comment">// ARM fmstat instruction.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">   97</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">CMOV</a>, <span class="comment">// ARM conditional move instructions.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a36cbdec7a5505b730d4d3e167e332dde">   98</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a36cbdec7a5505b730d4d3e167e332dde">SUBS</a>, <span class="comment">// Flag-setting subtraction.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa173c041ee452fcdffb797075a892b84">  100</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa173c041ee452fcdffb797075a892b84">SSAT</a>, <span class="comment">// Signed saturation</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae60ed52746753eeb5502fcfceb13f2fe">  101</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae60ed52746753eeb5502fcfceb13f2fe">USAT</a>, <span class="comment">// Unsigned saturation</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a93de4757f6b73b98f83df6c84ba335fe">  103</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a93de4757f6b73b98f83df6c84ba335fe">BCC_i64</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38afdd53bc49e435bce2076d9e64aaa8035">  105</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38afdd53bc49e435bce2076d9e64aaa8035">SRL_FLAG</a>, <span class="comment">// V,Flag = srl_flag X -&gt; srl X, 1 + save carry out.</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad1d5431c33f557cfa85e2653c7fabf8f">  106</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad1d5431c33f557cfa85e2653c7fabf8f">SRA_FLAG</a>, <span class="comment">// V,Flag = sra_flag X -&gt; sra X, 1 + save carry out.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660">  107</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660">RRX</a>,      <span class="comment">// V = RRX X, Flag     -&gt; srl X, 1 + shift in carry flag.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a41f4297f00dc6d8d7445d13daf7eba26">  109</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a41f4297f00dc6d8d7445d13daf7eba26">ADDC</a>, <span class="comment">// Add with carry</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a38281aedc70f7c707027367acd3234cb">  110</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a38281aedc70f7c707027367acd3234cb">ADDE</a>, <span class="comment">// Add using carry</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741">  111</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741">SUBC</a>, <span class="comment">// Sub with carry</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2">  112</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2">SUBE</a>, <span class="comment">// Sub using carry</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a84182cd89ac8df2cb9309ad6e30181fd">  113</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a84182cd89ac8df2cb9309ad6e30181fd">LSLS</a>, <span class="comment">// Shift left producing carry</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1">  115</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1">VMOVRRD</a>, <span class="comment">// double to two gprs.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0791f9172a1b74506504d1f22d81f389">  116</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0791f9172a1b74506504d1f22d81f389">VMOVDRR</a>, <span class="comment">// Two gprs to double.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a240b00dd73991507ba0171aaad5613c2">  117</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a240b00dd73991507ba0171aaad5613c2">VMOVSR</a>,  <span class="comment">// move gpr to single, used for f32 literal constructed in a gpr</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac40d2d97a5232355c7e4356a5b1b348f">  119</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac40d2d97a5232355c7e4356a5b1b348f">EH_SJLJ_SETJMP</a>,         <span class="comment">// SjLj exception handling setjmp.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9060e4d9fd2c82efb5271a282b477e6d">  120</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9060e4d9fd2c82efb5271a282b477e6d">EH_SJLJ_LONGJMP</a>,        <span class="comment">// SjLj exception handling longjmp.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a415b28d48c69281b494b5676513b9729">  121</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a415b28d48c69281b494b5676513b9729">EH_SJLJ_SETUP_DISPATCH</a>, <span class="comment">// SjLj exception handling setup_dispatch.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae8db6245139cf9e51bf5d85ddb4aa40f">  123</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae8db6245139cf9e51bf5d85ddb4aa40f">TC_RETURN</a>, <span class="comment">// Tail call return pseudo.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a663f1912d43363b57a06adfaabf0fedb">  125</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a663f1912d43363b57a06adfaabf0fedb">THREAD_POINTER</a>,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a91cab2531250dcbe6ff4002d96ba1f5a">  127</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a91cab2531250dcbe6ff4002d96ba1f5a">DYN_ALLOC</a>, <span class="comment">// Dynamic allocation on the stack.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7a2ddf62b8434c6d91a878826c541dad">  129</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7a2ddf62b8434c6d91a878826c541dad">MEMBARRIER_MCR</a>, <span class="comment">// Memory barrier (MCR)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a07da1ed30667d9280b73a46ef24e5fac">  131</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a07da1ed30667d9280b73a46ef24e5fac">PRELOAD</a>, <span class="comment">// Preload</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6143acc30126957cfa4330ffa4383ba5">  133</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6143acc30126957cfa4330ffa4383ba5">WIN__CHKSTK</a>, <span class="comment">// Windows&#39; __chkstk call to do stack probing.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a62d363916df0556c38dd1014c45b7a46">  134</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a62d363916df0556c38dd1014c45b7a46">WIN__DBZCHK</a>, <span class="comment">// Windows&#39; divide by zero check</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36">  136</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36">WLS</a>, <span class="comment">// Low-overhead loops, While Loop Start branch. See t2WhileLoopStart</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac09bfe85bbfd03505987fdae620a20bb">  137</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac09bfe85bbfd03505987fdae620a20bb">WLSSETUP</a>, <span class="comment">// Setup for the iteration count of a WLS. See t2WhileLoopSetup.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226">  138</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226">LOOP_DEC</a>, <span class="comment">// Really a part of LE, performs the sub</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130">  139</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130">LE</a>,       <span class="comment">// Low-overhead loops, Loop End</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1e452bb26851eafc6364ba340c36ecf0">  141</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1e452bb26851eafc6364ba340c36ecf0">PREDICATE_CAST</a>,  <span class="comment">// Predicate cast for MVE i1 types</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a40f2efa7d8c9b15db57cc3500bba1f09">  142</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a40f2efa7d8c9b15db57cc3500bba1f09">VECTOR_REG_CAST</a>, <span class="comment">// Reinterpret the current contents of a vector register</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9326d7ebc2b118b134db7934f6fa4713">  144</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9326d7ebc2b118b134db7934f6fa4713">MVESEXT</a>,  <span class="comment">// Legalization aids for extending a vector into two/four vectors.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad0fc91cb6c69b2e9e9ef67d896bd76a5">  145</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad0fc91cb6c69b2e9e9ef67d896bd76a5">MVEZEXT</a>,  <span class="comment">//  or truncating two/four vectors into one. Eventually becomes</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38afcd7b69a3ab8e9b9c40b7a973d961b05">  146</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38afcd7b69a3ab8e9b9c40b7a973d961b05">MVETRUNC</a>, <span class="comment">//  stack store/load sequence, if not optimized to anything else.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7c288956c8c8e43434e6ae8633daab64">  148</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7c288956c8c8e43434e6ae8633daab64">VCMP</a>,  <span class="comment">// Vector compare.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4ca5c4fa27f6ef68b659e9deaf7545c2">  149</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4ca5c4fa27f6ef68b659e9deaf7545c2">VCMPZ</a>, <span class="comment">// Vector compare to zero.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5878903e0ec87cb695f22d4851889df4">  150</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5878903e0ec87cb695f22d4851889df4">VTST</a>,  <span class="comment">// Vector test bits.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="comment">// Vector shift by vector</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1a032e767ce6dc5a014b6cb6a980e15f">  153</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1a032e767ce6dc5a014b6cb6a980e15f">VSHLs</a>, <span class="comment">// ...left/right by signed</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a051f7f7ea4fa4d22680fe300119e3b46">  154</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a051f7f7ea4fa4d22680fe300119e3b46">VSHLu</a>, <span class="comment">// ...left/right by unsigned</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// Vector shift by immediate:</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee85fe37c0da86af1536a98c888f9150">  157</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee85fe37c0da86af1536a98c888f9150">VSHLIMM</a>,  <span class="comment">// ...left</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1eb3012ff65d306c3bfcda64ca53a17c">  158</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1eb3012ff65d306c3bfcda64ca53a17c">VSHRsIMM</a>, <span class="comment">// ...right (signed)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac2cc71438511eab862a4040d7dbdedc9">  159</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac2cc71438511eab862a4040d7dbdedc9">VSHRuIMM</a>, <span class="comment">// ...right (unsigned)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// Vector rounding shift by immediate:</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae43d68e08454b25bde1237df049d4bfc">  162</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae43d68e08454b25bde1237df049d4bfc">VRSHRsIMM</a>, <span class="comment">// ...right (signed)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb906d5db57d71d1b2adf555f95ced45">  163</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb906d5db57d71d1b2adf555f95ced45">VRSHRuIMM</a>, <span class="comment">// ...right (unsigned)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a88fe6ff9aa04ed53f2d31971d85523c7">  164</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a88fe6ff9aa04ed53f2d31971d85523c7">VRSHRNIMM</a>, <span class="comment">// ...right narrow</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// Vector saturating shift by immediate:</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0cd0628ba1ee0cbe2f3b27056d84e31d">  167</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0cd0628ba1ee0cbe2f3b27056d84e31d">VQSHLsIMM</a>,   <span class="comment">// ...left (signed)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a49f0f08f662ff51ecc3221cee92c5ede">  168</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a49f0f08f662ff51ecc3221cee92c5ede">VQSHLuIMM</a>,   <span class="comment">// ...left (unsigned)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adf824fd0265a67f9e20a992536543787">  169</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adf824fd0265a67f9e20a992536543787">VQSHLsuIMM</a>,  <span class="comment">// ...left (signed to unsigned)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cecd45f88e494fe8828dd3b7e566547">  170</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cecd45f88e494fe8828dd3b7e566547">VQSHRNsIMM</a>,  <span class="comment">// ...right narrow (signed)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1241f4af5ed5a4f37eed9e1490a3754e">  171</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1241f4af5ed5a4f37eed9e1490a3754e">VQSHRNuIMM</a>,  <span class="comment">// ...right narrow (unsigned)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1f8d979594f9d98e26744923151e7248">  172</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1f8d979594f9d98e26744923151e7248">VQSHRNsuIMM</a>, <span class="comment">// ...right narrow (signed to unsigned)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="comment">// Vector saturating rounding shift by immediate:</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3bed0337c3e72d48b7acb7d944bc92a4">  175</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3bed0337c3e72d48b7acb7d944bc92a4">VQRSHRNsIMM</a>,  <span class="comment">// ...right narrow (signed)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28fd5ec0d2731c2711f5019e65ea17fa">  176</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28fd5ec0d2731c2711f5019e65ea17fa">VQRSHRNuIMM</a>,  <span class="comment">// ...right narrow (unsigned)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8bbaf9840d99cfe346344a0fccf67870">  177</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8bbaf9840d99cfe346344a0fccf67870">VQRSHRNsuIMM</a>, <span class="comment">// ...right narrow (signed to unsigned)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// Vector shift and insert:</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1d077dec7708f42d7317b676157efc93">  180</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1d077dec7708f42d7317b676157efc93">VSLIIMM</a>, <span class="comment">// ...left</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa51bd387b70ce9454c4a1360f3479e1c">  181</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa51bd387b70ce9454c4a1360f3479e1c">VSRIIMM</a>, <span class="comment">// ...right</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// Vector get lane (VMOV scalar to ARM core register)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">// (These are used for 8- and 16-bit element types only.)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad78d1cfc271b51dc1c87c91401b87c57">  185</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad78d1cfc271b51dc1c87c91401b87c57">VGETLANEu</a>, <span class="comment">// zero-extend vector extract element</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a29bc6cd8219e70572b8b113c230fea6e">  186</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a29bc6cd8219e70572b8b113c230fea6e">VGETLANEs</a>, <span class="comment">// sign-extend vector extract element</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// Vector move immediate and move negated immediate:</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5efe47c12d5ebca8c56bd48eb9d612fc">  189</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5efe47c12d5ebca8c56bd48eb9d612fc">VMOVIMM</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae3708ea7a9abaabaa0a7ae12fa5b5c4e">  190</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae3708ea7a9abaabaa0a7ae12fa5b5c4e">VMVNIMM</a>,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">// Vector move f32 immediate:</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a242d9487902c3ae2a3d9c3d1355f8246">  193</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a242d9487902c3ae2a3d9c3d1355f8246">VMOVFPIMM</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="comment">// Move H &lt;-&gt; R, clearing top 16 bits</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3b1cd1c01c04128536b9cbe473629904">  196</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3b1cd1c01c04128536b9cbe473629904">VMOVrh</a>,</div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acb6fa97139e090fff02bc421e02451ed">  197</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acb6fa97139e090fff02bc421e02451ed">VMOVhr</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">// Vector duplicate:</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a50bbb022c555743f1805d3df3ee98adb">  200</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a50bbb022c555743f1805d3df3ee98adb">VDUP</a>,</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a64c0bb0345ba1b69528dd52da797f6a7">  201</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a64c0bb0345ba1b69528dd52da797f6a7">VDUPLANE</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="comment">// Vector shuffles:</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad428215f2bb2c30a97d6de6d14d6ccdf">  204</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad428215f2bb2c30a97d6de6d14d6ccdf">VEXT</a>,   <span class="comment">// extract</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed9adca906655e17ad5db993e80cc90f">  205</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed9adca906655e17ad5db993e80cc90f">VREV64</a>, <span class="comment">// reverse elements within 64-bit doublewords</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a96babbe11f5e86cf3b02a0064c03c84e">  206</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a96babbe11f5e86cf3b02a0064c03c84e">VREV32</a>, <span class="comment">// reverse elements within 32-bit words</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a612cd894d3df73b6e47707d1fc1da974">  207</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a612cd894d3df73b6e47707d1fc1da974">VREV16</a>, <span class="comment">// reverse elements within 16-bit halfwords</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d">  208</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d">VZIP</a>,   <span class="comment">// zip (interleave)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a">  209</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a">VUZP</a>,   <span class="comment">// unzip (deinterleave)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497">  210</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497">VTRN</a>,   <span class="comment">// transpose</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a23b7689832a24fd3eea55be8583bee87">  211</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a23b7689832a24fd3eea55be8583bee87">VTBL1</a>,  <span class="comment">// 1-register shuffle with mask</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abf641d085a1191fdfe9f91624d8078a6">  212</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abf641d085a1191fdfe9f91624d8078a6">VTBL2</a>,  <span class="comment">// 2-register shuffle with mask</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac2f455684efb89d120029b7a65acd013">  213</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac2f455684efb89d120029b7a65acd013">VMOVN</a>,  <span class="comment">// MVE vmovn</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="comment">// MVE Saturating truncates</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a883cd6fb091beb1d5da94e6bf2eb086a">  216</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a883cd6fb091beb1d5da94e6bf2eb086a">VQMOVNs</a>, <span class="comment">// Vector (V) Saturating (Q) Move and Narrow (N), signed (s)</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af1218b9767cbe26dbbbd375286b55c0a">  217</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af1218b9767cbe26dbbbd375286b55c0a">VQMOVNu</a>, <span class="comment">// Vector (V) Saturating (Q) Move and Narrow (N), unsigned (u)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// MVE float &lt;&gt; half converts</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9a82260a4232967f7e3cf177fa2e8ced">  220</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9a82260a4232967f7e3cf177fa2e8ced">VCVTN</a>, <span class="comment">// MVE vcvt f32 -&gt; f16, truncating into either the bottom or top</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;           <span class="comment">// lanes</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a99edb50eab987b63533cb44fe744a28e">  222</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a99edb50eab987b63533cb44fe744a28e">VCVTL</a>, <span class="comment">// MVE vcvt f16 -&gt; f32, extending from either the bottom or top lanes</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="comment">// MVE VIDUP instruction, taking a start value and increment.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6fb8d68b511745372ea9df95347a6ea4">  225</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6fb8d68b511745372ea9df95347a6ea4">VIDUP</a>,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">// Vector multiply long:</span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af545e63f1ef20c06d5a6dbe6c1ec2097">  228</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af545e63f1ef20c06d5a6dbe6c1ec2097">VMULLs</a>, <span class="comment">// ...signed</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af8c95bf2b6ad98c19fbaeaef1e82dd28">  229</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af8c95bf2b6ad98c19fbaeaef1e82dd28">VMULLu</a>, <span class="comment">// ...unsigned</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0ea65604b43fdf53982b2e0c2622abcc">  231</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0ea65604b43fdf53982b2e0c2622abcc">VQDMULH</a>, <span class="comment">// MVE vqdmulh instruction</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="comment">// MVE reductions</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2c3d99682d5c725adcbe430bc69b9c99">  234</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2c3d99682d5c725adcbe430bc69b9c99">VADDVs</a>,  <span class="comment">// sign- or zero-extend the elements of a vector to i32,</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ada29df039613d536f11af709cf7691ee">  235</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ada29df039613d536f11af709cf7691ee">VADDVu</a>,  <span class="comment">//   add them all together, and return an i32 of their sum</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4c7e4505cb2d2b464754f62cd8656c5c">  236</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4c7e4505cb2d2b464754f62cd8656c5c">VADDVps</a>, <span class="comment">// Same as VADDV[su] but with a v4i1 predicate mask</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a242d064c1ca083654f87ca5f7278fff9">  237</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a242d064c1ca083654f87ca5f7278fff9">VADDVpu</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f60e06779eb757bcaadbbc7f1b38de2">  238</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f60e06779eb757bcaadbbc7f1b38de2">VADDLVs</a>,  <span class="comment">// sign- or zero-extend elements to i64 and sum, returning</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28b0ceeefba427b139e09b5850ab9389">  239</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28b0ceeefba427b139e09b5850ab9389">VADDLVu</a>,  <span class="comment">//   the low and high 32-bit halves of the sum</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a359ec09c5b0bea8d8e73795738c74b8f">  240</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a359ec09c5b0bea8d8e73795738c74b8f">VADDLVAs</a>, <span class="comment">// Same as VADDLV[su] but also add an input accumulator</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac255df83083c0579aa5acc39a0a53b92">  241</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac255df83083c0579aa5acc39a0a53b92">VADDLVAu</a>, <span class="comment">//   provided as low and high halves</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38add9d7dd92c2e0454947271184f9cea92">  242</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38add9d7dd92c2e0454947271184f9cea92">VADDLVps</a>, <span class="comment">// Same as VADDLV[su] but with a v4i1 predicate mask</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adeeb8ac961b16f30b10b1dc668788211">  243</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adeeb8ac961b16f30b10b1dc668788211">VADDLVpu</a>,</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a245dab1b37a3890669c0d774172abfe7">  244</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a245dab1b37a3890669c0d774172abfe7">VADDLVAps</a>, <span class="comment">// Same as VADDLVp[su] but with a v4i1 predicate mask</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a148d0603e46bd5ffddda6bbc2c835158">  245</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a148d0603e46bd5ffddda6bbc2c835158">VADDLVApu</a>,</div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a67e82cfd8b584d35f5de2e40870dbde5">  246</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a67e82cfd8b584d35f5de2e40870dbde5">VMLAVs</a>, <span class="comment">// sign- or zero-extend the elements of two vectors to i32, multiply</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5ba46f411106d2444bd93b563cf6da00">  247</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5ba46f411106d2444bd93b563cf6da00">VMLAVu</a>, <span class="comment">//   them and add the results together, returning an i32 of their sum</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae82b066f510c369e1b2547cb8a79e1da">  248</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae82b066f510c369e1b2547cb8a79e1da">VMLAVps</a>, <span class="comment">// Same as VMLAV[su] with a v4i1 predicate mask</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0fe5e78ddb0f285dc76fcb5205114739">  249</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0fe5e78ddb0f285dc76fcb5205114739">VMLAVpu</a>,</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a214985f7b88b1d15a7103b432dba2dbb">  250</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a214985f7b88b1d15a7103b432dba2dbb">VMLALVs</a>,  <span class="comment">// Same as VMLAV but with i64, returning the low and</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab4543c9ea891307c00d497963828365c">  251</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab4543c9ea891307c00d497963828365c">VMLALVu</a>,  <span class="comment">//   high 32-bit halves of the sum</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a57f53fc571f810653378d8d37eac942f">  252</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a57f53fc571f810653378d8d37eac942f">VMLALVps</a>, <span class="comment">// Same as VMLALV[su] with a v4i1 predicate mask</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed2014a73c494554ab58c7e78e321c0c">  253</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed2014a73c494554ab58c7e78e321c0c">VMLALVpu</a>,</div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa21f7a01a26f04604b61652864d577c1">  254</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa21f7a01a26f04604b61652864d577c1">VMLALVAs</a>,  <span class="comment">// Same as VMLALV but also add an input accumulator</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3fe835d935b0d36f42b92c9da35f3d03">  255</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3fe835d935b0d36f42b92c9da35f3d03">VMLALVAu</a>,  <span class="comment">//   provided as low and high halves</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9ae951d2026826f66fdf04140182f172">  256</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9ae951d2026826f66fdf04140182f172">VMLALVAps</a>, <span class="comment">// Same as VMLALVA[su] with a v4i1 predicate mask</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0577099955f7fe7aa79056f0806e05b6">  257</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0577099955f7fe7aa79056f0806e05b6">VMLALVApu</a>,</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7c4161403878bfbc24c4d805a52f86a6">  258</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7c4161403878bfbc24c4d805a52f86a6">VMINVu</a>, <span class="comment">// Find minimum unsigned value of a vector and register</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f9beb5d6e4fe4922bf922562b678d54">  259</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f9beb5d6e4fe4922bf922562b678d54">VMINVs</a>, <span class="comment">// Find minimum signed value of a vector and register</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78c333b77e384722c73b2f1ecf172160">  260</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78c333b77e384722c73b2f1ecf172160">VMAXVu</a>, <span class="comment">// Find maximum unsigned value of a vector and register</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a609627e5fb4559af076d1b1dbb0ff536">  261</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a609627e5fb4559af076d1b1dbb0ff536">VMAXVs</a>, <span class="comment">// Find maximum signed value of a vector and register</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed7b9527784ba4e06dcf95704002dc24">  263</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed7b9527784ba4e06dcf95704002dc24">SMULWB</a>,  <span class="comment">// Signed multiply word by half word, bottom</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8193c5897199f248b53c6fff20ce18f2">  264</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8193c5897199f248b53c6fff20ce18f2">SMULWT</a>,  <span class="comment">// Signed multiply word by half word, top</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6">  265</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6">UMLAL</a>,   <span class="comment">// 64bit Unsigned Accumulate Multiply</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95">  266</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95">SMLAL</a>,   <span class="comment">// 64bit Signed Accumulate Multiply</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5">  267</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5">UMAAL</a>,   <span class="comment">// 64-bit Unsigned Accumulate Accumulate Multiply</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5faaa77b1082966846b8847f5d53479d">  268</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5faaa77b1082966846b8847f5d53479d">SMLALBB</a>, <span class="comment">// 64-bit signed accumulate multiply bottom, bottom 16</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9982953b4608d6356bd7fe3c4c4fe9c0">  269</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9982953b4608d6356bd7fe3c4c4fe9c0">SMLALBT</a>, <span class="comment">// 64-bit signed accumulate multiply bottom, top 16</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7304a9dad68e35cedd3286fc2d51bee5">  270</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7304a9dad68e35cedd3286fc2d51bee5">SMLALTB</a>, <span class="comment">// 64-bit signed accumulate multiply top, bottom 16</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a33ecfe3938a12d2b6b83a69094a33d29">  271</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a33ecfe3938a12d2b6b83a69094a33d29">SMLALTT</a>, <span class="comment">// 64-bit signed accumulate multiply top, top 16</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a644e5045736cf38a240f0dfca62326a8">  272</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a644e5045736cf38a240f0dfca62326a8">SMLALD</a>,  <span class="comment">// Signed multiply accumulate long dual</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5641512dd01cc6fe498224ca1eba86fb">  273</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5641512dd01cc6fe498224ca1eba86fb">SMLALDX</a>, <span class="comment">// Signed multiply accumulate long dual exchange</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a480659fe96e678969ce3c1a631e48bb0">  274</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a480659fe96e678969ce3c1a631e48bb0">SMLSLD</a>,  <span class="comment">// Signed multiply subtract long dual</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adb2fe2066e41ba120b8fb629da865cfd">  275</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adb2fe2066e41ba120b8fb629da865cfd">SMLSLDX</a>, <span class="comment">// Signed multiply subtract long dual exchange</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a729d32c1741fc630eb5a56a1b49a82ab">  276</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a729d32c1741fc630eb5a56a1b49a82ab">SMMLAR</a>,  <span class="comment">// Signed multiply long, round and add</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3987385722cf9bbe7ea0d090bc06b722">  277</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3987385722cf9bbe7ea0d090bc06b722">SMMLSR</a>,  <span class="comment">// Signed multiply long, subtract and round</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// Single Lane QADD8 and QADD16. Only the bottom lane. That&#39;s what the b</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">// stands for.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af914da04c6db0f9697158bf86d51bd02">  281</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af914da04c6db0f9697158bf86d51bd02">QADD8b</a>,</div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a41ec5a4a3fcc7e41263a4bc0b6a69c65">  282</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a41ec5a4a3fcc7e41263a4bc0b6a69c65">QSUB8b</a>,</div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83728aad1cd6a81514525c49fc23ce17">  283</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83728aad1cd6a81514525c49fc23ce17">QADD16b</a>,</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aad9651faf4a6694a93228858973219b5">  284</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aad9651faf4a6694a93228858973219b5">QSUB16b</a>,</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2ffd7790f42a2c3092b83e37c7fe3da9">  285</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2ffd7790f42a2c3092b83e37c7fe3da9">UQADD8b</a>,</div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae378627a128dd34c938348e5552bd468">  286</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae378627a128dd34c938348e5552bd468">UQSUB8b</a>,</div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad0f2aceb3ee7cd23f8b352d8580169a4">  287</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad0f2aceb3ee7cd23f8b352d8580169a4">UQADD16b</a>,</div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeff71ef40fdc565429b4de72440a8500">  288</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeff71ef40fdc565429b4de72440a8500">UQSUB16b</a>,</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="comment">// Operands of the standard BUILD_VECTOR node are not legalized, which</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">// is fine if BUILD_VECTORs are always lowered to shuffles or other</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">// operations, but for ARM some BUILD_VECTORs are legal as-is and their</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">// operands need to be legalized.  Define an ARM-specific version of</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">// BUILD_VECTOR for this purpose.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637">  295</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637">BUILD_VECTOR</a>,</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">// Bit-field insert</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a109dda4df2be3a46022e3600484f4efb">  298</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a109dda4df2be3a46022e3600484f4efb">BFI</a>,</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// Vector OR with immediate</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4fdb743470b16a85839369a93cc26368">  301</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4fdb743470b16a85839369a93cc26368">VORRIMM</a>,</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">// Vector AND with NOT of immediate</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb5a51baba9276b3e2ea25b7ac5b8806">  303</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb5a51baba9276b3e2ea25b7ac5b8806">VBICIMM</a>,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// Pseudo vector bitwise select</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acc417089525086253ff4296bd2f07f0b">  306</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acc417089525086253ff4296bd2f07f0b">VBSP</a>,</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// Pseudo-instruction representing a memory copy using ldm/stm</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">// instructions.</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aec586817cf51a463ca101fab0ce085da">  310</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aec586817cf51a463ca101fab0ce085da">MEMCPY</a>,</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">// Pseudo-instruction representing a memory copy using a tail predicated</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="comment">// loop</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a98b514a4c87eb38220d1b8636145e6b2">  314</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a98b514a4c87eb38220d1b8636145e6b2">MEMCPYLOOP</a>,</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="comment">// Pseudo-instruction representing a memset using a tail predicated</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">// loop</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8de12fac953b4c453629b726bc9e1f5f">  317</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8de12fac953b4c453629b726bc9e1f5f">MEMSETLOOP</a>,</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// V8.1MMainline condition select</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7fa873eda688ec241983ec07abb187bb">  320</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7fa873eda688ec241983ec07abb187bb">CSINV</a>, <span class="comment">// Conditional select invert.</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2f975a28397d8aaddaf658d8f09f0086">  321</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2f975a28397d8aaddaf658d8f09f0086">CSNEG</a>, <span class="comment">// Conditional select negate.</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abc844212c86a5d4665e522f7a7de6610">  322</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abc844212c86a5d4665e522f7a7de6610">CSINC</a>, <span class="comment">// Conditional select increment.</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// Vector load N-element structure to all lanes:</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4">  325</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4">VLD1DUP</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d">  326</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d">VLD2DUP</a>,</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e">  327</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e">VLD3DUP</a>,</div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1">  328</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1">VLD4DUP</a>,</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">// NEON loads with post-increment base updates:</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1">  331</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1">VLD1_UPD</a>,</div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b">  332</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b">VLD2_UPD</a>,</div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc">  333</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc">VLD3_UPD</a>,</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877">  334</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877">VLD4_UPD</a>,</div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52">  335</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52">VLD2LN_UPD</a>,</div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67">  336</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67">VLD3LN_UPD</a>,</div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7">  337</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7">VLD4LN_UPD</a>,</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af">  338</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af">VLD1DUP_UPD</a>,</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2">  339</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2">VLD2DUP_UPD</a>,</div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86">  340</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86">VLD3DUP_UPD</a>,</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1">  341</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1">VLD4DUP_UPD</a>,</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a45f54d04d055263cfafa769c509612fd">  342</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a45f54d04d055263cfafa769c509612fd">VLD1x2_UPD</a>,</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0d8581feb563228efaea68ab27e9c4d8">  343</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0d8581feb563228efaea68ab27e9c4d8">VLD1x3_UPD</a>,</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3b00cfff1a8708169d95c639b46e54ac">  344</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3b00cfff1a8708169d95c639b46e54ac">VLD1x4_UPD</a>,</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="comment">// NEON stores with post-increment base updates:</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a">  347</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a">VST1_UPD</a>,</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422">  348</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422">VST2_UPD</a>,</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209">  349</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209">VST3_UPD</a>,</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15">  350</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15">VST4_UPD</a>,</div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d">  351</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d">VST2LN_UPD</a>,</div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841">  352</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841">VST3LN_UPD</a>,</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa">  353</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa">VST4LN_UPD</a>,</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aec8fdde21c8237d416596c48a6c860b1">  354</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aec8fdde21c8237d416596c48a6c860b1">VST1x2_UPD</a>,</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae328404e440614fcb54df7ac51f11044">  355</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae328404e440614fcb54df7ac51f11044">VST1x3_UPD</a>,</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a38899d122ffababe99e5c66ba98a5c4a">  356</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a38899d122ffababe99e5c66ba98a5c4a">VST1x4_UPD</a>,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="comment">// Load/Store of dual registers</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af367450e974cd6c5a4d38caf2ac57f40">  359</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af367450e974cd6c5a4d38caf2ac57f40">LDRD</a>,</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8a90f7542d552553f83027180bce5ca8">  360</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8a90f7542d552553f83027180bce5ca8">STRD</a></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  };</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  } <span class="comment">// end namespace ARMISD</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keyword">namespace </span>ARM {<span class="comment"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">  /// Possible values of current rounding mode, which is specified in bits</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// 23:22 of FPSCR.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3">  368</a></span>&#160;<span class="comment"></span>  <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3">Rounding</a> {</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a22e64a34422d7bd71ae9b19851eabb08">  369</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a22e64a34422d7bd71ae9b19851eabb08">RN</a> = 0,    <span class="comment">// Round to Nearest</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a2dfcc39d5e1fd86878ce67e756bd802b">  370</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a2dfcc39d5e1fd86878ce67e756bd802b">RP</a> = 1,    <span class="comment">// Round towards Plus infinity</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a8bcbda81a2052d841f55ddaa848b1ba8">  371</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a8bcbda81a2052d841f55ddaa848b1ba8">RM</a> = 2,    <span class="comment">// Round towards Minus infinity</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a5773efed7b44125b7228c1f1f8cef425">  372</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a5773efed7b44125b7228c1f1f8cef425">RZ</a> = 3,    <span class="comment">// Round towards Zero</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a6601f08fe10ca07d434d5aa029990c08">  373</a></span>&#160;    <a class="code" href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a6601f08fe10ca07d434d5aa029990c08">rmMask</a> = 3 <span class="comment">// Bit mask selecting rounding mode</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  };</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">// Bit position of rounding mode bits in FPSCR.</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARM.html#aa15a7b8c66d1de152333d8a6424c82bb">  377</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARM.html#aa15a7b8c66d1de152333d8a6424c82bb">RoundingBitsPos</a> = 22;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  } <span class="comment">// namespace ARM</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  /// Define some predicates that are used for node matching.</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>  <span class="keyword">namespace </span>ARM {</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1ARM.html#a067ab6b664469ca9dd5082abb10cd2e9">isBitFieldInvertedMask</a>(<span class="keywordtype">unsigned</span> v);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  } <span class="comment">// end namespace ARM</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">//  ARMTargetLowering - ARM Implementation of the TargetLowering interface</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html">  390</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1ARMTargetLowering.html">ARMTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#aa782c58995f9a6e00cf5a8500a9a8508">ARMTargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#abd1b16a5f1b13b4d1d5fdf835f43791c">getJumpTableEncoding</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ad605f833179d4fecc1f4e0e8ca0fe2f1">useSoftFloat</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a69482bf1572254076b1544aecb6fd46e">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">    /// ReplaceNodeResults - Replace the results of node with an illegal result</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">    /// type with new values built out of custom code.</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a28af47b21a8953afd3568b40acf3424d">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#ab05dc466c15a454c07f2993dab74472f">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#a839aa57e2284019e487e2dc66877e925">  407</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a839aa57e2284019e487e2dc66877e925">isSelectSupported</a>(<a class="code" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a> Kind)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      <span class="comment">// ARM does not support scalar condition selects on vectors.</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="keywordflow">return</span> (Kind != <a class="code" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5">ScalarCondVectorVal</a>);</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    }</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160; </div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a02f2e4fa534673c5a1afbba067f81319">isReadOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">    /// getSetCCResultType - Return the value type to use for ISD::SETCC.</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a667a905e2496f6b0b9c7915a97f58da1">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                           <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a6820d09b4db5654cd1377d3ab63b3e01">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a6cdddfff71264f7e1e744fdea34085d3">AdjustInstrPostInstrSelection</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                       <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classNode.html">Node</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a4ba6b9afcc5b700d4c09664b5fa009d9">PerformCMOVCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ab051a4c12430b297d1465afcb7cf8485">PerformBRCONDCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ada7b7dfe4d829cdafff6278e361547df">PerformCMOVToBFICombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a42aa092f2811f72cad69b42cc2e4bb64">PerformIntrinsicCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a589928ae94c1e14b50e374c6a1146c60">PerformMVEExtCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a35a55a457bfc044d33bdeb4811532531">PerformMVETruncCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a8e96878324f2ca0f847e369f839cfd23">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a655de0b9ba51c463a01a23651abb0cf7">SimplifyDemandedBitsForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;OriginalDemandedBits,</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;OriginalDemandedElts,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                                           <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                                           TargetLoweringOpt &amp;TLO,</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                                           <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160; </div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ac2cd92359d9b981db40c3cc07f20249d">isDesirableToTransformToIntegerOp</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">    /// allowsMisalignedMemoryAccesses - Returns true if the target allows</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">    /// unaligned memory accesses of the specified type. Returns whether it</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">    /// is &quot;fast&quot; by reference in the second argument.</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ac897a80df1070effb9d5a5b6a023c5d0">allowsMisalignedMemoryAccesses</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                        <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                        <span class="keywordtype">unsigned</span> *Fast) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#abd29a7e70a14fb7b45ff277e5c935424">getOptimalMemOpType</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160; </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a766bc050b0a294104d02f41e0047e0ba">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *SrcTy, <a class="code" href="classllvm_1_1Type.html">Type</a> *DstTy) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a766bc050b0a294104d02f41e0047e0ba">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> DstVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a8d59d0a2b9e117e74cd61f315aabf247">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a26d02106fd96aaa4aa58e9231fb45eda">shouldSinkOperands</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a>* <a class="code" href="classllvm_1_1ARMTargetLowering.html#ab32574e30e8d85eaa2f692d8fc3c6766">shouldConvertSplatType</a>(<a class="code" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a>* SVI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a350cbdd9ddbb2a048799fca9d93f3993">isFNegFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#acb7284db7f63030c26cd605c4afd7fa6">isVectorLoadExtDesirable</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExtVal) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#adaf74e11d3b6f4feaee9dd7711e92202">allowTruncateForTailCall</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">    /// isLegalAddressingMode - Return true if the addressing mode represented</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a14ba388c0893657958340f94a164faa9">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM,</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                               <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                               <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160; </div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a1b478e338eb3e2c6ab20ac7462896c58">isLegalT2ScaledAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">    /// Returns true if the addressing mode representing by AM is legal</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">    /// for the Thumb1 target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a221b01b74bd3f7ddd1779947901f5eec">isLegalT1ScaledAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">    /// isLegalICmpImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">    /// icmp immediate, that is the target has icmp instructions which can</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">    /// compare a register against the immediate without having to materialize</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#abb7f063013825d86c8d8d483e83d1123">isLegalICmpImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">    /// isLegalAddImmediate - Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">    /// add immediate, that is the target has add instructions which can</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">    /// add a register and the immediate without having to materialize</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a2dd0b703d836eccdef210b88ea83908b">isLegalAddImmediate</a>(int64_t <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">    /// getPreIndexedAddressParts - returns true by value, base pointer and</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">    /// offset pointer and addressing mode by reference if the node&#39;s address</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">    /// can be legally represented as pre-indexed load / store address.</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a22338caf16030dc171ee6dfb5580d308">getPreIndexedAddressParts</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                                   <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">    /// getPostIndexedAddressParts - returns true by value, base pointer and</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">    /// offset pointer and addressing mode by reference if this node can be</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">    /// combined with a load / store to form a post-indexed load / store.</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#af4269b2cd295687cb69f61729f91de3b">getPostIndexedAddressParts</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160; </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a3e4b8ac086cdc9c81f7c2eabd77394fc">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                       <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a98a503af3a695653b6093323a1c4b9cf">targetShrinkDemandedConstant</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                      TargetLoweringOpt &amp;TLO) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a4b23196df4c243ce29f29f54a26cae7e">ExpandInlineAsm</a>(<a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a367c0fd240000e247269dee3f2db8d7f">getConstraintType</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">    /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a0f12063b62264c753e65abb8e9ff29d8">getSingleConstraintMatchWeight</a>(</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#ae36dfcf0bacb4009b75fb2323aba6869">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#abc928b96601086c4735b9ea8331f0b9f">LowerXConstraint</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">    /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">    /// vector.  If it is invalid, don&#39;t add anything to Ops. If hasMemory is</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">    /// true it means one of the asm constraint of the inline asm instruction</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">    /// being processed is &#39;m&#39;.</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a0deb4d55101fd4e34a4f7535256a9f15">LowerAsmOperandForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, std::string &amp;Constraint,</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                      std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordtype">unsigned</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#a4a7509dd97b248e1d0b8e531d2e351e6">  538</a></span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a4a7509dd97b248e1d0b8e531d2e351e6">getInlineAsmMemConstraint</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Q&quot;</span>)</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70">InlineAsm::Constraint_Q</a>;</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ConstraintCode.<a class="code" href="classllvm_1_1StringRef.html#a5db9240c74644c67759dd0f901fc3c7d">size</a>() == 2) {</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        <span class="keywordflow">if</span> (ConstraintCode[0] == <span class="charliteral">&#39;U&#39;</span>) {</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;          <span class="keywordflow">switch</span>(ConstraintCode[1]) {</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;          <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;          <span class="keywordflow">case</span> <span class="charliteral">&#39;m&#39;</span>:</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa5786e82290a6d029aa6cb4d1e9d55b8e">InlineAsm::Constraint_Um</a>;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;          <span class="keywordflow">case</span> <span class="charliteral">&#39;n&#39;</span>:</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa9083ec27873d1ab4c20f259a7af4787f">InlineAsm::Constraint_Un</a>;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;          <span class="keywordflow">case</span> <span class="charliteral">&#39;q&#39;</span>:</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baadadd8aff82bae216d9a12f5a9e565730">InlineAsm::Constraint_Uq</a>;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;          <span class="keywordflow">case</span> <span class="charliteral">&#39;s&#39;</span>:</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa8066b7a47eaa244762e901880980b5db">InlineAsm::Constraint_Us</a>;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;          <span class="keywordflow">case</span> <span class="charliteral">&#39;t&#39;</span>:</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa560378630d630d0a3a1fc0589d3eb971">InlineAsm::Constraint_Ut</a>;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;          <span class="keywordflow">case</span> <span class="charliteral">&#39;v&#39;</span>:</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa7e452e807b0e3c99c8ae8d43b097fabc">InlineAsm::Constraint_Uv</a>;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;          <span class="keywordflow">case</span> <span class="charliteral">&#39;y&#39;</span>:</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa30160cc673227750427fdaf1e3b86ac2">InlineAsm::Constraint_Uy</a>;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;          }</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        }</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      }</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    }</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#aa51b890dad3cfb69634a059af97af4f8">  566</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>* <a class="code" href="classllvm_1_1ARMTargetLowering.html#aa51b890dad3cfb69634a059af97af4f8">getSubtarget</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;      <span class="keywordflow">return</span> Subtarget;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    }</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">    /// getRegClassFor - Return the register class that should be used for the</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">    /// specified value type.</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a83b63333509486d44ab3c289b6119c10">getRegClassFor</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <span class="keywordtype">bool</span> isDivergent = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a26651869531ef2356ef2788595ad7c9c">shouldAlignPointerArgs</a>(<a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI, <span class="keywordtype">unsigned</span> &amp;MinSize,</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                                <a class="code" href="structllvm_1_1Align.html">Align</a> &amp;PrefAlign) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">    /// createFastISel - This method returns a target specific FastISel object,</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">    /// or null if the target does not support &quot;fast&quot; ISel.</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#a6b62f6b6087313bdaea9534ec0b6f06d">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">getSchedulingPreference</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; </div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#ad4c3b6ad836d26fb542b86fafb89653b">  585</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ad4c3b6ad836d26fb542b86fafb89653b">preferZeroCompareBranch</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#af1478848ccc7623d55d4666d293bb6d5">isMaskAndCmp0FoldingBeneficial</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; </div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a779e5a75f5bf9f3672698656b56663fc">isShuffleMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ae88b69738e32f7322b54fd8b57a191a8">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">    /// isFPImmLegal - Returns true if the target can instruction select the</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">    /// specified FP immediate natively. If false, the legalizer will</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">    /// materialize the FP immediate as a load from a constant pool.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a361a22a9d4bb3a3812c85f56f6b04e08">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                      <span class="keywordtype">bool</span> ForCodeSize = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a75880fa01f2a6719716b1e3ac002f40e">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                            <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                            <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">    /// Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">    /// to just the constant itself.</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a7a185e1e62cf599211822cc65db54242">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                           <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">    /// Return true if EXTRACT_SUBVECTOR is cheap for this result type</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">    /// with this index.</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a73ff0ebe4440fb057e9206dd88bb8c7c">isExtractSubvectorCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                 <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160; </div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#a7b22b5c20474c62fa91bd60e856cec33">  614</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a7b22b5c20474c62fa91bd60e856cec33">shouldFormOverflowOp</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                              <span class="keywordtype">bool</span> MathUsed)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      <span class="comment">// Using overflow ops for overflow checks only should beneficial on ARM.</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1b6f74fbe8b15567434fa5d20a540c5c">TargetLowering::shouldFormOverflowOp</a>(Opcode, VT, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    }</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; </div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#a8df46690eb2ee31ed20a0afe37fc4e48">  620</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a8df46690eb2ee31ed20a0afe37fc4e48">shouldReassociateReduction</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      <span class="keywordflow">return</span> Opc != <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9">ISD::VECREDUCE_ADD</a>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    }</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">    /// Returns true if an argument of type Ty needs to be passed in a</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">    /// contiguous block of registers in calling convention CallConv.</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ae4d962e48053d593dd7f02bb06f5710b">functionArgumentNeedsConsecutiveRegisters</a>(</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">    /// exception address on entry to an EH pad.</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a0ea645bf4979099839a35654aac5d755">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">    /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">    /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#ab0632dd0936481e952514e2f8e18db07">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#abb0c61c0a16596abc08a5c2dc7fcddd8">makeDMB</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85">ARM_MB::MemBOpt</a> <a class="code" href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#ab439771b84f342c37a8823fb2f797642">emitLoadLinked</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *ValueTy, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                          <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#a68bc08431f00987920ce19e9a458e86d">emitStoreConditional</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Value.html">Value</a> *Val, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                                <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordtype">void</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a2b39ae6869400e3aad61ff8c837d0006">emitAtomicCmpXchgNoStoreLLBalance</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#afa79830ec972611f4c1d1f8e23266aa4">emitLeadingFence</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                                  <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#a2ee99baef4e41314544119fa4a0e1ce5">emitTrailingFence</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                   <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160; </div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a092ffa6880261ef3e0ca4ade2cb075ce">getMaxSupportedInterleaveFactor</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ad190bc43c7fc8555debc7228fc5364b9">lowerInterleavedLoad</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI,</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;ShuffleVectorInst *&gt;</a> Shuffles,</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices,</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                              <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#aa3168bc53fc117710cec207cc6f60518">lowerInterleavedStore</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>, <a class="code" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI,</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                               <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160; </div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a0a3f5a90fe18617c18aa780cd9445d57">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a0a17ad44231dd559dedb8ff61bcfe29e">shouldExpandAtomicLoadInIR</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a3e78ac617e56bd040677cb06a69244b8">shouldExpandAtomicStoreInIR</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a6ed1fafeaecc08fe13e54b080e259dd2">shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#ac4b5d6d1333be49386e35e56c28647fe">shouldExpandAtomicCmpXchgInIR</a>(<a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160; </div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a8173ebe603010d1784752c85e359cc85">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a3f1fdc55e21406f8dd4612925fbe86a8">insertSSPDeclarations</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#a549b4bb4e86e927f213a2175401b10e5">getSDagStackGuard</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#a3a6814018ec7443c7df966784ad69064">getSSPStackGuardCheck</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160; </div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ad07ba9d946b424c9de4782f4ae7879bb">canCombineStoreAndExtract</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *VectorTy, <a class="code" href="classllvm_1_1Value.html">Value</a> *Idx,</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                   <span class="keywordtype">unsigned</span> &amp;Cost) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160; </div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#ad4d6848e5070beeb8a9d0a8711ecd671">  682</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ad4d6848e5070beeb8a9d0a8711ecd671">canMergeStoresTo</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      <span class="comment">// Do not merge to larger than i32.</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      <span class="keywordflow">return</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 32);</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    }</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160; </div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a8d9c520e13d0f9fd00d79b2cb1c29a78">isCheapToSpeculateCttz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a918e4a00bbb56e9dbd10ae5c0d054848">isCheapToSpeculateCtlz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#a8f2ba5f07dc33b4bc9b5f75cc71c731d">  691</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a8f2ba5f07dc33b4bc9b5f75cc71c731d">convertSetCCLogicToBitwiseLogic</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      <span class="keywordflow">return</span> VT.<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    }</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#a2f59b975114229e04efb87bbc8662224">  695</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a2f59b975114229e04efb87bbc8662224">supportSwiftError</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    }</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMTargetLowering.html#af1e8e3885b9faabcecb0384116e18f9c">  699</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#af1e8e3885b9faabcecb0384116e18f9c">hasStandaloneRem</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      <span class="keywordflow">return</span> HasStandaloneRem;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    }</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#af2c8b0d2dd39354fff7d4bb1ab3fa2f3">preferredShiftLegalizationStrategy</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                       <span class="keywordtype">unsigned</span> ExpansionFactor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#ac7d63117d31743dd436a9011a55275b0">CCAssignFnForCall</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> isVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#a6990f5e5739473df0609344f992051a5">CCAssignFnForReturn</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> isVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">    /// Returns true if \p VecTy is a legal interleaved access type. This</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">    /// function checks the vector element type and the overall width of the</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">    /// vector.</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ac9518b8cf085f38ae07134937ad85d31">isLegalInterleavedAccessType</a>(<span class="keywordtype">unsigned</span> Factor, <a class="code" href="classllvm_1_1FixedVectorType.html">FixedVectorType</a> *VecTy,</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                      <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a2d9d6b4d91e3a1a4ce7ffe8ed701a40e">isMulAddWithConstProfitable</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddNode,</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                     <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ConstNode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160; </div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ad86ed5000dd0596a904dab2bb4f3fac1">alignLoopsWithOptSize</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">    /// Returns the number of interleaved accesses that will be generated when</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">    /// lowering accesses of the given type.</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a0a297f370d16737059a7ff5028b0b39a">getNumInterleavedAccesses</a>(<a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy,</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a35198b01162433a12919d5a5947fbe83">finalizeLowering</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">    /// Return the correct alignment for the current calling convention.</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1Align.html">Align</a> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a0ad154d5668d4704cbe075765d342251">getABIAlignmentForCallingConv</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *ArgTy,</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a0e3aa05aca949e6905dcb30c81c679e3">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                                       <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a49bbf30468c8d202d88466ff4bfd46dd">isDesirableToCommuteXorWithShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a58c6bec36cfce34f95d92841b1d5ef9f">shouldFoldConstantShiftPairToMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                           <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160; </div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a36f078885862bc3b837dcfe057d05649">preferIncOfAddToSubOfNot</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#ae39c938299ddc0dc8534e1a05cb0c2fc">shouldConvertFpToSat</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> FPVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#a5175a0caa4d7785c4da770f497adc3fe">isComplexDeinterleavingSupported</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMTargetLowering.html#aa8f55419227d2b25fcfca130f3f1dc63">isComplexDeinterleavingOperationSupported</a>(</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        <a class="code" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> <a class="code" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1ARMTargetLowering.html#a2e4f0882ec71ad179bc0ceeb7fd839d0">createComplexDeinterleavingIR</a>(</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> OperationType,</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <a class="code" href="namespacellvm.html#a9ffbf98bd55746f804742b79f524ac7f">ComplexDeinterleavingRotation</a> Rotation, <a class="code" href="classllvm_1_1Value.html">Value</a> *InputA, <a class="code" href="classllvm_1_1Value.html">Value</a> *InputB,</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        <a class="code" href="classllvm_1_1Value.html">Value</a> *Accumulator = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160; </div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keyword">protected</span>:</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    std::pair&lt;const TargetRegisterClass *, uint8_t&gt;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <a class="code" href="classllvm_1_1ARMTargetLowering.html#a8b4bcdae4a907d7a62317ed35092d5bb">findRepresentativeClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                            <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">    /// Subtarget - Keep a pointer to the ARMSubtarget around so that we can</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">    /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="structRegInfo.html">RegInfo</a>;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *Itins;</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">    /// ARMPCLabelIndex - Keep track of the number of ARM PC labels created.</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> ARMPCLabelIndex;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="comment">// TODO: remove this, and have shouldInsertFencesForAtomic do the proper</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="comment">// check.</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordtype">bool</span> InsertFencesForAtomic;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160; </div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="keywordtype">bool</span> HasStandaloneRem = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160; </div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordtype">void</span> addTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> PromotedLdStVT);</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordtype">void</span> addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordtype">void</span> addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    std::pair&lt;SDValue, SDValue&gt; getARMXALUOOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ARMcc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="keyword">using</span> RegsToPassVector = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;unsigned, SDValue&gt;</a>, 8&gt;;</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <span class="keywordtype">void</span> PassF64ArgInRegs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, RegsToPassVector &amp;RegsToPass,</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                          <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;NextVA,</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;StackPtr,</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;MemOpChains,</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                          <span class="keywordtype">bool</span> IsTailCall,</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                          <span class="keywordtype">int</span> SPDiff) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> GetF64FormalArgument(<a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;NextVA,</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Root, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160; </div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> getEffectiveCallingConv(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                            <span class="keywordtype">bool</span> isVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CCAssignFnForNode(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> Return,</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                                  <span class="keywordtype">bool</span> isVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    std::pair&lt;SDValue, MachinePointerInfo&gt;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    computeAddrForCallArg(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> StackPtr,</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                          <span class="keywordtype">bool</span> IsTailCall, <span class="keywordtype">int</span> SPDiff) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEH_SJLJ_SETJMP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEH_SJLJ_LONGJMP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEH_SJLJ_SETUP_DISPATCH(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_VOID(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerConstantPool(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddressDarwin(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddressELF(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddressWindows(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA,</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSExecModels(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA,</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                                 <a class="code" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> <a class="code" href="README-SSE_8txt.html#a22e7866be85852a21786d1c32d5999a6">model</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddressDarwin(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddressWindows(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGLOBAL_OFFSET_TABLE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_JT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSignedALUO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerUnsignedALUO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBRCOND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFRAMEADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftRightParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftLeftParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGET_ROUNDING(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSET_ROUNDING(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerConstantFP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDivRem(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDIV_Windows(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="keywordtype">void</span> ExpandDIV_Windows(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>,</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ExpandBITCAST(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> *Subtarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerWindowsDIVLibCall(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>,</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerREM(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDYNAMIC_STACKALLOC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_ROUND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_EXTEND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSPONENTRY(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordtype">void</span> LowerLOAD(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                   <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160; </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> getRegisterByName(<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BuildSDIVPow2(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160; </div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordtype">bool</span> isFMAFasterThanFMulAndFAdd(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                                    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160; </div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MoveToHPR(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1MVT.html">MVT</a> LocVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValVT,</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> MoveFromHPR(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1MVT.html">MVT</a> LocVT,</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                        <a class="code" href="classllvm_1_1MVT.html">MVT</a> ValVT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ReconstructShuffle(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160; </div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCallResult(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;                            <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals, <span class="keywordtype">bool</span> isThisReturn,</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160; </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keywordtype">bool</span> supportSplitCSR(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;      <span class="keywordflow">return</span> MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;          MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(Attribute::NoUnwind);</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    }</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160; </div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordtype">void</span> initializeSplitCSR(MachineBasicBlock *Entry) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keywordtype">void</span> insertCopiesSplitCSR(</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      MachineBasicBlock *Entry,</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      <span class="keyword">const</span> SmallVectorImpl&lt;MachineBasicBlock *&gt; &amp;Exits) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160; </div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordtype">bool</span> splitValueIntoRegisterParts(</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        SelectionDAG &amp; DAG, <span class="keyword">const</span> SDLoc &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, SDValue Val, SDValue *Parts,</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;        <span class="keywordtype">unsigned</span> NumParts, MVT PartVT, std::optional&lt;CallingConv::ID&gt; <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160; </div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    SDValue joinRegisterPartsIntoValue(</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;        SelectionDAG &amp; DAG, <span class="keyword">const</span> SDLoc &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> SDValue *Parts,</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;        <span class="keywordtype">unsigned</span> NumParts, MVT PartVT, EVT ValueVT,</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        std::optional&lt;CallingConv::ID&gt; <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160; </div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    SDValue</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    LowerFormalArguments(SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                         <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                         <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                         SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160; </div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordtype">int</span> StoreByValRegs(CCState &amp;CCInfo, SelectionDAG &amp;DAG, <span class="keyword">const</span> SDLoc &amp;dl,</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                       SDValue &amp;Chain, <span class="keyword">const</span> <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a> *OrigArg,</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                       <span class="keywordtype">unsigned</span> InRegsParamRecordIdx, <span class="keywordtype">int</span> ArgOffset,</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                       <span class="keywordtype">unsigned</span> ArgSize) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordtype">void</span> VarArgStyleRegisters(CCState &amp;CCInfo, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                              <span class="keyword">const</span> SDLoc &amp;dl, SDValue &amp;Chain,</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                              <span class="keywordtype">unsigned</span> ArgOffset, <span class="keywordtype">unsigned</span> TotalArgRegsSaveSize,</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                              <span class="keywordtype">bool</span> ForceMutable = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160; </div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    SDValue LowerCall(TargetLowering::CallLoweringInfo &amp;CLI,</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                      SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">    /// HandleByVal - Target-specific cleanup for ByVal support.</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> HandleByVal(CCState *, <span class="keywordtype">unsigned</span> &amp;, <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">    /// IsEligibleForTailCallOptimization - Check whether the call is eligible</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">    /// for tail call optimization. Targets which want to do tail call</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">    /// optimization should implement this function.</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> IsEligibleForTailCallOptimization(</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        SDValue Callee, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        <span class="keywordtype">bool</span> isCalleeStructRet, <span class="keywordtype">bool</span> isCallerStructRet,</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">bool</span> isIndirect) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160; </div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                        MachineFunction &amp;MF, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                        LLVMContext &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160; </div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    SDValue LowerReturn(SDValue Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                        <span class="keyword">const</span> SDLoc &amp;dl, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160; </div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <span class="keywordtype">bool</span> isUsedByReturnOnly(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160; </div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160; </div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordtype">bool</span> shouldConsiderGEPOffsetSplit()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160; </div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="keywordtype">bool</span> isUnsupportedFloatingType(EVT VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160; </div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    SDValue getCMOV(<span class="keyword">const</span> SDLoc &amp;dl, EVT VT, SDValue <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aeb5a2908109c763377832cbb4726b6d4">FalseVal</a>, SDValue <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a58b95af1ca96e109f85a0646a05fceb7">TrueVal</a>,</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                    SDValue ARMcc, SDValue CCR, SDValue Cmp,</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                    SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    SDValue getARMCmp(SDValue <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, SDValue <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                      SDValue &amp;ARMcc, SelectionDAG &amp;DAG, <span class="keyword">const</span> SDLoc &amp;dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    SDValue getVFPCmp(SDValue <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, SDValue <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                      <span class="keyword">const</span> SDLoc &amp;dl, <span class="keywordtype">bool</span> Signaling = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    SDValue duplicateCmp(SDValue Cmp, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160; </div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    SDValue OptimizeVFPBrcond(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160; </div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordtype">void</span> SetupEntryBlockForSjLj(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                                MachineBasicBlock *DispatchBB, <span class="keywordtype">int</span> FI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160; </div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordtype">void</span> EmitSjLjDispatchBlock(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160; </div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordtype">bool</span> RemapAddSubWithFlags(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MachineBasicBlock *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160; </div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    MachineBasicBlock *EmitStructByval(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                                       MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160; </div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    MachineBasicBlock *EmitLowered__chkstk(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                                           MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    MachineBasicBlock *EmitLowered__dbzchk(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;                                           MachineBasicBlock *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="keywordtype">void</span> addMVEVectorTypes(<span class="keywordtype">bool</span> HasMVEFP);</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordtype">void</span> addAllExtLoads(<span class="keyword">const</span> MVT <a class="code" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <span class="keyword">const</span> MVT To, <a class="code" href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">LegalizeAction</a> Action);</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordtype">void</span> setAllExpand(MVT VT);</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  };</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160; </div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558">  988</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558">VMOVModImmType</a> {</div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558adcaec01805114c0c53fd676597996fcd">  989</a></span>&#160;    <a class="code" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558adcaec01805114c0c53fd676597996fcd">VMOVModImm</a>,</div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558a30259d8d86b8a0305d1c25bff371c2db">  990</a></span>&#160;    <a class="code" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558a30259d8d86b8a0305d1c25bff371c2db">VMVNModImm</a>,</div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558acbf0e3975cea9782b16182528f95c39e">  991</a></span>&#160;    <a class="code" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558acbf0e3975cea9782b16182528f95c39e">MVEVMVNModImm</a>,</div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558a2ea3a9d1e21a476b54a22a3bf4bf722e">  992</a></span>&#160;    <a class="code" href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558a2ea3a9d1e21a476b54a22a3bf4bf722e">OtherModImm</a></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  };</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keyword">namespace </span>ARM {</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160; </div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    FastISel *<a class="code" href="namespacellvm_1_1ARM.html#aa23959d9b3463aec95209a1fe73c1e3f">createFastISel</a>(FunctionLoweringInfo &amp;funcInfo,</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                             <span class="keyword">const</span> TargetLibraryInfo *libInfo);</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160; </div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  } <span class="comment">// end namespace ARM</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160; </div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160; </div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_ARM_ARMISELLOWERING_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a221b01b74bd3f7ddd1779947901f5eec"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a221b01b74bd3f7ddd1779947901f5eec">llvm::ARMTargetLowering::isLegalT1ScaledAddressingMode</a></div><div class="ttdeci">bool isLegalT1ScaledAddressingMode(const AddrMode &amp;AM, EVT VT) const</div><div class="ttdoc">Returns true if the addressing mode representing by AM is legal for the Thumb1 target,...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19439">ARMISelLowering.cpp:19439</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a8d59d0a2b9e117e74cd61f315aabf247"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a8d59d0a2b9e117e74cd61f315aabf247">llvm::ARMTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(SDValue Val, EVT VT2) const override</div><div class="ttdoc">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicit...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19014">ARMISelLowering.cpp:19014</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7f60e06779eb757bcaadbbc7f1b38de2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f60e06779eb757bcaadbbc7f1b38de2">llvm::ARMISD::VADDLVs</a></div><div class="ttdeci">@ VADDLVs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00238">ARMISelLowering.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a55c84e4b70ccda76faa80ac003a66b86">llvm::ARMISD::VLD3DUP_UPD</a></div><div class="ttdeci">@ VLD3DUP_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00340">ARMISelLowering.h:340</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_abc928b96601086c4735b9ea8331f0b9f"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#abc928b96601086c4735b9ea8331f0b9f">llvm::ARMTargetLowering::LowerXConstraint</a></div><div class="ttdeci">const char * LowerXConstraint(EVT ConstraintVT) const override</div><div class="ttdoc">Try to replace an X constraint, which matches anything, with another that has more specific requireme...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20139">ARMISelLowering.cpp:20139</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a26651869531ef2356ef2788595ad7c9c"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a26651869531ef2356ef2788595ad7c9c">llvm::ARMTargetLowering::shouldAlignPointerArgs</a></div><div class="ttdeci">bool shouldAlignPointerArgs(CallInst *CI, unsigned &amp;MinSize, Align &amp;PrefAlign) const override</div><div class="ttdoc">Return true if the pointer arguments to CI should be aligned by aligning the object whose address is ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l01923">ARMISelLowering.cpp:1923</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a83b63333509486d44ab3c289b6119c10"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a83b63333509486d44ab3c289b6119c10">llvm::ARMTargetLowering::getRegClassFor</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassFor(MVT VT, bool isDivergent=false) const override</div><div class="ttdoc">getRegClassFor - Return the register class that should be used for the specified value type.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l01899">ARMISelLowering.cpp:1899</a></div></div>
<div class="ttc" id="aValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ac2f455684efb89d120029b7a65acd013"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac2f455684efb89d120029b7a65acd013">llvm::ARMISD::VMOVN</a></div><div class="ttdeci">@ VMOVN</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00213">ARMISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae14aa6c4f09a840b110709145e862660">llvm::ARMISD::RRX</a></div><div class="ttdeci">@ RRX</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00107">ARMISelLowering.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a667a905e2496f6b0b9c7915a97f58da1"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a667a905e2496f6b0b9c7915a97f58da1">llvm::ARMTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">getSetCCResultType - Return the value type to use for ISD::SETCC.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l01881">ARMISelLowering.cpp:1881</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aad9651faf4a6694a93228858973219b5"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aad9651faf4a6694a93228858973219b5">llvm::ARMISD::QSUB16b</a></div><div class="ttdeci">@ QSUB16b</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00284">ARMISelLowering.h:284</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a214985f7b88b1d15a7103b432dba2dbb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a214985f7b88b1d15a7103b432dba2dbb">llvm::ARMISD::VMLALVs</a></div><div class="ttdeci">@ VMLALVs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00250">ARMISelLowering.h:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa174d9797327e782f169f497338fac95">llvm::ARMISD::SMLAL</a></div><div class="ttdeci">@ SMLAL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00266">ARMISelLowering.h:266</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04884">NVPTXISelLowering.cpp:4884</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a3f1fdc55e21406f8dd4612925fbe86a8"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a3f1fdc55e21406f8dd4612925fbe86a8">llvm::ARMTargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21230">ARMISelLowering.cpp:21230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01383">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8de12fac953b4c453629b726bc9e1f5f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8de12fac953b4c453629b726bc9e1f5f">llvm::ARMISD::MEMSETLOOP</a></div><div class="ttdeci">@ MEMSETLOOP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00317">ARMISelLowering.h:317</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a93de4757f6b73b98f83df6c84ba335fe"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a93de4757f6b73b98f83df6c84ba335fe">llvm::ARMISD::BCC_i64</a></div><div class="ttdeci">@ BCC_i64</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00103">ARMISelLowering.h:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a22338caf16030dc171ee6dfb5580d308"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a22338caf16030dc171ee6dfb5580d308">llvm::ARMTargetLowering::getPreIndexedAddressParts</a></div><div class="ttdeci">bool getPreIndexedAddressParts(SDNode *N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">getPreIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mod...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19715">ARMISelLowering.cpp:19715</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38adf824fd0265a67f9e20a992536543787"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adf824fd0265a67f9e20a992536543787">llvm::ARMISD::VQSHLsuIMM</a></div><div class="ttdeci">@ VQSHLsuIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00169">ARMISelLowering.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3e74c01534bbe58a9716c4ed9afb552b">llvm::ARMISD::VLD2_UPD</a></div><div class="ttdeci">@ VLD2_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00332">ARMISelLowering.h:332</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00149">ValueTypes.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_aa8f55419227d2b25fcfca130f3f1dc63"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#aa8f55419227d2b25fcfca130f3f1dc63">llvm::ARMTargetLowering::isComplexDeinterleavingOperationSupported</a></div><div class="ttdeci">bool isComplexDeinterleavingOperationSupported(ComplexDeinterleavingOperation Operation, Type *Ty) const override</div><div class="ttdoc">Does this target support complex deinterleaving with the given operation and type.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21925">ARMISelLowering.cpp:21925</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a33ecfe3938a12d2b6b83a69094a33d29"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a33ecfe3938a12d2b6b83a69094a33d29">llvm::ARMISD::SMLALTT</a></div><div class="ttdeci">@ SMLALTT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00271">ARMISelLowering.h:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3b1cd1c01c04128536b9cbe473629904"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3b1cd1c01c04128536b9cbe473629904">llvm::ARMISD::VMOVrh</a></div><div class="ttdeci">@ VMOVrh</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00196">ARMISelLowering.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aaed0e0931ede9056a03d792401e655a9"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aaed0e0931ede9056a03d792401e655a9">llvm::ARMISD::CMP</a></div><div class="ttdeci">@ CMP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00087">ARMISelLowering.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a49bbf30468c8d202d88466ff4bfd46dd"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a49bbf30468c8d202d88466ff4bfd46dd">llvm::ARMTargetLowering::isDesirableToCommuteXorWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteXorWithShift(const SDNode *N) const override</div><div class="ttdoc">Return true if it is profitable to combine an XOR of a logical shift to create a logical shift of NOT...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l13687">ARMISelLowering.cpp:13687</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a5faaa77b1082966846b8847f5d53479d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5faaa77b1082966846b8847f5d53479d">llvm::ARMISD::SMLALBB</a></div><div class="ttdeci">@ SMLALBB</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00268">ARMISelLowering.h:268</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9a8e4197fb5bad5d7d4904093b4f2558adcaec01805114c0c53fd676597996fcd"><div class="ttname"><a href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558adcaec01805114c0c53fd676597996fcd">llvm::VMOVModImm</a></div><div class="ttdeci">@ VMOVModImm</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00989">ARMISelLowering.h:989</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab7f9acd96e942ca625335c36de28e60e">llvm::ARMISD::CMPZ</a></div><div class="ttdeci">@ CMPZ</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00089">ARMISelLowering.h:89</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ac255df83083c0579aa5acc39a0a53b92"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac255df83083c0579aa5acc39a0a53b92">llvm::ARMISD::VADDLVAu</a></div><div class="ttdeci">@ VADDLVAu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00241">ARMISelLowering.h:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a36f078885862bc3b837dcfe057d05649"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a36f078885862bc3b837dcfe057d05649">llvm::ARMTargetLowering::preferIncOfAddToSubOfNot</a></div><div class="ttdeci">bool preferIncOfAddToSubOfNot(EVT VT) const override</div><div class="ttdoc">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add's is IR...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l13728">ARMISelLowering.cpp:13728</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ab204e019469f4548ac436586a605f41f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab204e019469f4548ac436586a605f41f">llvm::ARMISD::CALL_NOLINK</a></div><div class="ttdeci">@ CALL_NOLINK</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00071">ARMISelLowering.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad1a20b1fad0a456eeea32953e3711d67">llvm::ARMISD::VLD3LN_UPD</a></div><div class="ttdeci">@ VLD3LN_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00336">ARMISelLowering.h:336</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00047">ARMSubtarget.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aStringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a6820d09b4db5654cd1377d3ab63b3e01"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a6820d09b4db5654cd1377d3ab63b3e01">llvm::ARMTargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l11824">ARMISelLowering.cpp:11824</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83135d8a8ab6d3b2bdc77560e7088a36">llvm::ARMISD::WLS</a></div><div class="ttdeci">@ WLS</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00136">ARMISelLowering.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a4b23196df4c243ce29f29f54a26cae7e"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a4b23196df4c243ce29f29f54a26cae7e">llvm::ARMTargetLowering::ExpandInlineAsm</a></div><div class="ttdeci">bool ExpandInlineAsm(CallInst *CI) const override</div><div class="ttdoc">This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20108">ARMISelLowering.cpp:20108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a5efe47c12d5ebca8c56bd48eb9d612fc"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5efe47c12d5ebca8c56bd48eb9d612fc">llvm::ARMISD::VMOVIMM</a></div><div class="ttdeci">@ VMOVIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00189">ARMISelLowering.h:189</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a07da1ed30667d9280b73a46ef24e5fac"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a07da1ed30667d9280b73a46ef24e5fac">llvm::ARMISD::PRELOAD</a></div><div class="ttdeci">@ PRELOAD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00131">ARMISelLowering.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a91cab2531250dcbe6ff4002d96ba1f5a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a91cab2531250dcbe6ff4002d96ba1f5a">llvm::ARMISD::DYN_ALLOC</a></div><div class="ttdeci">@ DYN_ALLOC</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00127">ARMISelLowering.h:127</a></div></div>
<div class="ttc" id="aInlineAsm_8h_html"><div class="ttname"><a href="InlineAsm_8h.html">InlineAsm.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ad190bc43c7fc8555debc7228fc5364b9"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ad190bc43c7fc8555debc7228fc5364b9">llvm::ARMTargetLowering::lowerInterleavedLoad</a></div><div class="ttdeci">bool lowerInterleavedLoad(LoadInst *LI, ArrayRef&lt; ShuffleVectorInst * &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved load into a vldN intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21470">ARMISelLowering.cpp:21470</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a367c0fd240000e247269dee3f2db8d7f"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a367c0fd240000e247269dee3f2db8d7f">llvm::ARMTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">getConstraintType - Given a constraint letter, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20162">ARMISelLowering.cpp:20162</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a4ba6b9afcc5b700d4c09664b5fa009d9"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a4ba6b9afcc5b700d4c09664b5fa009d9">llvm::ARMTargetLowering::PerformCMOVCombine</a></div><div class="ttdeci">SDValue PerformCMOVCombine(SDNode *N, SelectionDAG &amp;DAG) const</div><div class="ttdoc">PerformCMOVCombine - Target-specific DAG combining for ARMISD::CMOV.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18164">ARMISelLowering.cpp:18164</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_abd1b16a5f1b13b4d1d5fdf835f43791c"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#abd1b16a5f1b13b4d1d5fdf835f43791c">llvm::ARMTargetLowering::getJumpTableEncoding</a></div><div class="ttdeci">unsigned getJumpTableEncoding() const override</div><div class="ttdoc">Return the entry encoding for a jump table in the current function.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l03483">ARMISelLowering.cpp:3483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a6fb8d68b511745372ea9df95347a6ea4"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6fb8d68b511745372ea9df95347a6ea4">llvm::ARMISD::VIDUP</a></div><div class="ttdeci">@ VIDUP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00225">ARMISelLowering.h:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_a9823fab9646de6bf3198f3e1b87b63d3a2dfcc39d5e1fd86878ce67e756bd802b"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a2dfcc39d5e1fd86878ce67e756bd802b">llvm::ARM::RP</a></div><div class="ttdeci">@ RP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00370">ARMISelLowering.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a0d8581feb563228efaea68ab27e9c4d8"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0d8581feb563228efaea68ab27e9c4d8">llvm::ARMISD::VLD1x3_UPD</a></div><div class="ttdeci">@ VLD1x3_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00343">ARMISelLowering.h:343</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeecdd98f156fccc64b091ed05e2a7fa2">llvm::ARMISD::VLD2DUP_UPD</a></div><div class="ttdeci">@ VLD2DUP_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00339">ARMISelLowering.h:339</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_aa3168bc53fc117710cec207cc6f60518"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#aa3168bc53fc117710cec207cc6f60518">llvm::ARMTargetLowering::lowerInterleavedStore</a></div><div class="ttdeci">bool lowerInterleavedStore(StoreInst *SI, ShuffleVectorInst *SVI, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved store into a vstN intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21623">ARMISelLowering.cpp:21623</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_a9823fab9646de6bf3198f3e1b87b63d3a6601f08fe10ca07d434d5aa029990c08"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a6601f08fe10ca07d434d5aa029990c08">llvm::ARM::rmMask</a></div><div class="ttdeci">@ rmMask</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00373">ARMISelLowering.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a655de0b9ba51c463a01a23651abb0cf7"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a655de0b9ba51c463a01a23651abb0cf7">llvm::ARMTargetLowering::SimplifyDemandedBitsForTargetNode</a></div><div class="ttdeci">bool SimplifyDemandedBitsForTargetNode(SDValue Op, const APInt &amp;OriginalDemandedBits, const APInt &amp;OriginalDemandedElts, KnownBits &amp;Known, TargetLoweringOpt &amp;TLO, unsigned Depth) const override</div><div class="ttdoc">Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20066">ARMISelLowering.cpp:20066</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a14ba388c0893657958340f94a164faa9"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a14ba388c0893657958340f94a164faa9">llvm::ARMTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19456">ARMISelLowering.cpp:19456</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adaeab816ead72a28ed9c4282edcf2130">llvm::ARMISD::LE</a></div><div class="ttdeci">@ LE</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00139">ARMISelLowering.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeb5a51baba9276b3e2ea25b7ac5b8806"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb5a51baba9276b3e2ea25b7ac5b8806">llvm::ARMISD::VBICIMM</a></div><div class="ttdeci">@ VBICIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00303">ARMISelLowering.h:303</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a1eb3012ff65d306c3bfcda64ca53a17c"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1eb3012ff65d306c3bfcda64ca53a17c">llvm::ARMISD::VSHRsIMM</a></div><div class="ttdeci">@ VSHRsIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00158">ARMISelLowering.h:158</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00112">TargetLowering.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a2b39ae6869400e3aad61ff8c837d0006"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a2b39ae6869400e3aad61ff8c837d0006">llvm::ARMTargetLowering::emitAtomicCmpXchgNoStoreLLBalance</a></div><div class="ttdeci">void emitAtomicCmpXchgNoStoreLLBalance(IRBuilderBase &amp;Builder) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21358">ARMISelLowering.cpp:21358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af367450e974cd6c5a4d38caf2ac57f40"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af367450e974cd6c5a4d38caf2ac57f40">llvm::ARMISD::LDRD</a></div><div class="ttdeci">@ LDRD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00359">ARMISelLowering.h:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ad86ed5000dd0596a904dab2bb4f3fac1"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ad86ed5000dd0596a904dab2bb4f3fac1">llvm::ARMTargetLowering::alignLoopsWithOptSize</a></div><div class="ttdeci">bool alignLoopsWithOptSize() const override</div><div class="ttdoc">Should loops be aligned even when the function is marked OptSize (but not MinSize).</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21403">ARMISelLowering.cpp:21403</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a0a17ad44231dd559dedb8ff61bcfe29e"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a0a17ad44231dd559dedb8ff61bcfe29e">llvm::ARMTargetLowering::shouldExpandAtomicLoadInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicLoadInIR(LoadInst *LI) const override</div><div class="ttdoc">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21155">ARMISelLowering.cpp:21155</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ac7d63117d31743dd436a9011a55275b0"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ac7d63117d31743dd436a9011a55275b0">llvm::ARMTargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool isVarArg) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l02104">ARMISelLowering.cpp:2104</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a58c6bec36cfce34f95d92841b1d5ef9f"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a58c6bec36cfce34f95d92841b1d5ef9f">llvm::ARMTargetLowering::shouldFoldConstantShiftPairToMask</a></div><div class="ttdeci">bool shouldFoldConstantShiftPairToMask(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to fold a pair of shifts into a mask.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l13711">ARMISelLowering.cpp:13711</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html">llvm::ARMTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00390">ARMISelLowering.h:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00432">Attributes.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a1f8d979594f9d98e26744923151e7248"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1f8d979594f9d98e26744923151e7248">llvm::ARMISD::VQSHRNsuIMM</a></div><div class="ttdeci">@ VQSHRNsuIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00172">ARMISelLowering.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a75880fa01f2a6719716b1e3ac002f40e"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a75880fa01f2a6719716b1e3ac002f40e">llvm::ARMTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20806">ARMISelLowering.cpp:20806</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a28ca54417ad23eee114779d2bb800ff0"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28ca54417ad23eee114779d2bb800ff0">llvm::ARMISD::CMPFPw0</a></div><div class="ttdeci">@ CMPFPw0</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00092">ARMISelLowering.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a50bbb022c555743f1805d3df3ee98adb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a50bbb022c555743f1805d3df3ee98adb">llvm::ARMISD::VDUP</a></div><div class="ttdeci">@ VDUP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00200">ARMISelLowering.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a66260b6c8cb9ac5ae51cb28d85f8609a">llvm::ARMISD::VST1_UPD</a></div><div class="ttdeci">@ VST1_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00347">ARMISelLowering.h:347</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5bc71a39554a14104bfd1011dffbed0b">llvm::ARMISD::PIC_ADD</a></div><div class="ttdeci">@ PIC_ADD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00081">ARMISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a6b4121a8201ef54013a43cce7972b532"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6b4121a8201ef54013a43cce7972b532">llvm::ARMISD::FMSTAT</a></div><div class="ttdeci">@ FMSTAT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00095">ARMISelLowering.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aec586817cf51a463ca101fab0ce085da"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aec586817cf51a463ca101fab0ce085da">llvm::ARMISD::MEMCPY</a></div><div class="ttdeci">@ MEMCPY</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00310">ARMISelLowering.h:310</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a109dda4df2be3a46022e3600484f4efb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a109dda4df2be3a46022e3600484f4efb">llvm::ARMISD::BFI</a></div><div class="ttdeci">@ BFI</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00298">ARMISelLowering.h:298</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae60ed52746753eeb5502fcfceb13f2fe"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae60ed52746753eeb5502fcfceb13f2fe">llvm::ARMISD::USAT</a></div><div class="ttdeci">@ USAT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00101">ARMISelLowering.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a6b62f6b6087313bdaea9534ec0b6f06d"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a6b62f6b6087313bdaea9534ec0b6f06d">llvm::ARMTargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdoc">createFastISel - This method returns a target specific FastISel object, or null if the target does no...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l01937">ARMISelLowering.cpp:1937</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_af1e8e3885b9faabcecb0384116e18f9c"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#af1e8e3885b9faabcecb0384116e18f9c">llvm::ARMTargetLowering::hasStandaloneRem</a></div><div class="ttdeci">bool hasStandaloneRem(EVT VT) const override</div><div class="ttdoc">Return true if the target can handle a standalone remainder operation.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00699">ARMISelLowering.h:699</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1d949f0d6adbeca42c5d9084223611fa">llvm::ARMISD::VST4LN_UPD</a></div><div class="ttdeci">@ VST4LN_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00353">ARMISelLowering.h:353</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aeb5a2908109c763377832cbb4726b6d4"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aeb5a2908109c763377832cbb4726b6d4">llvm::tgtok::FalseVal</a></div><div class="ttdeci">@ FalseVal</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00062">TGLexer.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2ce278a3ff293b574f11d4ee0276770d">llvm::ARMISD::VZIP</a></div><div class="ttdeci">@ VZIP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00208">ARMISelLowering.h:208</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a6143acc30126957cfa4330ffa4383ba5"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6143acc30126957cfa4330ffa4383ba5">llvm::ARMISD::WIN__CHKSTK</a></div><div class="ttdeci">@ WIN__CHKSTK</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00133">ARMISelLowering.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aa173c041ee452fcdffb797075a892b84"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa173c041ee452fcdffb797075a892b84">llvm::ARMISD::SSAT</a></div><div class="ttdeci">@ SSAT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00100">ARMISelLowering.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a62d363916df0556c38dd1014c45b7a46"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a62d363916df0556c38dd1014c45b7a46">llvm::ARMISD::WIN__DBZCHK</a></div><div class="ttdeci">@ WIN__DBZCHK</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00134">ARMISelLowering.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a23b7689832a24fd3eea55be8583bee87"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a23b7689832a24fd3eea55be8583bee87">llvm::ARMISD::VTBL1</a></div><div class="ttdeci">@ VTBL1</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00211">ARMISelLowering.h:211</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a7a185e1e62cf599211822cc65db54242"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a7a185e1e62cf599211822cc65db54242">llvm::ARMTargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21037">ARMISelLowering.cpp:21037</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a69482bf1572254076b1544aecb6fd46e"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a69482bf1572254076b1544aecb6fd46e">llvm::ARMTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l10411">ARMISelLowering.cpp:10411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae943be65cd3ae29f0032ad56a3875c42"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae943be65cd3ae29f0032ad56a3875c42">llvm::ARMISD::ASRL</a></div><div class="ttdeci">@ ASRL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00083">ARMISelLowering.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3bed0337c3e72d48b7acb7d944bc92a4"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3bed0337c3e72d48b7acb7d944bc92a4">llvm::ARMISD::VQRSHRNsIMM</a></div><div class="ttdeci">@ VQRSHRNsIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00175">ARMISelLowering.h:175</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a0deb4d55101fd4e34a4f7535256a9f15"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a0deb4d55101fd4e34a4f7535256a9f15">llvm::ARMTargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">LowerAsmOperandForConstraint - Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20304">ARMISelLowering.cpp:20304</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a3e78ac617e56bd040677cb06a69244b8"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a3e78ac617e56bd040677cb06a69244b8">llvm::ARMTargetLowering::shouldExpandAtomicStoreInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicStoreInIR(StoreInst *SI) const override</div><div class="ttdoc">Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21133">ARMISelLowering.cpp:21133</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="aclassVectorType_html"><div class="ttname"><a href="classVectorType.html">VectorType</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l01075">ItaniumDemangle.h:1075</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3d634c34aa404315f21bb0ffec269d23"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3d634c34aa404315f21bb0ffec269d23">llvm::ARMISD::SERET_FLAG</a></div><div class="ttdeci">@ SERET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00078">ARMISelLowering.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a480659fe96e678969ce3c1a631e48bb0"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a480659fe96e678969ce3c1a631e48bb0">llvm::ARMISD::SMLSLD</a></div><div class="ttdeci">@ SMLSLD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00274">ARMISelLowering.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a98a503af3a695653b6093323a1c4b9cf"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a98a503af3a695653b6093323a1c4b9cf">llvm::ARMTargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19984">ARMISelLowering.cpp:19984</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38">llvm::ARMISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00056">ARMISelLowering.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a12b8712b6c436a8152a5fa996cd8956a"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a12b8712b6c436a8152a5fa996cd8956a">llvm::TargetLoweringBase::LegalizeAction</a></div><div class="ttdeci">LegalizeAction</div><div class="ttdoc">This enum indicates whether operations are valid for a target, and if not, what action should be used...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00196">TargetLowering.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a5878903e0ec87cb695f22d4851889df4"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5878903e0ec87cb695f22d4851889df4">llvm::ARMISD::VTST</a></div><div class="ttdeci">@ VTST</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00150">ARMISelLowering.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a35198b01162433a12919d5a5947fbe83"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a35198b01162433a12919d5a5947fbe83">llvm::ARMTargetLowering::finalizeLowering</a></div><div class="ttdeci">void finalizeLowering(MachineFunction &amp;MF) const override</div><div class="ttdoc">Execute target specific actions to finalize target lowering.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21916">ARMISelLowering.cpp:21916</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ac2cc71438511eab862a4040d7dbdedc9"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac2cc71438511eab862a4040d7dbdedc9">llvm::ARMISD::VSHRuIMM</a></div><div class="ttdeci">@ VSHRuIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00159">ARMISelLowering.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1FixedVectorType_html"><div class="ttname"><a href="classllvm_1_1FixedVectorType.html">llvm::FixedVectorType</a></div><div class="ttdoc">Class to represent fixed width SIMD vectors.</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00525">DerivedTypes.h:525</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae3708ea7a9abaabaa0a7ae12fa5b5c4e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae3708ea7a9abaabaa0a7ae12fa5b5c4e">llvm::ARMISD::VMVNIMM</a></div><div class="ttdeci">@ VMVNIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00190">ARMISelLowering.h:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_af4269b2cd295687cb69f61729f91de3b"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#af4269b2cd295687cb69f61729f91de3b">llvm::ARMTargetLowering::getPostIndexedAddressParts</a></div><div class="ttdeci">bool getPostIndexedAddressParts(SDNode *N, SDNode *Op, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">getPostIndexedAddressParts - returns true by value, base pointer and offset pointer and addressing mo...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19775">ARMISelLowering.cpp:19775</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a68bc08431f00987920ce19e9a458e86d"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a68bc08431f00987920ce19e9a458e86d">llvm::ARMTargetLowering::emitStoreConditional</a></div><div class="ttdeci">Value * emitStoreConditional(IRBuilderBase &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a store-conditional operation to Addr.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21366">ARMISelLowering.cpp:21366</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a5175a0caa4d7785c4da770f497adc3fe"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a5175a0caa4d7785c4da770f497adc3fe">llvm::ARMTargetLowering::isComplexDeinterleavingSupported</a></div><div class="ttdeci">bool isComplexDeinterleavingSupported() const override</div><div class="ttdoc">Does this target support complex deinterleaving.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21921">ARMISelLowering.cpp:21921</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a1e452bb26851eafc6364ba340c36ecf0"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1e452bb26851eafc6364ba340c36ecf0">llvm::ARMISD::PREDICATE_CAST</a></div><div class="ttdeci">@ PREDICATE_CAST</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00141">ARMISelLowering.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a729d32c1741fc630eb5a56a1b49a82ab"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a729d32c1741fc630eb5a56a1b49a82ab">llvm::ARMISD::SMMLAR</a></div><div class="ttdeci">@ SMMLAR</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00276">ARMISelLowering.h:276</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a918e4a00bbb56e9dbd10ae5c0d054848"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a918e4a00bbb56e9dbd10ae5c0d054848">llvm::ARMTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21293">ARMISelLowering.cpp:21293</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ae88b69738e32f7322b54fd8b57a191a8"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ae88b69738e32f7322b54fd8b57a191a8">llvm::ARMTargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20770">ARMISelLowering.cpp:20770</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9326d7ebc2b118b134db7934f6fa4713"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9326d7ebc2b118b134db7934f6fa4713">llvm::ARMISD::MVESEXT</a></div><div class="ttdeci">@ MVESEXT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00144">ARMISelLowering.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ab439771b84f342c37a8823fb2f797642"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ab439771b84f342c37a8823fb2f797642">llvm::ARMTargetLowering::emitLoadLinked</a></div><div class="ttdeci">Value * emitLoadLinked(IRBuilderBase &amp;Builder, Type *ValueTy, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21321">ARMISelLowering.cpp:21321</a></div></div>
<div class="ttc" id="anamespacellvm_html_a766456df1dd21e804cd4596304e10764"><div class="ttname"><a href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">llvm::ComplexDeinterleavingOperation</a></div><div class="ttdeci">ComplexDeinterleavingOperation</div><div class="ttdef"><b>Definition:</b> <a href="ComplexDeinterleavingPass_8h_source.html#l00036">ComplexDeinterleavingPass.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ac897a80df1070effb9d5a5b6a023c5d0"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ac897a80df1070effb9d5a5b6a023c5d0">llvm::ARMTargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags, unsigned *Fast) const override</div><div class="ttdoc">allowsMisalignedMemoryAccesses - Returns true if the target allows unaligned memory accesses of the s...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18896">ARMISelLowering.cpp:18896</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ac2cd92359d9b981db40c3cc07f20249d"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ac2cd92359d9b981db40c3cc07f20249d">llvm::ARMTargetLowering::isDesirableToTransformToIntegerOp</a></div><div class="ttdeci">bool isDesirableToTransformToIntegerOp(unsigned Opc, EVT VT) const override</div><div class="ttdoc">Return true if it is profitable for dag combiner to transform a floating point op of specified opcode...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18891">ARMISelLowering.cpp:18891</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8d9d96ad008a475ebbff8e366bbc1eb6">llvm::ARMISD::UMLAL</a></div><div class="ttdeci">@ UMLAL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00265">ARMISelLowering.h:265</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ab05dc466c15a454c07f2993dab74472f"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ab05dc466c15a454c07f2993dab74472f">llvm::ARMTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l01666">ARMISelLowering.cpp:1666</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ac09bfe85bbfd03505987fdae620a20bb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac09bfe85bbfd03505987fdae620a20bb">llvm::ARMISD::WLSSETUP</a></div><div class="ttdeci">@ WLSSETUP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00137">ARMISelLowering.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38abacb1d6d27b76e9aeb011e2302033470"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abacb1d6d27b76e9aeb011e2302033470">llvm::ARMISD::BR2_JT</a></div><div class="ttdeci">@ BR2_JT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00076">ARMISelLowering.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a839aa57e2284019e487e2dc66877e925"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a839aa57e2284019e487e2dc66877e925">llvm::ARMTargetLowering::isSelectSupported</a></div><div class="ttdeci">bool isSelectSupported(SelectSupportKind Kind) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00407">ARMISelLowering.h:407</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a42aa092f2811f72cad69b42cc2e4bb64"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a42aa092f2811f72cad69b42cc2e4bb64">llvm::ARMTargetLowering::PerformIntrinsicCombine</a></div><div class="ttdeci">SDValue PerformIntrinsicCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdoc">PerformIntrinsicCombine - ARM-specific DAG combining for intrinsics.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l17269">ARMISelLowering.cpp:17269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4fb391704986986d277b0e9f9defe47d">llvm::ARMISD::VST2LN_UPD</a></div><div class="ttdeci">@ VST2LN_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00351">ARMISelLowering.h:351</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a41ec5a4a3fcc7e41263a4bc0b6a69c65"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a41ec5a4a3fcc7e41263a4bc0b6a69c65">llvm::ARMISD::QSUB8b</a></div><div class="ttdeci">@ QSUB8b</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00282">ARMISelLowering.h:282</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3987385722cf9bbe7ea0d090bc06b722"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3987385722cf9bbe7ea0d090bc06b722">llvm::ARMISD::SMMLSR</a></div><div class="ttdeci">@ SMMLSR</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00277">ARMISelLowering.h:277</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8bbaf9840d99cfe346344a0fccf67870"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8bbaf9840d99cfe346344a0fccf67870">llvm::ARMISD::VQRSHRNsuIMM</a></div><div class="ttdeci">@ VQRSHRNsuIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00177">ARMISelLowering.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af545e63f1ef20c06d5a6dbe6c1ec2097"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af545e63f1ef20c06d5a6dbe6c1ec2097">llvm::ARMISD::VMULLs</a></div><div class="ttdeci">@ VMULLs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00228">ARMISelLowering.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_a067ab6b664469ca9dd5082abb10cd2e9"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a067ab6b664469ca9dd5082abb10cd2e9">llvm::ARM::isBitFieldInvertedMask</a></div><div class="ttdeci">bool isBitFieldInvertedMask(unsigned v)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20775">ARMISelLowering.cpp:20775</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ab32574e30e8d85eaa2f692d8fc3c6766"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ab32574e30e8d85eaa2f692d8fc3c6766">llvm::ARMTargetLowering::shouldConvertSplatType</a></div><div class="ttdeci">Type * shouldConvertSplatType(ShuffleVectorInst *SVI) const override</div><div class="ttdoc">Given a shuffle vector SVI representing a vector splat, return a new scalar type of size equal to SVI...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19196">ARMISelLowering.cpp:19196</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70">llvm::InlineAsm::Constraint_Q</a></div><div class="ttdeci">@ Constraint_Q</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00263">InlineAsm.h:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00031">CallingConvLower.h:31</a></div></div>
<div class="ttc" id="aMCTargetDesc_2ARMBaseInfo_8h_html"><div class="ttname"><a href="MCTargetDesc_2ARMBaseInfo_8h.html">ARMBaseInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aSelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aa21f7a01a26f04604b61652864d577c1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa21f7a01a26f04604b61652864d577c1">llvm::ARMISD::VMLALVAs</a></div><div class="ttdeci">@ VMLALVAs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00254">ARMISelLowering.h:254</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4dee32244ce74164a053c8c25bea9226">llvm::ARMISD::LOOP_DEC</a></div><div class="ttdeci">@ LOOP_DEC</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00138">ARMISelLowering.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a240b00dd73991507ba0171aaad5613c2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a240b00dd73991507ba0171aaad5613c2">llvm::ARMISD::VMOVSR</a></div><div class="ttdeci">@ VMOVSR</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00117">ARMISelLowering.h:117</a></div></div>
<div class="ttc" id="aPPCReduceCRLogicals_8cpp_html_a5b2aa9d3f9f3a7b2d123fef7c5328b8f"><div class="ttname"><a href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a></div><div class="ttdeci">PowerPC Reduce CR logical Operation</div><div class="ttdef"><b>Definition:</b> <a href="PPCReduceCRLogicals_8cpp_source.html#l00735">PPCReduceCRLogicals.cpp:735</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ad4d6848e5070beeb8a9d0a8711ecd671"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ad4d6848e5070beeb8a9d0a8711ecd671">llvm::ARMTargetLowering::canMergeStoresTo</a></div><div class="ttdeci">bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns if it's reasonable to merge stores to MemVT size.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00682">ARMISelLowering.h:682</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a11eb299481204e113f0518f48d6ad65d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a11eb299481204e113f0518f48d6ad65d">llvm::ARMISD::t2CALL_BTI</a></div><div class="ttdeci">@ t2CALL_BTI</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00073">ARMISelLowering.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a28fd5ec0d2731c2711f5019e65ea17fa"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28fd5ec0d2731c2711f5019e65ea17fa">llvm::ARMISD::VQRSHRNuIMM</a></div><div class="ttdeci">@ VQRSHRNuIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00176">ARMISelLowering.h:176</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a3e4b8ac086cdc9c81f7c2eabd77394fc"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a3e4b8ac086cdc9c81f7c2eabd77394fc">llvm::ARMTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19864">ARMISelLowering.cpp:19864</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a359ec09c5b0bea8d8e73795738c74b8f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a359ec09c5b0bea8d8e73795738c74b8f">llvm::ARMISD::VADDLVAs</a></div><div class="ttdeci">@ VADDLVAs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00240">ARMISelLowering.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a589928ae94c1e14b50e374c6a1146c60"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a589928ae94c1e14b50e374c6a1146c60">llvm::ARMTargetLowering::PerformMVEExtCombine</a></div><div class="ttdeci">SDValue PerformMVEExtCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18564">ARMISelLowering.cpp:18564</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07993">SIInstrInfo.cpp:7993</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aCorrelatedValuePropagation_8cpp_html_aad75d6f4f14a7b791076c6785aa59be4"><div class="ttname"><a href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a></div><div class="ttdeci">Domain</div><div class="ttdef"><b>Definition:</b> <a href="CorrelatedValuePropagation_8cpp_source.html#l00696">CorrelatedValuePropagation.cpp:696</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a1241f4af5ed5a4f37eed9e1490a3754e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1241f4af5ed5a4f37eed9e1490a3754e">llvm::ARMISD::VQSHRNuIMM</a></div><div class="ttdeci">@ VQSHRNuIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00171">ARMISelLowering.h:171</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_af1478848ccc7623d55d4666d293bb6d5"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#af1478848ccc7623d55d4666d293bb6d5">llvm::ARMTargetLowering::isMaskAndCmp0FoldingBeneficial</a></div><div class="ttdeci">bool isMaskAndCmp0FoldingBeneficial(const Instruction &amp;AndI) const override</div><div class="ttdoc">Return if the target supports combining a chain like:</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21297">ARMISelLowering.cpp:21297</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38afdd53bc49e435bce2076d9e64aaa8035"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38afdd53bc49e435bce2076d9e64aaa8035">llvm::ARMISD::SRL_FLAG</a></div><div class="ttdeci">@ SRL_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00105">ARMISelLowering.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a612cd894d3df73b6e47707d1fc1da974"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a612cd894d3df73b6e47707d1fc1da974">llvm::ARMISD::VREV16</a></div><div class="ttdeci">@ VREV16</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00207">ARMISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ad605f833179d4fecc1f4e0e8ca0fe2f1"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ad605f833179d4fecc1f4e0e8ca0fe2f1">llvm::ARMTargetLowering::useSoftFloat</a></div><div class="ttdeci">bool useSoftFloat() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l01614">ARMISelLowering.cpp:1614</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38add9d7dd92c2e0454947271184f9cea92"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38add9d7dd92c2e0454947271184f9cea92">llvm::ARMISD::VADDLVps</a></div><div class="ttdeci">@ VADDLVps</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00242">ARMISelLowering.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a5641512dd01cc6fe498224ca1eba86fb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5641512dd01cc6fe498224ca1eba86fb">llvm::ARMISD::SMLALDX</a></div><div class="ttdeci">@ SMLALDX</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00273">ARMISelLowering.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7c288956c8c8e43434e6ae8633daab64"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7c288956c8c8e43434e6ae8633daab64">llvm::ARMISD::VCMP</a></div><div class="ttdeci">@ VCMP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00148">ARMISelLowering.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3fe835d935b0d36f42b92c9da35f3d03"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3fe835d935b0d36f42b92c9da35f3d03">llvm::ARMISD::VMLALVAu</a></div><div class="ttdeci">@ VMLALVAu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00255">ARMISelLowering.h:255</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af8c95bf2b6ad98c19fbaeaef1e82dd28"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af8c95bf2b6ad98c19fbaeaef1e82dd28">llvm::ARMISD::VMULLu</a></div><div class="ttdeci">@ VMULLu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00229">ARMISelLowering.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa5786e82290a6d029aa6cb4d1e9d55b8e"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa5786e82290a6d029aa6cb4d1e9d55b8e">llvm::InlineAsm::Constraint_Um</a></div><div class="ttdeci">@ Constraint_Um</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00267">InlineAsm.h:267</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a0791f9172a1b74506504d1f22d81f389"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0791f9172a1b74506504d1f22d81f389">llvm::ARMISD::VMOVDRR</a></div><div class="ttdeci">@ VMOVDRR</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00116">ARMISelLowering.h:116</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_af2c8b0d2dd39354fff7d4bb1ab3fa2f3"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#af2c8b0d2dd39354fff7d4bb1ab3fa2f3">llvm::ARMTargetLowering::preferredShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy preferredShiftLegalizationStrategy(SelectionDAG &amp;DAG, SDNode *N, unsigned ExpansionFactor) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21313">ARMISelLowering.cpp:21313</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a736037fbdc5e0e5d5c0fff76584255d4">llvm::ARMISD::VLD1DUP</a></div><div class="ttdeci">@ VLD1DUP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00325">ARMISelLowering.h:325</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a49f0f08f662ff51ecc3221cee92c5ede"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a49f0f08f662ff51ecc3221cee92c5ede">llvm::ARMISD::VQSHLuIMM</a></div><div class="ttdeci">@ VQSHLuIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00168">ARMISelLowering.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_aa15a7b8c66d1de152333d8a6424c82bb"><div class="ttname"><a href="namespacellvm_1_1ARM.html#aa15a7b8c66d1de152333d8a6424c82bb">llvm::ARM::RoundingBitsPos</a></div><div class="ttdeci">const unsigned RoundingBitsPos</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00377">ARMISelLowering.h:377</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cfc13d8dfcbb7d035be110b619ea741">llvm::ARMISD::SUBC</a></div><div class="ttdeci">@ SUBC</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00111">ARMISelLowering.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af1218b9767cbe26dbbbd375286b55c0a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af1218b9767cbe26dbbbd375286b55c0a">llvm::ARMISD::VQMOVNu</a></div><div class="ttdeci">@ VQMOVNu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00217">ARMISelLowering.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7f9beb5d6e4fe4922bf922562b678d54"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f9beb5d6e4fe4922bf922562b678d54">llvm::ARMISD::VMINVs</a></div><div class="ttdeci">@ VMINVs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00259">ARMISelLowering.h:259</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ada7b7dfe4d829cdafff6278e361547df"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ada7b7dfe4d829cdafff6278e361547df">llvm::ARMTargetLowering::PerformCMOVToBFICombine</a></div><div class="ttdeci">SDValue PerformCMOVToBFICombine(SDNode *N, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l17863">ARMISelLowering.cpp:17863</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a46ce1e04c61117e5b760e27351c2c209">llvm::ARMISD::VST3_UPD</a></div><div class="ttdeci">@ VST3_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00349">ARMISelLowering.h:349</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb657e0aaf4405a13d3379c9ef08c5e1">llvm::ARMISD::VLD1_UPD</a></div><div class="ttdeci">@ VLD1_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00331">ARMISelLowering.h:331</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a02f2e4fa534673c5a1afbba067f81319"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a02f2e4fa534673c5a1afbba067f81319">llvm::ARMTargetLowering::isReadOnly</a></div><div class="ttdeci">bool isReadOnly(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l03876">ARMISelLowering.cpp:3876</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c3c18bffdc25d969233c5448bdfe7eb"><div class="ttname"><a href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">llvm::AddressSpace</a></div><div class="ttdeci">AddressSpace</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXBaseInfo_8h_source.html#l00021">NVPTXBaseInfo.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a644e5045736cf38a240f0dfca62326a8"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a644e5045736cf38a240f0dfca62326a8">llvm::ARMISD::SMLALD</a></div><div class="ttdeci">@ SMLALD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00272">ARMISelLowering.h:272</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ae36dfcf0bacb4009b75fb2323aba6869"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ae36dfcf0bacb4009b75fb2323aba6869">llvm::ARMTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20224">ARMISelLowering.cpp:20224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2ffd7790f42a2c3092b83e37c7fe3da9"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2ffd7790f42a2c3092b83e37c7fe3da9">llvm::ARMISD::UQADD8b</a></div><div class="ttdeci">@ UQADD8b</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00285">ARMISelLowering.h:285</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9a8e4197fb5bad5d7d4904093b4f2558a30259d8d86b8a0305d1c25bff371c2db"><div class="ttname"><a href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558a30259d8d86b8a0305d1c25bff371c2db">llvm::VMVNModImm</a></div><div class="ttdeci">@ VMVNModImm</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00990">ARMISelLowering.h:990</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a28b0ceeefba427b139e09b5850ab9389"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a28b0ceeefba427b139e09b5850ab9389">llvm::ARMISD::VADDLVu</a></div><div class="ttdeci">@ VADDLVu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00239">ARMISelLowering.h:239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a415b28d48c69281b494b5676513b9729"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a415b28d48c69281b494b5676513b9729">llvm::ARMISD::EH_SJLJ_SETUP_DISPATCH</a></div><div class="ttdeci">@ EH_SJLJ_SETUP_DISPATCH</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00121">ARMISelLowering.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a0e3aa05aca949e6905dcb30c81c679e3"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a0e3aa05aca949e6905dcb30c81c679e3">llvm::ARMTargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to move this shift by a constant amount through its operand,...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l13648">ARMISelLowering.cpp:13648</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af914da04c6db0f9697158bf86d51bd02"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af914da04c6db0f9697158bf86d51bd02">llvm::ARMISD::QADD8b</a></div><div class="ttdeci">@ QADD8b</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00281">ARMISelLowering.h:281</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a6a715cec66d0a16ea7b9fde9958f1546"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a6a715cec66d0a16ea7b9fde9958f1546">llvm::ARMISD::WrapperPIC</a></div><div class="ttdeci">@ WrapperPIC</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00062">ARMISelLowering.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a8e96878324f2ca0f847e369f839cfd23"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a8e96878324f2ca0f847e369f839cfd23">llvm::ARMTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18668">ARMISelLowering.cpp:18668</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a8d9c520e13d0f9fd00d79b2cb1c29a78"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a8d9c520e13d0f9fd00d79b2cb1c29a78">llvm::ARMTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21289">ARMISelLowering.cpp:21289</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a7b22b5c20474c62fa91bd60e856cec33"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a7b22b5c20474c62fa91bd60e856cec33">llvm::ARMTargetLowering::shouldFormOverflowOp</a></div><div class="ttdeci">bool shouldFormOverflowOp(unsigned Opcode, EVT VT, bool MathUsed) const override</div><div class="ttdoc">Try to convert math with an overflow comparison into the corresponding DAG node operation.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00614">ARMISelLowering.h:614</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9ffbf98bd55746f804742b79f524ac7f"><div class="ttname"><a href="namespacellvm.html#a9ffbf98bd55746f804742b79f524ac7f">llvm::ComplexDeinterleavingRotation</a></div><div class="ttdeci">ComplexDeinterleavingRotation</div><div class="ttdef"><b>Definition:</b> <a href="ComplexDeinterleavingPass_8h_source.html#l00044">ComplexDeinterleavingPass.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ab729d2ded9bb455206f7944e09444c73"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab729d2ded9bb455206f7944e09444c73">llvm::ARMISD::LSRL</a></div><div class="ttdeci">@ LSRL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00084">ARMISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38abc844212c86a5d4665e522f7a7de6610"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abc844212c86a5d4665e522f7a7de6610">llvm::ARMISD::CSINC</a></div><div class="ttdeci">@ CSINC</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00322">ARMISelLowering.h:322</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ace024bb2e9c3935008e16e7be869af98"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ace024bb2e9c3935008e16e7be869af98">llvm::ARMISD::CALL_PRED</a></div><div class="ttdeci">@ CALL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00070">ARMISelLowering.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_aa23959d9b3463aec95209a1fe73c1e3f"><div class="ttname"><a href="namespacellvm_1_1ARM.html#aa23959d9b3463aec95209a1fe73c1e3f">llvm::ARM::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="ARMFastISel_8cpp_source.html#l03082">ARMFastISel.cpp:3082</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeb906d5db57d71d1b2adf555f95ced45"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb906d5db57d71d1b2adf555f95ced45">llvm::ARMISD::VRSHRuIMM</a></div><div class="ttdeci">@ VRSHRuIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00163">ARMISelLowering.h:163</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a114c5ea64df684330a0ec619fed19ffd"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a114c5ea64df684330a0ec619fed19ffd">llvm::ARMISD::WrapperJT</a></div><div class="ttdeci">@ WrapperJT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00064">ARMISelLowering.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1VectorType_html"><div class="ttname"><a href="classllvm_1_1VectorType.html">llvm::VectorType</a></div><div class="ttdoc">Base class of all SIMD vector types.</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00389">DerivedTypes.h:389</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a0577099955f7fe7aa79056f0806e05b6"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0577099955f7fe7aa79056f0806e05b6">llvm::ARMISD::VMLALVApu</a></div><div class="ttdeci">@ VMLALVApu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00257">ARMISelLowering.h:257</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a36cbdec7a5505b730d4d3e167e332dde"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a36cbdec7a5505b730d4d3e167e332dde">llvm::ARMISD::SUBS</a></div><div class="ttdeci">@ SUBS</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00098">ARMISelLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38acc417089525086253ff4296bd2f07f0b"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acc417089525086253ff4296bd2f07f0b">llvm::ARMISD::VBSP</a></div><div class="ttdeci">@ VBSP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00306">ARMISelLowering.h:306</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a6ed1fafeaecc08fe13e54b080e259dd2"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a6ed1fafeaecc08fe13e54b080e259dd2">llvm::ARMTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21172">ARMISelLowering.cpp:21172</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ac40d2d97a5232355c7e4356a5b1b348f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac40d2d97a5232355c7e4356a5b1b348f">llvm::ARMISD::EH_SJLJ_SETJMP</a></div><div class="ttdeci">@ EH_SJLJ_SETJMP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00119">ARMISelLowering.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_afb28a4deafe2954b0534cc6399ce518b"><div class="ttname"><a href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00640">Function.cpp:640</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a5ba46f411106d2444bd93b563cf6da00"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a5ba46f411106d2444bd93b563cf6da00">llvm::ARMISD::VMLAVu</a></div><div class="ttdeci">@ VMLAVu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00247">ARMISelLowering.h:247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9060e4d9fd2c82efb5271a282b477e6d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9060e4d9fd2c82efb5271a282b477e6d">llvm::ARMISD::EH_SJLJ_LONGJMP</a></div><div class="ttdeci">@ EH_SJLJ_LONGJMP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00120">ARMISelLowering.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a245dab1b37a3890669c0d774172abfe7"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a245dab1b37a3890669c0d774172abfe7">llvm::ARMISD::VADDLVAps</a></div><div class="ttdeci">@ VADDLVAps</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00244">ARMISelLowering.h:244</a></div></div>
<div class="ttc" id="aclassllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00301">Instructions.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a2d9d6b4d91e3a1a4ce7ffe8ed701a40e"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a2d9d6b4d91e3a1a4ce7ffe8ed701a40e">llvm::ARMTargetLowering::isMulAddWithConstProfitable</a></div><div class="ttdeci">bool isMulAddWithConstProfitable(SDValue AddNode, SDValue ConstNode) const override</div><div class="ttdoc">Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x,...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19552">ARMISelLowering.cpp:19552</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ad428215f2bb2c30a97d6de6d14d6ccdf"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad428215f2bb2c30a97d6de6d14d6ccdf">llvm::ARMISD::VEXT</a></div><div class="ttdeci">@ VEXT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00204">ARMISelLowering.h:204</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a45e76d44a189e456d52e37ba3dda0fce"><div class="ttname"><a href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Return the size of the specified value type in bits.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00340">ValueTypes.h:340</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a8f2ba5f07dc33b4bc9b5f75cc71c731d"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a8f2ba5f07dc33b4bc9b5f75cc71c731d">llvm::ARMTargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00691">ARMISelLowering.h:691</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8193c5897199f248b53c6fff20ce18f2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8193c5897199f248b53c6fff20ce18f2">llvm::ARMISD::SMULWT</a></div><div class="ttdeci">@ SMULWT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00264">ARMISelLowering.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3e9bf86bbbfea029b1f065cc6fbab978"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3e9bf86bbbfea029b1f065cc6fbab978">llvm::ARMISD::LSLL</a></div><div class="ttdeci">@ LSLL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00085">ARMISelLowering.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a81b77974c326f91d888b4f7c7346440d">llvm::ARMISD::VLD2DUP</a></div><div class="ttdeci">@ VLD2DUP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00326">ARMISelLowering.h:326</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa7e452e807b0e3c99c8ae8d43b097fabc"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa7e452e807b0e3c99c8ae8d43b097fabc">llvm::InlineAsm::Constraint_Uv</a></div><div class="ttdeci">@ Constraint_Uv</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00272">InlineAsm.h:272</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a98b514a4c87eb38220d1b8636145e6b2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a98b514a4c87eb38220d1b8636145e6b2">llvm::ARMISD::MEMCPYLOOP</a></div><div class="ttdeci">@ MEMCPYLOOP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00314">ARMISelLowering.h:314</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a26d02106fd96aaa4aa58e9231fb45eda"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a26d02106fd96aaa4aa58e9231fb45eda">llvm::ARMTargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use * &gt; &amp;Ops) const override</div><div class="ttdoc">Check if sinking I's operands to I's basic block is profitable, because the operands can be folded in...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19073">ARMISelLowering.cpp:19073</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3d175a42f3d21e9d95bc684768de999a">llvm::ARMISD::VUZP</a></div><div class="ttdeci">@ VUZP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00209">ARMISelLowering.h:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00237">Function.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdeci">@ CXX_FAST_TLS</div><div class="ttdoc">Used for access functions.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00072">CallingConv.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a89a8ec08f6908a989c2d0198ae8851f9">llvm::ISD::VECREDUCE_ADD</a></div><div class="ttdeci">@ VECREDUCE_ADD</div><div class="ttdoc">Integer reductions may have a result type larger than the vector element type.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01284">ISDOpcodes.h:1284</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af8ad86574b674ce3ed7a491df714b3d1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af8ad86574b674ce3ed7a491df714b3d1">llvm::ARMISD::CMPFPEw0</a></div><div class="ttdeci">@ CMPFPEw0</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00093">ARMISelLowering.h:93</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a0ea65604b43fdf53982b2e0c2622abcc"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0ea65604b43fdf53982b2e0c2622abcc">llvm::ARMISD::VQDMULH</a></div><div class="ttdeci">@ VQDMULH</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00231">ARMISelLowering.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4ca5c4fa27f6ef68b659e9deaf7545c2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4ca5c4fa27f6ef68b659e9deaf7545c2">llvm::ARMISD::VCMPZ</a></div><div class="ttdeci">@ VCMPZ</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00149">ARMISelLowering.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af39b227929023bb181b16ec3a0157bdf"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af39b227929023bb181b16ec3a0157bdf">llvm::ARMISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00077">ARMISelLowering.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4621d333784e3cd8c9f92a1443013dbe">llvm::ARMISD::BRCOND</a></div><div class="ttdeci">@ BRCOND</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00074">ARMISelLowering.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a99edb50eab987b63533cb44fe744a28e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a99edb50eab987b63533cb44fe744a28e">llvm::ARMISD::VCVTL</a></div><div class="ttdeci">@ VCVTL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00222">ARMISelLowering.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ad4c3b6ad836d26fb542b86fafb89653b"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ad4c3b6ad836d26fb542b86fafb89653b">llvm::ARMTargetLowering::preferZeroCompareBranch</a></div><div class="ttdeci">bool preferZeroCompareBranch() const override</div><div class="ttdoc">Return true if the heuristic to prefer icmp eq zero should be used in code gen prepare.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00585">ARMISelLowering.h:585</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeff71ef40fdc565429b4de72440a8500"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeff71ef40fdc565429b4de72440a8500">llvm::ARMISD::UQSUB16b</a></div><div class="ttdeci">@ UQSUB16b</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00288">ARMISelLowering.h:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition:</b> <a href="DemandedBits_8h_source.html#l00040">DemandedBits.h:40</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1b6f74fbe8b15567434fa5d20a540c5c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1b6f74fbe8b15567434fa5d20a540c5c">llvm::TargetLoweringBase::shouldFormOverflowOp</a></div><div class="ttdeci">virtual bool shouldFormOverflowOp(unsigned Opcode, EVT VT, bool MathUsed) const</div><div class="ttdoc">Try to convert math with an overflow comparison into the corresponding DAG node operation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03099">TargetLowering.h:3099</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aed9adca906655e17ad5db993e80cc90f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed9adca906655e17ad5db993e80cc90f">llvm::ARMISD::VREV64</a></div><div class="ttdeci">@ VREV64</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00205">ARMISelLowering.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aef111725b7a6bc348025dbe88c610e52">llvm::ARMISD::VLD2LN_UPD</a></div><div class="ttdeci">@ VLD2LN_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00335">ARMISelLowering.h:335</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8994129f9ac9818ba7865a6df6194a15">llvm::ARMISD::VST4_UPD</a></div><div class="ttdeci">@ VST4_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00350">ARMISelLowering.h:350</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7f93dc1b4123a3d49e2a544960758ef1">llvm::ARMISD::VMOVRRD</a></div><div class="ttdeci">@ VMOVRRD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00115">ARMISelLowering.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a58ca12649e834dcfac522cec82df3793"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a58ca12649e834dcfac522cec82df3793">llvm::ARMISD::COPY_STRUCT_BYVAL</a></div><div class="ttdeci">@ COPY_STRUCT_BYVAL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00067">ARMISelLowering.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a663f1912d43363b57a06adfaabf0fedb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a663f1912d43363b57a06adfaabf0fedb">llvm::ARMISD::THREAD_POINTER</a></div><div class="ttdeci">@ THREAD_POINTER</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00125">ARMISelLowering.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a779e5a75f5bf9f3672698656b56663fc"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a779e5a75f5bf9f3672698656b56663fc">llvm::ARMTargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">isShuffleMaskLegal - Targets can use this to indicate that they only support some VECTOR_SHUFFLE oper...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l08346">ARMISelLowering.cpp:8346</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8a90f7542d552553f83027180bce5ca8"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8a90f7542d552553f83027180bce5ca8">llvm::ARMISD::STRD</a></div><div class="ttdeci">@ STRD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00360">ARMISelLowering.h:360</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a38899d122ffababe99e5c66ba98a5c4a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a38899d122ffababe99e5c66ba98a5c4a">llvm::ARMISD::VST1x4_UPD</a></div><div class="ttdeci">@ VST1x4_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00356">ARMISelLowering.h:356</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ad07ba9d946b424c9de4782f4ae7879bb"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ad07ba9d946b424c9de4782f4ae7879bb">llvm::ARMTargetLowering::canCombineStoreAndExtract</a></div><div class="ttdeci">bool canCombineStoreAndExtract(Type *VectorTy, Value *Idx, unsigned &amp;Cost) const override</div><div class="ttdoc">Return true if the target can combine store(extractelement VectorTy, Idx).</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21260">ARMISelLowering.cpp:21260</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="aIRBuilder_8h_html"><div class="ttname"><a href="IRBuilder_8h.html">IRBuilder.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baadadd8aff82bae216d9a12f5a9e565730"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baadadd8aff82bae216d9a12f5a9e565730">llvm::InlineAsm::Constraint_Uq</a></div><div class="ttdeci">@ Constraint_Uq</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00269">InlineAsm.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00078">TargetMachine.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a148d0603e46bd5ffddda6bbc2c835158"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a148d0603e46bd5ffddda6bbc2c835158">llvm::ARMISD::VADDLVApu</a></div><div class="ttdeci">@ VADDLVApu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00245">ARMISelLowering.h:245</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00052">FunctionLoweringInfo.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7c4161403878bfbc24c4d805a52f86a6"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7c4161403878bfbc24c4d805a52f86a6">llvm::ARMISD::VMINVu</a></div><div class="ttdeci">@ VMINVu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00258">ARMISelLowering.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a57f53fc571f810653378d8d37eac942f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a57f53fc571f810653378d8d37eac942f">llvm::ARMISD::VMLALVps</a></div><div class="ttdeci">@ VMLALVps</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00252">ARMISelLowering.h:252</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a1a032e767ce6dc5a014b6cb6a980e15f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1a032e767ce6dc5a014b6cb6a980e15f">llvm::ARMISD::VSHLs</a></div><div class="ttdeci">@ VSHLs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00153">ARMISelLowering.h:153</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a8b4bcdae4a907d7a62317ed35092d5bb"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a8b4bcdae4a907d7a62317ed35092d5bb">llvm::ARMTargetLowering::findRepresentativeClass</a></div><div class="ttdeci">std::pair&lt; const TargetRegisterClass *, uint8_t &gt; findRepresentativeClass(const TargetRegisterInfo *TRI, MVT VT) const override</div><div class="ttdoc">Return the largest legal super-reg register class of the register class for the specified type and it...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l01629">ARMISelLowering.cpp:1629</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a0a3f5a90fe18617c18aa780cd9445d57"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a0a3f5a90fe18617c18aa780cd9445d57">llvm::ARMTargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21220">ARMISelLowering.cpp:21220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01434">ISDOpcodes.h:1434</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a40f2efa7d8c9b15db57cc3500bba1f09"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a40f2efa7d8c9b15db57cc3500bba1f09">llvm::ARMISD::VECTOR_REG_CAST</a></div><div class="ttdeci">@ VECTOR_REG_CAST</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00142">ARMISelLowering.h:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae43d68e08454b25bde1237df049d4bfc"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae43d68e08454b25bde1237df049d4bfc">llvm::ARMISD::VRSHRsIMM</a></div><div class="ttdeci">@ VRSHRsIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00162">ARMISelLowering.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38adeeb8ac961b16f30b10b1dc668788211"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adeeb8ac961b16f30b10b1dc668788211">llvm::ARMISD::VADDLVpu</a></div><div class="ttdeci">@ VADDLVpu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00243">ARMISelLowering.h:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_a9823fab9646de6bf3198f3e1b87b63d3a8bcbda81a2052d841f55ddaa848b1ba8"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a8bcbda81a2052d841f55ddaa848b1ba8">llvm::ARM::RM</a></div><div class="ttdeci">@ RM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00371">ARMISelLowering.h:371</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0e4c9035a762f061faadf268d28ed841">llvm::ARMISD::VST3LN_UPD</a></div><div class="ttdeci">@ VST3LN_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00352">ARMISelLowering.h:352</a></div></div>
<div class="ttc" id="aclassllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a242d9487902c3ae2a3d9c3d1355f8246"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a242d9487902c3ae2a3d9c3d1355f8246">llvm::ARMISD::VMOVFPIMM</a></div><div class="ttdeci">@ VMOVFPIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00193">ARMISelLowering.h:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_a9823fab9646de6bf3198f3e1b87b63d3"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3">llvm::ARM::Rounding</a></div><div class="ttdeci">Rounding</div><div class="ttdoc">Possible values of current rounding mode, which is specified in bits 23:22 of FPSCR.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00368">ARMISelLowering.h:368</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a35a55a457bfc044d33bdeb4811532531"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a35a55a457bfc044d33bdeb4811532531">llvm::ARMTargetLowering::PerformMVETruncCombine</a></div><div class="ttdeci">SDValue PerformMVETruncCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18395">ARMISelLowering.cpp:18395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acbc76b0e9da47cff86f227b76a101877">llvm::ARMISD::VLD4_UPD</a></div><div class="ttdeci">@ VLD4_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00334">ARMISelLowering.h:334</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a2ee99baef4e41314544119fa4a0e1ce5"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a2ee99baef4e41314544119fa4a0e1ce5">llvm::ARMTargetLowering::emitTrailingFence</a></div><div class="ttdeci">Instruction * emitTrailingFence(IRBuilderBase &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21110">ARMISelLowering.cpp:21110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2c3d99682d5c725adcbe430bc69b9c99"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2c3d99682d5c725adcbe430bc69b9c99">llvm::ARMISD::VADDVs</a></div><div class="ttdeci">@ VADDVs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00234">ARMISelLowering.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38abf641d085a1191fdfe9f91624d8078a6"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38abf641d085a1191fdfe9f91624d8078a6">llvm::ARMISD::VTBL2</a></div><div class="ttdeci">@ VTBL2</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00212">ARMISelLowering.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a83728aad1cd6a81514525c49fc23ce17"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a83728aad1cd6a81514525c49fc23ce17">llvm::ARMISD::QADD16b</a></div><div class="ttdeci">@ QADD16b</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00283">ARMISelLowering.h:283</a></div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00058">LazyValueInfo.cpp:58</a></div></div>
<div class="ttc" id="aAssumeBundleBuilder_8cpp_html_afb136e0532bcaed86521b462e6538d62"><div class="ttname"><a href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a></div><div class="ttdeci">assume Assume Builder</div><div class="ttdef"><b>Definition:</b> <a href="AssumeBundleBuilder_8cpp_source.html#l00651">AssumeBundleBuilder.cpp:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a96babbe11f5e86cf3b02a0064c03c84e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a96babbe11f5e86cf3b02a0064c03c84e">llvm::ARMISD::VREV32</a></div><div class="ttdeci">@ VREV32</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00206">ARMISelLowering.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2dcef9e9a88a5601e3615bd024f89ebc">llvm::ARMISD::VLD3_UPD</a></div><div class="ttdeci">@ VLD3_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00333">ARMISelLowering.h:333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aa51bd387b70ce9454c4a1360f3479e1c"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aa51bd387b70ce9454c4a1360f3479e1c">llvm::ARMISD::VSRIIMM</a></div><div class="ttdeci">@ VSRIIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00181">ARMISelLowering.h:181</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ada29df039613d536f11af709cf7691ee"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ada29df039613d536f11af709cf7691ee">llvm::ARMISD::VADDVu</a></div><div class="ttdeci">@ VADDVu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00235">ARMISelLowering.h:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a549b4bb4e86e927f213a2175401b10e5"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a549b4bb4e86e927f213a2175401b10e5">llvm::ARMTargetLowering::getSDagStackGuard</a></div><div class="ttdeci">Value * getSDagStackGuard(const Module &amp;M) const override</div><div class="ttdoc">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21246">ARMISelLowering.cpp:21246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ad0fc91cb6c69b2e9e9ef67d896bd76a5"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad0fc91cb6c69b2e9e9ef67d896bd76a5">llvm::ARMISD::MVEZEXT</a></div><div class="ttdeci">@ MVEZEXT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00145">ARMISelLowering.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a2e4f0882ec71ad179bc0ceeb7fd839d0"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a2e4f0882ec71ad179bc0ceeb7fd839d0">llvm::ARMTargetLowering::createComplexDeinterleavingIR</a></div><div class="ttdeci">Value * createComplexDeinterleavingIR(Instruction *I, ComplexDeinterleavingOperation OperationType, ComplexDeinterleavingRotation Rotation, Value *InputA, Value *InputB, Value *Accumulator=nullptr) const override</div><div class="ttdoc">Create the IR node for the given complex deinterleaving operation.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21950">ARMISelLowering.cpp:21950</a></div></div>
<div class="ttc" id="astructRegInfo_html"><div class="ttname"><a href="structRegInfo.html">RegInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l02559">AMDGPUAsmParser.cpp:2559</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ad78d1cfc271b51dc1c87c91401b87c57"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad78d1cfc271b51dc1c87c91401b87c57">llvm::ARMISD::VGETLANEu</a></div><div class="ttdeci">@ VGETLANEu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00185">ARMISelLowering.h:185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae82b066f510c369e1b2547cb8a79e1da"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae82b066f510c369e1b2547cb8a79e1da">llvm::ARMISD::VMLAVps</a></div><div class="ttdeci">@ VMLAVps</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00248">ARMISelLowering.h:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2da4296d7bd9b77819b2684f456cb3ab"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2da4296d7bd9b77819b2684f456cb3ab">llvm::ARMISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00058">ARMISelLowering.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aec8fdde21c8237d416596c48a6c860b1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aec8fdde21c8237d416596c48a6c860b1">llvm::ARMISD::VST1x2_UPD</a></div><div class="ttdeci">@ VST1x2_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00354">ARMISelLowering.h:354</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4c7e4505cb2d2b464754f62cd8656c5c"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4c7e4505cb2d2b464754f62cd8656c5c">llvm::ARMISD::VADDVps</a></div><div class="ttdeci">@ VADDVps</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00236">ARMISelLowering.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ac4b5d6d1333be49386e35e56c28647fe"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ac4b5d6d1333be49386e35e56c28647fe">llvm::ARMTargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21200">ARMISelLowering.cpp:21200</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3b00cfff1a8708169d95c639b46e54ac"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3b00cfff1a8708169d95c639b46e54ac">llvm::ARMISD::VLD1x4_UPD</a></div><div class="ttdeci">@ VLD1x4_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00344">ARMISelLowering.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_acb7284db7f63030c26cd605c4afd7fa6"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#acb7284db7f63030c26cd605c4afd7fa6">llvm::ARMTargetLowering::isVectorLoadExtDesirable</a></div><div class="ttdeci">bool isVectorLoadExtDesirable(SDValue ExtVal) const override</div><div class="ttdoc">Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19209">ARMISelLowering.cpp:19209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9b3b5c8aca58fc851520aab312b46637">llvm::ARMISD::BUILD_VECTOR</a></div><div class="ttdeci">@ BUILD_VECTOR</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00295">ARMISelLowering.h:295</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilderBase_html"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html">llvm::IRBuilderBase</a></div><div class="ttdoc">Common base class shared among various IRBuilders.</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00094">IRBuilder.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78c1ef042ed87df90fd74a2b0aa328af">llvm::ARMISD::VLD1DUP_UPD</a></div><div class="ttdeci">@ VLD1DUP_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00338">ARMISelLowering.h:338</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_abd29a7e70a14fb7b45ff277e5c935424"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#abd29a7e70a14fb7b45ff277e5c935424">llvm::ARMTargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset,...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18969">ARMISelLowering.cpp:18969</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38acb6fa97139e090fff02bc421e02451ed"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acb6fa97139e090fff02bc421e02451ed">llvm::ARMISD::VMOVhr</a></div><div class="ttdeci">@ VMOVhr</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00197">ARMISelLowering.h:197</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a3bfec195f10a9950076570fda7745484"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a3bfec195f10a9950076570fda7745484">llvm::ARMISD::CMPFPE</a></div><div class="ttdeci">@ CMPFPE</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00091">ARMISelLowering.h:91</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01311">ISDOpcodes.h:1311</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00156">ItaniumDemangle.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a88fe6ff9aa04ed53f2d31971d85523c7"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a88fe6ff9aa04ed53f2d31971d85523c7">llvm::ARMISD::VRSHRNIMM</a></div><div class="ttdeci">@ VRSHRNIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00164">ARMISelLowering.h:164</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38afcd7b69a3ab8e9b9c40b7a973d961b05"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38afcd7b69a3ab8e9b9c40b7a973d961b05">llvm::ARMISD::MVETRUNC</a></div><div class="ttdeci">@ MVETRUNC</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00146">ARMISelLowering.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af6a4c6bf81470b0f47fb5ea7d02c9422">llvm::ARMISD::VST2_UPD</a></div><div class="ttdeci">@ VST2_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00348">ARMISelLowering.h:348</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00177">Instructions.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38adb2fe2066e41ba120b8fb629da865cfd"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38adb2fe2066e41ba120b8fb629da865cfd">llvm::ARMISD::SMLSLDX</a></div><div class="ttdeci">@ SMLSLDX</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00275">ARMISelLowering.h:275</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9a8e4197fb5bad5d7d4904093b4f2558a2ea3a9d1e21a476b54a22a3bf4bf722e"><div class="ttname"><a href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558a2ea3a9d1e21a476b54a22a3bf4bf722e">llvm::OtherModImm</a></div><div class="ttdeci">@ OtherModImm</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00992">ARMISelLowering.h:992</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a67e82cfd8b584d35f5de2e40870dbde5"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a67e82cfd8b584d35f5de2e40870dbde5">llvm::ARMISD::VMLAVs</a></div><div class="ttdeci">@ VMLAVs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00246">ARMISelLowering.h:246</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a8df46690eb2ee31ed20a0afe37fc4e48"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a8df46690eb2ee31ed20a0afe37fc4e48">llvm::ARMTargetLowering::shouldReassociateReduction</a></div><div class="ttdeci">bool shouldReassociateReduction(unsigned Opc, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00620">ARMISelLowering.h:620</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1cfe6f1187d7ab1a0ada9cc119c1b2b4"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">llvm::TargetLoweringBase::ShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy</div><div class="ttdoc">Return the preferred strategy to legalize tihs SHIFT instruction, with ExpansionFactor being the recu...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00926">TargetLowering.h:926</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00718">Instructions.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a766bc050b0a294104d02f41e0047e0ba"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a766bc050b0a294104d02f41e0047e0ba">llvm::ARMTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *SrcTy, Type *DstTy) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type FromTy to type ToTy.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18997">ARMISelLowering.cpp:18997</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ae4d962e48053d593dd7f02bb06f5710b"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ae4d962e48053d593dd7f02bb06f5710b">llvm::ARMTargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg, const DataLayout &amp;DL) const override</div><div class="ttdoc">Returns true if an argument of type Ty needs to be passed in a contiguous block of registers in calli...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21839">ARMISelLowering.cpp:21839</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a1d077dec7708f42d7317b676157efc93"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a1d077dec7708f42d7317b676157efc93">llvm::ARMISD::VSLIIMM</a></div><div class="ttdeci">@ VSLIIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00180">ARMISelLowering.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a5db9240c74644c67759dd0f901fc3c7d"><div class="ttname"><a href="classllvm_1_1StringRef.html#a5db9240c74644c67759dd0f901fc3c7d">llvm::StringRef::size</a></div><div class="ttdeci">constexpr size_t size() const</div><div class="ttdoc">size - Get the string size.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00137">StringRef.h:137</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2f975a28397d8aaddaf658d8f09f0086"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2f975a28397d8aaddaf658d8f09f0086">llvm::ARMISD::CSNEG</a></div><div class="ttdeci">@ CSNEG</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00321">ARMISelLowering.h:321</a></div></div>
<div class="ttc" id="aAttributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a0f12063b62264c753e65abb8e9ff29d8"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a0f12063b62264c753e65abb8e9ff29d8">llvm::ARMTargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const override</div><div class="ttdoc">Examine constraint string and operand type and determine a weight value.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20192">ARMISelLowering.cpp:20192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae378627a128dd34c938348e5552bd468"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae378627a128dd34c938348e5552bd468">llvm::ARMISD::UQSUB8b</a></div><div class="ttdeci">@ UQSUB8b</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00286">ARMISelLowering.h:286</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9ae951d2026826f66fdf04140182f172"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9ae951d2026826f66fdf04140182f172">llvm::ARMISD::VMLALVAps</a></div><div class="ttdeci">@ VMLALVAps</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00256">ARMISelLowering.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a45f54d04d055263cfafa769c509612fd"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a45f54d04d055263cfafa769c509612fd">llvm::ARMISD::VLD1x2_UPD</a></div><div class="ttdeci">@ VLD1x2_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00342">ARMISelLowering.h:342</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa9083ec27873d1ab4c20f259a7af4787f"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa9083ec27873d1ab4c20f259a7af4787f">llvm::InlineAsm::Constraint_Un</a></div><div class="ttdeci">@ Constraint_Un</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00268">InlineAsm.h:268</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae328404e440614fcb54df7ac51f11044"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae328404e440614fcb54df7ac51f11044">llvm::ARMISD::VST1x3_UPD</a></div><div class="ttdeci">@ VST1x3_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00355">ARMISelLowering.h:355</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aee85fe37c0da86af1536a98c888f9150"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee85fe37c0da86af1536a98c888f9150">llvm::ARMISD::VSHLIMM</a></div><div class="ttdeci">@ VSHLIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00157">ARMISelLowering.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_abb7f063013825d86c8d8d483e83d1123"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#abb7f063013825d86c8d8d483e83d1123">llvm::ARMTargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">isLegalICmpImmediate - Return true if the specified immediate is legal icmp immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19522">ARMISelLowering.cpp:19522</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aed7b9527784ba4e06dcf95704002dc24"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed7b9527784ba4e06dcf95704002dc24">llvm::ARMISD::SMULWB</a></div><div class="ttdeci">@ SMULWB</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00263">ARMISelLowering.h:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01763">SelectionDAGNodes.h:1763</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a29bc6cd8219e70572b8b113c230fea6e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a29bc6cd8219e70572b8b113c230fea6e">llvm::ARMISD::VGETLANEs</a></div><div class="ttdeci">@ VGETLANEs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00186">ARMISelLowering.h:186</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00250">TargetLowering.h:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ad1d5431c33f557cfa85e2653c7fabf8f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad1d5431c33f557cfa85e2653c7fabf8f">llvm::ARMISD::SRA_FLAG</a></div><div class="ttdeci">@ SRA_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00106">ARMISelLowering.h:106</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_abb0c61c0a16596abc08a5c2dc7fcddd8"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#abb0c61c0a16596abc08a5c2dc7fcddd8">llvm::ARMTargetLowering::makeDMB</a></div><div class="ttdeci">Instruction * makeDMB(IRBuilderBase &amp;Builder, ARM_MB::MemBOpt Domain) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21055">ARMISelLowering.cpp:21055</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a78c333b77e384722c73b2f1ecf172160"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78c333b77e384722c73b2f1ecf172160">llvm::ARMISD::VMAXVu</a></div><div class="ttdeci">@ VMAXVu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00260">ARMISelLowering.h:260</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a883cd6fb091beb1d5da94e6bf2eb086a"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a883cd6fb091beb1d5da94e6bf2eb086a">llvm::ARMISD::VQMOVNs</a></div><div class="ttdeci">@ VQMOVNs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00216">ARMISelLowering.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8cae6c5ad12cf66a9b86fe48082bd9d1">llvm::ARMISD::VLD4DUP_UPD</a></div><div class="ttdeci">@ VLD4DUP_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00341">ARMISelLowering.h:341</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_aa51b890dad3cfb69634a059af97af4f8"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#aa51b890dad3cfb69634a059af97af4f8">llvm::ARMTargetLowering::getSubtarget</a></div><div class="ttdeci">const ARMSubtarget * getSubtarget() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00566">ARMISelLowering.h:566</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a242d064c1ca083654f87ca5f7278fff9"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a242d064c1ca083654f87ca5f7278fff9">llvm::ARMISD::VADDVpu</a></div><div class="ttdeci">@ VADDVpu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00237">ARMISelLowering.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ab051a4c12430b297d1465afcb7cf8485"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ab051a4c12430b297d1465afcb7cf8485">llvm::ARMTargetLowering::PerformBRCONDCombine</a></div><div class="ttdeci">SDValue PerformBRCONDCombine(SDNode *N, SelectionDAG &amp;DAG) const</div><div class="ttdoc">PerformBRCONDCombine - Target-specific DAG combining for ARMISD::BRCOND.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l18124">ARMISelLowering.cpp:18124</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_a9823fab9646de6bf3198f3e1b87b63d3a5773efed7b44125b7228c1f1f8cef425"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a5773efed7b44125b7228c1f1f8cef425">llvm::ARM::RZ</a></div><div class="ttdeci">@ RZ</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00372">ARMISelLowering.h:372</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04630">TargetLowering.h:4630</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ab4543c9ea891307c00d497963828365c"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ab4543c9ea891307c00d497963828365c">llvm::ARMISD::VMLALVu</a></div><div class="ttdeci">@ VMLALVu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00251">ARMISelLowering.h:251</a></div></div>
<div class="ttc" id="aISDOpcodes_8h_html"><div class="ttname"><a href="ISDOpcodes_8h.html">ISDOpcodes.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ac3dd723ee353ee1368f2ff900ed799b5">llvm::ARMISD::UMAAL</a></div><div class="ttdeci">@ UMAAL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00267">ARMISelLowering.h:267</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a64c0bb0345ba1b69528dd52da797f6a7"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a64c0bb0345ba1b69528dd52da797f6a7">llvm::ARMISD::VDUPLANE</a></div><div class="ttdeci">@ VDUPLANE</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00201">ARMISelLowering.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af37e43d1efe2f7cdddcd4a7626fb5612"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af37e43d1efe2f7cdddcd4a7626fb5612">llvm::ARMISD::tSECALL</a></div><div class="ttdeci">@ tSECALL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00072">ARMISelLowering.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a73bd03dfbab0f65cbd59365be36c9637"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a73bd03dfbab0f65cbd59365be36c9637">llvm::ARMISD::CMN</a></div><div class="ttdeci">@ CMN</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00088">ARMISelLowering.h:88</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aed2014a73c494554ab58c7e78e321c0c"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aed2014a73c494554ab58c7e78e321c0c">llvm::ARMISD::VMLALVpu</a></div><div class="ttdeci">@ VMLALVpu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00253">ARMISelLowering.h:253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00027">TargetFrameLowering.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00234">TargetLibraryInfo.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9cc61b7cb18bcf3e779b574e35555f46"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cc61b7cb18bcf3e779b574e35555f46">llvm::ARMISD::INTRET_FLAG</a></div><div class="ttdeci">@ INTRET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00079">ARMISelLowering.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_afa79830ec972611f4c1d1f8e23266aa4"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#afa79830ec972611f4c1d1f8e23266aa4">llvm::ARMTargetLowering::emitLeadingFence</a></div><div class="ttdeci">Instruction * emitLeadingFence(IRBuilderBase &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdoc">Inserts in the IR a target-specific intrinsic specifying a fence.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21085">ARMISelLowering.cpp:21085</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a38281aedc70f7c707027367acd3234cb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a38281aedc70f7c707027367acd3234cb">llvm::ARMISD::ADDE</a></div><div class="ttdeci">@ ADDE</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00110">ARMISelLowering.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_adaf74e11d3b6f4feaee9dd7711e92202"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#adaf74e11d3b6f4feaee9dd7711e92202">llvm::ARMTargetLowering::allowTruncateForTailCall</a></div><div class="ttdeci">bool allowTruncateForTailCall(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19239">ARMISelLowering.cpp:19239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7fa873eda688ec241983ec07abb187bb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7fa873eda688ec241983ec07abb187bb">llvm::ARMISD::CSINV</a></div><div class="ttdeci">@ CSINV</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00320">ARMISelLowering.h:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TLSModel_html_a8911c5bfb68fc4ed3ac824f04f150120"><div class="ttname"><a href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">llvm::TLSModel::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00045">CodeGen.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a62d8f9b1392945a99d900e55b9a2727f"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a62d8f9b1392945a99d900e55b9a2727f">llvm::TargetLoweringBase::getSchedulingPreference</a></div><div class="ttdeci">Sched::Preference getSchedulingPreference() const</div><div class="ttdoc">Return target scheduling preference.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00878">TargetLowering.h:878</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a0ad154d5668d4704cbe075765d342251"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a0ad154d5668d4704cbe075765d342251">llvm::ARMTargetLowering::getABIAlignmentForCallingConv</a></div><div class="ttdeci">Align getABIAlignmentForCallingConv(Type *ArgTy, const DataLayout &amp;DL) const override</div><div class="ttdoc">Return the correct alignment for the current calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21825">ARMISelLowering.cpp:21825</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9cecd45f88e494fe8828dd3b7e566547"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9cecd45f88e494fe8828dd3b7e566547">llvm::ARMISD::VQSHRNsIMM</a></div><div class="ttdeci">@ VQSHRNsIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00170">ARMISelLowering.h:170</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a361a22a9d4bb3a3812c85f56f6b04e08"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a361a22a9d4bb3a3812c85f56f6b04e08">llvm::ARMTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize=false) const override</div><div class="ttdoc">isFPImmLegal - Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l20787">ARMISelLowering.cpp:20787</a></div></div>
<div class="ttc" id="aCodeGen_8h_html"><div class="ttname"><a href="CodeGen_8h.html">CodeGen.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a0cd0628ba1ee0cbe2f3b27056d84e31d"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0cd0628ba1ee0cbe2f3b27056d84e31d">llvm::ARMISD::VQSHLsIMM</a></div><div class="ttdeci">@ VQSHLsIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00167">ARMISelLowering.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a092ffa6880261ef3e0ca4ade2cb075ce"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a092ffa6880261ef3e0ca4ade2cb075ce">llvm::ARMTargetLowering::getMaxSupportedInterleaveFactor</a></div><div class="ttdeci">unsigned getMaxSupportedInterleaveFactor() const override</div><div class="ttdoc">Get the maximum supported factor for interleaved memory accesses.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21451">ARMISelLowering.cpp:21451</a></div></div>
<div class="ttc" id="aclassllvm_1_1ShuffleVectorInst_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html">llvm::ShuffleVectorInst</a></div><div class="ttdoc">This instruction constructs a fixed permutation of two input vectors.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l02017">Instructions.h:2017</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ae39c938299ddc0dc8534e1a05cb0c2fc"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ae39c938299ddc0dc8534e1a05cb0c2fc">llvm::ARMTargetLowering::shouldConvertFpToSat</a></div><div class="ttdeci">bool shouldConvertFpToSat(unsigned Op, EVT FPVT, EVT VT) const override</div><div class="ttdoc">Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) satur...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l13737">ARMISelLowering.cpp:13737</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a682019fb60ebfdcb1b6c12bef90e81d1">llvm::ARMISD::VLD4DUP</a></div><div class="ttdeci">@ VLD4DUP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00328">ARMISelLowering.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9a82260a4232967f7e3cf177fa2e8ced"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9a82260a4232967f7e3cf177fa2e8ced">llvm::ARMISD::VCVTN</a></div><div class="ttdeci">@ VCVTN</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00220">ARMISelLowering.h:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cda14714058f9e9eb27b0a4ec62d23bddd5">llvm::TargetLoweringBase::ScalarCondVectorVal</a></div><div class="ttdeci">@ ScalarCondVectorVal</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00240">TargetLowering.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a73ff0ebe4440fb057e9206dd88bb8c7c"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a73ff0ebe4440fb057e9206dd88bb8c7c">llvm::ARMTargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for this result type with this index.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21047">ARMISelLowering.cpp:21047</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a6cdddfff71264f7e1e744fdea34085d3"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a6cdddfff71264f7e1e744fdea34085d3">llvm::ARMTargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">void AdjustInstrPostInstrSelection(MachineInstr &amp;MI, SDNode *Node) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'hasPostISelHook' flag.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l12233">ARMISelLowering.cpp:12233</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a3a6814018ec7443c7df966784ad69064"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a3a6814018ec7443c7df966784ad69064">llvm::ARMTargetLowering::getSSPStackGuardCheck</a></div><div class="ttdeci">Function * getSSPStackGuardCheck(const Module &amp;M) const override</div><div class="ttdoc">If the target has a standard stack protection check function that performs validation and error handl...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21253">ARMISelLowering.cpp:21253</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01323">ISDOpcodes.h:1323</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a6990f5e5739473df0609344f992051a5"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a6990f5e5739473df0609344f992051a5">llvm::ARMTargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC, bool isVarArg) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l02109">ARMISelLowering.cpp:2109</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a2f59b975114229e04efb87bbc8662224"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a2f59b975114229e04efb87bbc8662224">llvm::ARMTargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00695">ARMISelLowering.h:695</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7a2ddf62b8434c6d91a878826c541dad"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7a2ddf62b8434c6d91a878826c541dad">llvm::ARMISD::MEMBARRIER_MCR</a></div><div class="ttdeci">@ MEMBARRIER_MCR</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00129">ARMISelLowering.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a0fe5e78ddb0f285dc76fcb5205114739"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a0fe5e78ddb0f285dc76fcb5205114739">llvm::ARMISD::VMLAVpu</a></div><div class="ttdeci">@ VMLAVpu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00249">ARMISelLowering.h:249</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a0a297f370d16737059a7ff5028b0b39a"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a0a297f370d16737059a7ff5028b0b39a">llvm::ARMTargetLowering::getNumInterleavedAccesses</a></div><div class="ttdeci">unsigned getNumInterleavedAccesses(VectorType *VecTy, const DataLayout &amp;DL) const</div><div class="ttdoc">Returns the number of interleaved accesses that will be generated when lowering accesses of the given...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21410">ARMISelLowering.cpp:21410</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a350cbdd9ddbb2a048799fca9d93f3993"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a350cbdd9ddbb2a048799fca9d93f3993">llvm::ARMTargetLowering::isFNegFree</a></div><div class="ttdeci">bool isFNegFree(EVT VT) const override</div><div class="ttdoc">Return true if an fneg operation is free to the point where it is never worthwhile to replace it with...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19035">ARMISelLowering.cpp:19035</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04722">TargetLowering.h:4722</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa8066b7a47eaa244762e901880980b5db"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa8066b7a47eaa244762e901880980b5db">llvm::InlineAsm::Constraint_Us</a></div><div class="ttdeci">@ Constraint_Us</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00270">InlineAsm.h:270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38acefb30e98102150caa66322bfa40dd50"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38acefb30e98102150caa66322bfa40dd50">llvm::ARMISD::CMPFP</a></div><div class="ttdeci">@ CMPFP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00090">ARMISelLowering.h:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aeb8a7ec48dfdbb30f676f1f9ed78515e">llvm::ARMISD::VLD3DUP</a></div><div class="ttdeci">@ VLD3DUP</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00327">ARMISelLowering.h:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a0ea645bf4979099839a35654aac5d755"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a0ea645bf4979099839a35654aac5d755">llvm::ARMTargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21855">ARMISelLowering.cpp:21855</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ae8db6245139cf9e51bf5d85ddb4aa40f"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ae8db6245139cf9e51bf5d85ddb4aa40f">llvm::ARMISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00123">ARMISelLowering.h:123</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a4a7509dd97b248e1d0b8e531d2e351e6"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a4a7509dd97b248e1d0b8e531d2e351e6">llvm::ARMTargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00538">ARMISelLowering.h:538</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85">llvm::ARM_MB::MemBOpt</a></div><div class="ttdeci">MemBOpt</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00058">ARMBaseInfo.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a051f7f7ea4fa4d22680fe300119e3b46"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a051f7f7ea4fa4d22680fe300119e3b46">llvm::ARMISD::VSHLu</a></div><div class="ttdeci">@ VSHLu</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00154">ARMISelLowering.h:154</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a28af47b21a8953afd3568b40acf3424d"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a28af47b21a8953afd3568b40acf3424d">llvm::ARMTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">ReplaceNodeResults - Replace the results of node with an illegal result type with new values built ou...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l10563">ARMISelLowering.cpp:10563</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a029f48a0b5e0d471de85baca7745d1a0">llvm::ARMISD::Wrapper</a></div><div class="ttdeci">@ Wrapper</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00060">ARMISelLowering.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a9982953b4608d6356bd7fe3c4c4fe9c0"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a9982953b4608d6356bd7fe3c4c4fe9c0">llvm::ARMISD::SMLALBT</a></div><div class="ttdeci">@ SMLALBT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00269">ARMISelLowering.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01485">Instructions.h:1485</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a2dd0b703d836eccdef210b88ea83908b"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a2dd0b703d836eccdef210b88ea83908b">llvm::ARMTargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdoc">isLegalAddImmediate - Return true if the specified immediate is legal add immediate,...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19538">ARMISelLowering.cpp:19538</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9a8e4197fb5bad5d7d4904093b4f2558acbf0e3975cea9782b16182528f95c39e"><div class="ttname"><a href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558acbf0e3975cea9782b16182528f95c39e">llvm::MVEVMVNModImm</a></div><div class="ttdeci">@ MVEVMVNModImm</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00991">ARMISelLowering.h:991</a></div></div>
<div class="ttc" id="aBlockVerifier_8cpp_html_ae45c7d73c0ff5d177b59153ffae77f84"><div class="ttname"><a href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a></div><div class="ttdeci">BlockVerifier::State From</div><div class="ttdef"><b>Definition:</b> <a href="BlockVerifier_8cpp_source.html#l00055">BlockVerifier.cpp:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a06e89dbcfaf0ceca94295988d35809c2">llvm::ARMISD::SUBE</a></div><div class="ttdeci">@ SUBE</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00112">ARMISelLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38aee74cff1cb1ea095617b5fa044e342db">llvm::ARMISD::CMOV</a></div><div class="ttdeci">@ CMOV</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00097">ARMISelLowering.h:97</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">llvm::Sched::Preference</a></div><div class="ttdeci">Preference</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00098">TargetLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a8dfd4ea5a4e33bdb35fcafb11d1073cb"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a8dfd4ea5a4e33bdb35fcafb11d1073cb">llvm::ARMISD::BR_JT</a></div><div class="ttdeci">@ BR_JT</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00075">ARMISelLowering.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38ad0f2aceb3ee7cd23f8b352d8580169a4"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38ad0f2aceb3ee7cd23f8b352d8580169a4">llvm::ARMISD::UQADD16b</a></div><div class="ttdeci">@ UQADD16b</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00287">ARMISelLowering.h:287</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a22e7866be85852a21786d1c32d5999a6"><div class="ttname"><a href="README-SSE_8txt.html#a22e7866be85852a21786d1c32d5999a6">model</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from where P can be anything The alignment inference code cannot handle loads from globals in static non mode because it doesn t look through the extra dyld stub load If you try vec_align ll without relocation model</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00414">README-SSE.txt:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a2af8075cd139f844ae07ed7988cbb2b7"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a2af8075cd139f844ae07ed7988cbb2b7">llvm::ARMISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00069">ARMISelLowering.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a1b478e338eb3e2c6ab20ac7462896c58"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a1b478e338eb3e2c6ab20ac7462896c58">llvm::ARMTargetLowering::isLegalT2ScaledAddressingMode</a></div><div class="ttdeci">bool isLegalT2ScaledAddressingMode(const AddrMode &amp;AM, EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l19401">ARMISelLowering.cpp:19401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a58b95af1ca96e109f85a0646a05fceb7"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a58b95af1ca96e109f85a0646a05fceb7">llvm::tgtok::TrueVal</a></div><div class="ttdeci">@ TrueVal</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00062">TGLexer.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa30160cc673227750427fdaf1e3b86ac2"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa30160cc673227750427fdaf1e3b86ac2">llvm::InlineAsm::Constraint_Uy</a></div><div class="ttdeci">@ Constraint_Uy</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00273">InlineAsm.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_aa782c58995f9a6e00cf5a8500a9a8508"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#aa782c58995f9a6e00cf5a8500a9a8508">llvm::ARMTargetLowering::ARMTargetLowering</a></div><div class="ttdeci">ARMTargetLowering(const TargetMachine &amp;TM, const ARMSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l00483">ARMISelLowering.cpp:483</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00513">Instructions.h:513</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a41f4297f00dc6d8d7445d13daf7eba26"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a41f4297f00dc6d8d7445d13daf7eba26">llvm::ARMISD::ADDC</a></div><div class="ttdeci">@ ADDC</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00109">ARMISelLowering.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00109">MCInstrItineraries.h:109</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a7304a9dad68e35cedd3286fc2d51bee5"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a7304a9dad68e35cedd3286fc2d51bee5">llvm::ARMISD::SMLALTB</a></div><div class="ttdeci">@ SMLALTB</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00270">ARMISelLowering.h:270</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38af06cac064eb63dda89fc54210230c6c7">llvm::ARMISD::VLD4LN_UPD</a></div><div class="ttdeci">@ VLD4LN_UPD</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00337">ARMISelLowering.h:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_a8173ebe603010d1784752c85e359cc85"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#a8173ebe603010d1784752c85e359cc85">llvm::ARMTargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering ...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21225">ARMISelLowering.cpp:21225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM_html_a9823fab9646de6bf3198f3e1b87b63d3a22e64a34422d7bd71ae9b19851eabb08"><div class="ttname"><a href="namespacellvm_1_1ARM.html#a9823fab9646de6bf3198f3e1b87b63d3a22e64a34422d7bd71ae9b19851eabb08">llvm::ARM::RN</a></div><div class="ttdeci">@ RN</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00369">ARMISelLowering.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">llvm::TargetLoweringBase::SelectSupportKind</a></div><div class="ttdeci">SelectSupportKind</div><div class="ttdoc">Enum that describes what type of support for selects the target has.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00238">TargetLowering.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9a8e4197fb5bad5d7d4904093b4f2558"><div class="ttname"><a href="namespacellvm.html#a9a8e4197fb5bad5d7d4904093b4f2558">llvm::VMOVModImmType</a></div><div class="ttdeci">VMOVModImmType</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00988">ARMISelLowering.h:988</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a4fdb743470b16a85839369a93cc26368"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a4fdb743470b16a85839369a93cc26368">llvm::ARMISD::VORRIMM</a></div><div class="ttdeci">@ VORRIMM</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00301">ARMISelLowering.h:301</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a609627e5fb4559af076d1b1dbb0ff536"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a609627e5fb4559af076d1b1dbb0ff536">llvm::ARMISD::VMAXVs</a></div><div class="ttdeci">@ VMAXVs</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00261">ARMISelLowering.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ac9518b8cf085f38ae07134937ad85d31"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ac9518b8cf085f38ae07134937ad85d31">llvm::ARMTargetLowering::isLegalInterleavedAccessType</a></div><div class="ttdeci">bool isLegalInterleavedAccessType(unsigned Factor, FixedVectorType *VecTy, Align Alignment, const DataLayout &amp;DL) const</div><div class="ttdoc">Returns true if VecTy is a legal interleaved access type.</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21415">ARMISelLowering.cpp:21415</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a78557d58c18ae631207ea472be421497">llvm::ARMISD::VTRN</a></div><div class="ttdeci">@ VTRN</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00210">ARMISelLowering.h:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMTargetLowering_html_ab0632dd0936481e952514e2f8e18db07"><div class="ttname"><a href="classllvm_1_1ARMTargetLowering.html#ab0632dd0936481e952514e2f8e18db07">llvm::ARMTargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l21862">ARMISelLowering.cpp:21862</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa560378630d630d0a3a1fc0589d3eb971"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa560378630d630d0a3a1fc0589d3eb971">llvm::InlineAsm::Constraint_Ut</a></div><div class="ttdeci">@ Constraint_Ut</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00271">InlineAsm.h:271</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMISD_html_a4097c262adca175c068cc59fa984dc38a84182cd89ac8df2cb9309ad6e30181fd"><div class="ttname"><a href="namespacellvm_1_1ARMISD.html#a4097c262adca175c068cc59fa984dc38a84182cd89ac8df2cb9309ad6e30181fd">llvm::ARMISD::LSLS</a></div><div class="ttdeci">@ LSLS</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8h_source.html#l00113">ARMISelLowering.h:113</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:11:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
