--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11436 paths analyzed, 6009 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.329ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_220 (SLICE_X77Y0.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_220 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.439ns (0.861 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_220
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA12  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X77Y0.A2       net (fanout=15)       4.241   usr/rx_data<28>
    SLICE_X77Y0.CLK      Tas                   0.073   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<223>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/Mmux_data[220]_rx_data_i[12]_MUX_2573_o11
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_220
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (0.614ns logic, 4.241ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_204 (SLICE_X77Y2.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_204 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.439ns (0.861 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_204
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA12  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X77Y2.A3       net (fanout=15)       4.122   usr/rx_data<28>
    SLICE_X77Y2.CLK      Tas                   0.073   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<207>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/Mmux_data[204]_rx_data_i[12]_MUX_2589_o11
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_204
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (0.614ns logic, 4.122ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_188 (SLICE_X78Y3.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_188 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.604ns (Levels of Logic = 1)
  Clock Path Skew:      -0.441ns (0.859 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_188
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDATA12  Tgtxcko_RXDATA        0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X78Y3.A6       net (fanout=15)       4.033   usr/rx_data<28>
    SLICE_X78Y3.CLK      Tas                   0.030   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<191>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/Mmux_data[188]_rx_data_i[12]_MUX_2605_o11
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_188
    -------------------------------------------------  ---------------------------
    Total                                      4.604ns (0.571ns logic, 4.033ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X4Y0.DIADI26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_199 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.548 - 0.392)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_199 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X77Y3.DMUX       Tshcko                0.129   usr/link_tracking_1_inst/track_rx_data<195>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_199
    RAMB36_X4Y0.DIADI26    net (fanout=1)        0.248   usr/link_tracking_1_inst/track_rx_data<199>
    RAMB36_X4Y0.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.069ns logic, 0.248ns route)
                                                         (-38.5% logic, 138.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X4Y0.DIADI28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_201 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.548 - 0.390)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_201 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X78Y0.BQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<203>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_201
    RAMB36_X4Y0.DIADI28    net (fanout=1)        0.264   usr/link_tracking_1_inst/track_rx_data<201>
    RAMB36_X4Y0.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.181ns (-0.083ns logic, 0.264ns route)
                                                         (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X3Y0.DIBDI23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_169 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.561 - 0.406)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_169 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y2.BQ         Tcko                  0.115   usr/link_tracking_1_inst/track_rx_data<171>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_169
    RAMB36_X3Y0.DIBDI23    net (fanout=1)        0.262   usr/link_tracking_1_inst/track_rx_data<169>
    RAMB36_X3Y0.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.179ns (-0.083ns logic, 0.262ns route)
                                                         (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.149ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X36Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.514 - 1.438)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y120.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X24Y101.D5     net (fanout=2)        1.073   system/rst/d25
    SLICE_X24Y101.D      Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y59.CE      net (fanout=2)        2.428   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y59.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (0.689ns logic, 3.501ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (1.514 - 1.439)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y101.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X24Y101.D4     net (fanout=1)        0.395   system/rst/d25_d
    SLICE_X24Y101.D      Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y59.CE      net (fanout=2)        2.428   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y59.CLK     Tceck                 0.284   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.512ns (0.689ns logic, 2.823ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X26Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (1.475 - 1.438)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y120.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X24Y101.D5     net (fanout=2)        1.073   system/rst/d25
    SLICE_X24Y101.D      Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y66.CE      net (fanout=2)        1.598   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y66.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (0.689ns logic, 2.671ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (1.475 - 1.439)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y101.AQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X24Y101.D4     net (fanout=1)        0.395   system/rst/d25_d
    SLICE_X24Y101.D      Tilo                  0.068   system/ip_mac/mac_addr_0_LDC
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X26Y66.CE      net (fanout=2)        1.598   system/rst/d25_d25_d_AND_3_o
    SLICE_X26Y66.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.689ns logic, 1.993ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X20Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (1.347 - 1.438)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y119.A      Treg                  1.577   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X21Y120.A6     net (fanout=2)        0.363   system/rst/clkdiv/rst_b
    SLICE_X21Y120.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X20Y126.SR     net (fanout=7)        0.960   system/rst/clkdiv/rst_b_inv
    SLICE_X20Y126.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.893ns logic, 1.323ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X94Y102.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y102.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X94Y102.A5     net (fanout=2)        0.080   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X94Y102.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X96Y108.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.140ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y108.DQ     Tcko                  0.115   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X96Y108.D4     net (fanout=2)        0.102   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X96Y108.CLK    Tah         (-Th)     0.077   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.140ns (0.038ns logic, 0.102ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X20Y120.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y120.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X20Y120.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X20Y120.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13540 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.252ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2 (SLICE_X68Y130.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.662 - 0.767)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X68Y153.B1     net (fanout=2)        1.964   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X68Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y130.D3     net (fanout=49)       2.253   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (0.869ns logic, 6.243ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.662 - 0.769)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y130.CQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X68Y153.B5     net (fanout=1)        1.663   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X68Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y130.D3     net (fanout=49)       2.253   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (0.869ns logic, 5.942ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.662 - 0.707)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y151.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X67Y130.D2     net (fanout=14)       2.020   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_2
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (0.757ns logic, 4.046ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3 (SLICE_X68Y130.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.662 - 0.767)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X68Y153.B1     net (fanout=2)        1.964   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X68Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y130.D3     net (fanout=49)       2.253   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (0.869ns logic, 6.243ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.662 - 0.769)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y130.CQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X68Y153.B5     net (fanout=1)        1.663   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X68Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y130.D3     net (fanout=49)       2.253   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (0.869ns logic, 5.942ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.662 - 0.707)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y151.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X67Y130.D2     net (fanout=14)       2.020   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_3
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (0.757ns logic, 4.046ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4 (SLICE_X68Y130.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 3)
  Clock Path Skew:      -0.105ns (0.662 - 0.767)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y129.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload_sig
    SLICE_X68Y153.B1     net (fanout=2)        1.964   system/phy_en.phy_ipb_ctrl/udp_if/pkt_byteswap
    SLICE_X68Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y130.D3     net (fanout=49)       2.253   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (0.869ns logic, 6.243ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.662 - 0.769)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y130.CQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X68Y153.B5     net (fanout=1)        1.663   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_payload_drop_sig
    SLICE_X68Y153.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/next_addr_block.addr_int<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/pkt_drop_payload1
    SLICE_X67Y130.D3     net (fanout=49)       2.253   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_payload
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (0.869ns logic, 5.942ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.662 - 0.707)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i to system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y151.AQ     Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X67Y130.D2     net (fanout=14)       2.020   system/phy_en.phy_ipb_ctrl/udp_if/payload/address_block.low_addr_i
    SLICE_X67Y130.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o1
    SLICE_X66Y142.A4     net (fanout=12)       0.915   system/phy_en.phy_ipb_ctrl/udp_if/payload/mac_rx_valid_low_addr_AND_250_o
    SLICE_X66Y142.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CE     net (fanout=2)        1.111   system/phy_en.phy_ipb_ctrl/udp_if/payload/_n0676_inv
    SLICE_X68Y130.CLK    Tceck                 0.284   system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.payload_len_4
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (0.757ns logic, 4.046ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y98.AQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_0
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT0 net (fanout=1)        0.520   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<0>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.083ns (-0.437ns logic, 0.520ns route)
                                                                 (-526.5% logic, 626.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCLKCORCNT1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.777 - 0.713)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X97Y98.BQ                Tcko                  0.270   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<2>
                                                                 system/phy_en.phy_eth/sgmii/rxclkcorcnt_r_1
    TEMAC_X0Y1.PHYEMACRXCLKCORCNT1 net (fanout=1)        0.524   system/phy_en.phy_eth/sgmii/rxclkcorcnt_r<1>
    TEMAC_X0Y1.PHYEMACGTXCLK       Tmacckd_CORCNT(-Th)     0.707   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                 system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------------  ---------------------------
    Total                                                0.087ns (-0.437ns logic, 0.524ns route)
                                                                 (-502.3% logic, 602.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y29.ADDRARDADDRL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_3 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.193ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.449 - 0.301)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_3 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y150.AQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/addra<6>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/addra_3
    RAMB36_X4Y29.ADDRARDADDRL6 net (fanout=2)        0.192   system/phy_en.phy_ipb_ctrl/udp_if/addra<3>
    RAMB36_X4Y29.CLKARDCLKL    Trckc_ADDRA (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.193ns (0.001ns logic, 0.192ns route)
                                                             (0.5% logic, 99.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.060ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X96Y64.A2), 320 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.963ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X97Y63.D1      net (fanout=537)      2.080   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X97Y63.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X98Y63.B1      net (fanout=10)       0.734   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X98Y63.COUT    Topcyb                0.404   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.CMUX    Tcinc                 0.253   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X96Y64.B1      net (fanout=1)        0.603   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X96Y64.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X96Y64.A2      net (fanout=1)        0.478   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X96Y64.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.963ns (1.313ns logic, 5.650ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.905ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X99Y63.B3      net (fanout=537)      2.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X99Y63.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X98Y63.C1      net (fanout=26)       0.746   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X98Y63.COUT    Topcyc                0.338   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.CMUX    Tcinc                 0.253   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X96Y64.B1      net (fanout=1)        0.603   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<6>
    SLICE_X96Y64.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X96Y64.A2      net (fanout=1)        0.478   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X96Y64.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (1.247ns logic, 5.658ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.894ns (Levels of Logic = 6)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X97Y63.D1      net (fanout=537)      2.080   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X97Y63.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X98Y63.B1      net (fanout=10)       0.734   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X98Y63.COUT    Topcyb                0.404   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.DMUX    Tcind                 0.328   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X96Y64.B3      net (fanout=1)        0.459   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<7>
    SLICE_X96Y64.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>_SW0
    SLICE_X96Y64.A2      net (fanout=1)        0.478   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/N01
    SLICE_X96Y64.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.894ns (1.388ns logic, 5.506ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X96Y64.A1), 248 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.787ns (Levels of Logic = 7)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X97Y63.D1      net (fanout=537)      2.080   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X97Y63.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X98Y63.B1      net (fanout=10)       0.734   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X98Y63.COUT    Topcyb                0.404   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190532
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X98Y65.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X98Y65.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X98Y66.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X98Y66.AMUX    Tcina                 0.228   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X96Y64.A1      net (fanout=1)        0.842   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X96Y64.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.787ns (1.376ns logic, 5.411ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 7)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X99Y63.B3      net (fanout=537)      2.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X99Y63.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X98Y63.C1      net (fanout=26)       0.746   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X98Y63.COUT    Topcyc                0.338   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X98Y65.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X98Y65.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X98Y66.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X98Y66.AMUX    Tcina                 0.228   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X96Y64.A1      net (fanout=1)        0.842   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X96Y64.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (1.310ns logic, 5.419ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 7)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X97Y63.D1      net (fanout=537)      2.080   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X97Y63.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping_addr<1>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n019061
    SLICE_X98Y63.C3      net (fanout=10)       0.620   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n01905
    SLICE_X98Y63.COUT    Topcyc                0.338   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_n0190631
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X98Y64.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X98Y65.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X98Y65.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X98Y66.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X98Y66.AMUX    Tcina                 0.228   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X96Y64.A1      net (fanout=1)        0.842   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X96Y64.CLK     Tas                   0.030   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (1.310ns logic, 5.297ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6 (SLICE_X89Y77.B3), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.566ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X92Y75.A4      net (fanout=537)      2.209   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X92Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/load_data.load_buf_int
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o1
    SLICE_X90Y77.C3      net (fanout=5)        0.643   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o
    SLICE_X90Y77.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.addr_to_set_buf<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Mmux_n010341
    SLICE_X89Y77.C3      net (fanout=4)        0.739   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_lut<3>
    SLICE_X89Y77.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>11
    SLICE_X89Y77.B3      net (fanout=1)        0.456   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>
    SLICE_X89Y77.CLK     Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_xor<6>11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.566ns (0.764ns logic, 5.802ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X92Y75.A4      net (fanout=537)      2.209   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X92Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/load_data.load_buf_int
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o1
    SLICE_X90Y78.C6      net (fanout=5)        0.552   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o
    SLICE_X90Y78.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.addr_to_set_buf<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Mmux_n010321
    SLICE_X89Y77.C2      net (fanout=5)        0.611   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_lut<1>
    SLICE_X89Y77.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>11
    SLICE_X89Y77.B3      net (fanout=1)        0.456   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>
    SLICE_X89Y77.CLK     Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_xor<6>11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (0.764ns logic, 5.583ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.274ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.717 - 0.779)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y75.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X74Y61.A4      net (fanout=140)      1.755   system/mac_rx_valid<0>
    SLICE_X74Y61.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X92Y75.A4      net (fanout=537)      2.209   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X92Y75.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/load_data.load_buf_int
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o1
    SLICE_X90Y77.B1      net (fanout=5)        0.785   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/rx_reset_mac_rx_valid_OR_227_o
    SLICE_X90Y77.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.addr_to_set_buf<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Mmux_n010351
    SLICE_X89Y77.C5      net (fanout=3)        0.305   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_lut<4>
    SLICE_X89Y77.C       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>11
    SLICE_X89Y77.B3      net (fanout=1)        0.456   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_cy<4>
    SLICE_X89Y77.CLK     Tas                   0.070   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr<4>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Madd_next_addr.addr_int[6]_GND_188_o_add_20_OUT_xor<6>11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/next_addr.next_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      6.274ns (0.764ns logic, 5.510ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXRUNDISP), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.365 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X97Y88.AQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r
    TEMAC_X0Y0.PHYEMACRXRUNDISP net (fanout=1)        0.240   system/amc_p0_en.amc_p0_eth/basex/rxrundisp_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_DISP(-Th)     0.281   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.057ns (-0.183ns logic, 0.240ns route)
                                                              (-321.1% logic, 421.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X6Y15.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.481 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X96Y74.AQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_4
    RAMB36_X6Y15.DIADI4     net (fanout=1)        0.257   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<4>
    RAMB36_X6Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.174ns (-0.083ns logic, 0.257ns route)
                                                          (-47.7% logic, 147.7% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X6Y15.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_7 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.481 - 0.328)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X96Y74.DQ         Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_7
    RAMB36_X6Y15.DIADI7     net (fanout=1)        0.261   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<7>
    RAMB36_X6Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.178ns (-0.083ns logic, 0.261ns route)
                                                          (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.143ns (1.603 - 1.460)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y119.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.A4      net (fanout=22)       3.817   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.453   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (0.767ns logic, 5.270ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.143ns (1.603 - 1.460)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y119.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y67.A2      net (fanout=23)       3.579   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y67.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.453   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (0.851ns logic, 5.032ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (1.603 - 1.460)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y119.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.678   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (0.499ns logic, 4.678ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y67.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.488 - 1.460)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y119.DQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.A4      net (fanout=22)       3.817   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y67.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y67.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y67.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (0.733ns logic, 4.072ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.488 - 1.460)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y119.DMUX   Tshcko                0.465   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y67.A2      net (fanout=23)       3.579   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y67.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y67.CE      net (fanout=2)        0.255   system/cdce_synch/_n0067_inv
    SLICE_X30Y67.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.651ns (0.817ns logic, 3.834ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X9Y116.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y116.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X9Y116.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X9Y116.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X9Y119.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y119.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y119.C5      net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X9Y119.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_6 (SLICE_X9Y117.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_6 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_6 to system/cdce_synch/cdce_control.timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y117.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/cdce_control.timer_6
    SLICE_X9Y117.C5      net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_6
    SLICE_X9Y117.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_7
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT171
                                                       system/cdce_synch/cdce_control.timer_6
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X11Y75.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X34Y20.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.643ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X45Y72.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.249ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (3.085 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y26.A1      net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y72.SR      net (fanout=15)       1.742   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.249ns (1.714ns logic, 13.535ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.192ns (3.085 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y79.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X64Y26.A3      net (fanout=35)       2.841   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y72.SR      net (fanout=15)       1.742   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.483ns (1.714ns logic, 12.769ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.212ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (3.085 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X64Y26.A5      net (fanout=69)       2.570   system/ipb_arb/src<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y72.SR      net (fanout=15)       1.742   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     14.212ns (1.714ns logic, 12.498ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X45Y72.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.249ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (3.085 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y26.A1      net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y72.SR      net (fanout=15)       1.742   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.249ns (1.714ns logic, 13.535ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.483ns (Levels of Logic = 9)
  Clock Path Skew:      -0.192ns (3.085 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y79.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X64Y26.A3      net (fanout=35)       2.841   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y72.SR      net (fanout=15)       1.742   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.483ns (1.714ns logic, 12.769ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.212ns (Levels of Logic = 9)
  Clock Path Skew:      -0.189ns (3.085 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X64Y26.A5      net (fanout=69)       2.570   system/ipb_arb/src<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X45Y72.SR      net (fanout=15)       1.742   system/sram2_if/sramInterface/_n0147
    SLICE_X45Y72.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     14.212ns (1.714ns logic, 12.498ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_25 (SLICE_X35Y80.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.711ns (Levels of Logic = 9)
  Clock Path Skew:      -0.325ns (2.949 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y26.A1      net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y80.SR      net (fanout=15)       1.204   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     14.711ns (1.714ns logic, 12.997ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.945ns (Levels of Logic = 9)
  Clock Path Skew:      -0.328ns (2.949 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y79.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X64Y26.A3      net (fanout=35)       2.841   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y80.SR      net (fanout=15)       1.204   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.945ns (1.714ns logic, 12.231ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.674ns (Levels of Logic = 9)
  Clock Path Skew:      -0.325ns (2.949 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X64Y26.A5      net (fanout=69)       2.570   system/ipb_arb/src<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.B4      net (fanout=39)       0.673   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X54Y72.BMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X52Y70.C2      net (fanout=1)        0.716   system/ipb_fabric/N36
    SLICE_X52Y70.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D3      net (fanout=33)       0.357   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X52Y70.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X27Y87.B2      net (fanout=4)        2.332   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X27Y87.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X27Y87.A2      net (fanout=7)        0.600   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X27Y87.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.done
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X26Y88.A5      net (fanout=7)        0.324   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X26Y88.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X35Y80.SR      net (fanout=15)       1.204   system/sram2_if/sramInterface/_n0147
    SLICE_X35Y80.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<24>
                                                       system/sram2_if/sramInterface/DATA_O_25
    -------------------------------------------------  ---------------------------
    Total                                     13.674ns (1.714ns logic, 11.960ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_6 (SLICE_X57Y73.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_6 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 2)
  Clock Path Skew:      0.145ns (1.488 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_6 to system/sram2_if/sramInterface/ADDR_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y80.CQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_6
    SLICE_X57Y73.C5      net (fanout=2)        0.219   system/ipb_from_masters[2]_ipb_addr<6>
    SLICE_X57Y73.C       Tilo                  0.034   system/sram_w[2]_addr<6>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr291
    SLICE_X57Y73.D3      net (fanout=82)       0.117   user_ipb_mosi[0]_ipb_addr<6>
    SLICE_X57Y73.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<6>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O181
                                                       system/sram2_if/sramInterface/ADDR_O_6
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.075ns logic, 0.336ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.488 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X57Y73.C3      net (fanout=69)       0.204   system/ipb_arb/src<0>
    SLICE_X57Y73.C       Tilo                  0.034   system/sram_w[2]_addr<6>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr291
    SLICE_X57Y73.D3      net (fanout=82)       0.117   user_ipb_mosi[0]_ipb_addr<6>
    SLICE_X57Y73.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<6>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O181
                                                       system/sram2_if/sramInterface/ADDR_O_6
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.075ns logic, 0.321ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.488 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X57Y73.C1      net (fanout=68)       0.302   system/ipb_arb/src<1>
    SLICE_X57Y73.C       Tilo                  0.034   system/sram_w[2]_addr<6>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr291
    SLICE_X57Y73.D3      net (fanout=82)       0.117   user_ipb_mosi[0]_ipb_addr<6>
    SLICE_X57Y73.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<6>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O181
                                                       system/sram2_if/sramInterface/ADDR_O_6
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.075ns logic, 0.419ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X41Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.AQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X41Y38.A5      net (fanout=3)        0.066   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X41Y38.CLK     Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.016ns logic, 0.066ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_13 (SLICE_X56Y74.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.488 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X56Y74.C6      net (fanout=69)       0.198   system/ipb_arb/src<0>
    SLICE_X56Y74.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y74.D3      net (fanout=8)        0.129   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y74.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.055ns logic, 0.327ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 2)
  Clock Path Skew:      0.145ns (1.488 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y82.BQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_13
    SLICE_X56Y74.C4      net (fanout=2)        0.310   system/ipb_from_masters[2]_ipb_addr<13>
    SLICE_X56Y74.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y74.D3      net (fanout=8)        0.129   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y74.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.055ns logic, 0.439ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 2)
  Clock Path Skew:      0.093ns (1.488 - 1.395)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X56Y74.C5      net (fanout=68)       0.267   system/ipb_arb/src<1>
    SLICE_X56Y74.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X56Y74.D3      net (fanout=8)        0.129   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X56Y74.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.055ns logic, 0.396ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X11Y75.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10703696 paths analyzed, 14432 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.219ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y24.WEAU0), 13319 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.998ns (Levels of Logic = 13)
  Clock Path Skew:      -0.136ns (1.490 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y71.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X64Y26.A1         net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X57Y38.B4         net (fanout=438)      1.249   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X57Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X56Y58.B4         net (fanout=1)        1.125   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X56Y58.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X56Y57.C5         net (fanout=6)        0.330   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X56Y57.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000071<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.A4         net (fanout=1)        0.586   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X54Y58.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X54Y58.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X68Y36.B1         net (fanout=59)       2.344   system/ipb_usr_fabric/n0398<0>
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU0      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.998ns (1.901ns logic, 18.097ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.667ns (Levels of Logic = 11)
  Clock Path Skew:      -0.136ns (1.490 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y71.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X64Y26.A1         net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5         net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3         net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y68.A6         net (fanout=39)       0.121   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y68.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X68Y36.B2         net (fanout=3)        2.480   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU0      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.667ns (1.765ns logic, 17.902ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_28 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.608ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (1.490 - 1.512)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_28 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y86.AQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_28
    SLICE_X56Y72.D4         net (fanout=2)        1.088   system/ipb_from_masters[2]_ipb_addr<28>
    SLICE_X56Y72.D          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<28>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr211
    SLICE_X52Y72.D2         net (fanout=4)        0.919   user_ipb_mosi[0]_ipb_addr<28>
    SLICE_X52Y72.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X52Y64.C2         net (fanout=2)        0.873   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X52Y64.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o3
    SLICE_X52Y64.A3         net (fanout=2)        0.358   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
    SLICE_X52Y64.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o_SW0
    SLICE_X57Y65.B4         net (fanout=2)        0.696   system/ipb_usr_fabric/N18
    SLICE_X57Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X55Y57.D2         net (fanout=4)        1.119   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X55Y57.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_1127_o11
    SLICE_X56Y57.C2         net (fanout=4)        0.664   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X56Y57.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000071<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.A4         net (fanout=1)        0.586   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X54Y58.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X54Y58.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X68Y36.B1         net (fanout=59)       2.344   system/ipb_usr_fabric/n0398<0>
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU0      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.608ns (2.105ns logic, 17.503ns route)
                                                          (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y24.WEAU1), 13319 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.998ns (Levels of Logic = 13)
  Clock Path Skew:      -0.136ns (1.490 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y71.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X64Y26.A1         net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X57Y38.B4         net (fanout=438)      1.249   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X57Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X56Y58.B4         net (fanout=1)        1.125   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X56Y58.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X56Y57.C5         net (fanout=6)        0.330   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X56Y57.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000071<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.A4         net (fanout=1)        0.586   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X54Y58.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X54Y58.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X68Y36.B1         net (fanout=59)       2.344   system/ipb_usr_fabric/n0398<0>
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU1      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.998ns (1.901ns logic, 18.097ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.667ns (Levels of Logic = 11)
  Clock Path Skew:      -0.136ns (1.490 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y71.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X64Y26.A1         net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5         net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3         net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y68.A6         net (fanout=39)       0.121   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y68.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X68Y36.B2         net (fanout=3)        2.480   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU1      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.667ns (1.765ns logic, 17.902ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_28 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.608ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (1.490 - 1.512)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_28 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y86.AQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_28
    SLICE_X56Y72.D4         net (fanout=2)        1.088   system/ipb_from_masters[2]_ipb_addr<28>
    SLICE_X56Y72.D          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<28>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr211
    SLICE_X52Y72.D2         net (fanout=4)        0.919   user_ipb_mosi[0]_ipb_addr<28>
    SLICE_X52Y72.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X52Y64.C2         net (fanout=2)        0.873   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X52Y64.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o3
    SLICE_X52Y64.A3         net (fanout=2)        0.358   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
    SLICE_X52Y64.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o_SW0
    SLICE_X57Y65.B4         net (fanout=2)        0.696   system/ipb_usr_fabric/N18
    SLICE_X57Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X55Y57.D2         net (fanout=4)        1.119   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X55Y57.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_1127_o11
    SLICE_X56Y57.C2         net (fanout=4)        0.664   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X56Y57.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000071<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.A4         net (fanout=1)        0.586   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X54Y58.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X54Y58.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X68Y36.B1         net (fanout=59)       2.344   system/ipb_usr_fabric/n0398<0>
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU1      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.608ns (2.105ns logic, 17.503ns route)
                                                          (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X5Y24.WEAU2), 13319 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.998ns (Levels of Logic = 13)
  Clock Path Skew:      -0.136ns (1.490 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y71.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X64Y26.A1         net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X57Y38.B4         net (fanout=438)      1.249   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X57Y38.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X56Y58.B4         net (fanout=1)        1.125   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X56Y58.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X56Y57.C5         net (fanout=6)        0.330   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X56Y57.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000071<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.A4         net (fanout=1)        0.586   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X54Y58.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X54Y58.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X68Y36.B1         net (fanout=59)       2.344   system/ipb_usr_fabric/n0398<0>
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU2      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.998ns (1.901ns logic, 18.097ns route)
                                                          (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.667ns (Levels of Logic = 11)
  Clock Path Skew:      -0.136ns (1.490 - 1.626)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y71.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X64Y26.A1         net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5         net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3         net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y68.A6         net (fanout=39)       0.121   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X53Y68.A          Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X68Y36.B2         net (fanout=3)        2.480   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU2      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.667ns (1.765ns logic, 17.902ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_28 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.608ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (1.490 - 1.512)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_28 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y86.AQ         Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<31>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/addr_28
    SLICE_X56Y72.D4         net (fanout=2)        1.088   system/ipb_from_masters[2]_ipb_addr<28>
    SLICE_X56Y72.D          Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<28>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr211
    SLICE_X52Y72.D2         net (fanout=4)        0.919   user_ipb_mosi[0]_ipb_addr<28>
    SLICE_X52Y72.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X52Y64.C2         net (fanout=2)        0.873   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
    SLICE_X52Y64.C          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o3
    SLICE_X52Y64.A3         net (fanout=2)        0.358   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
    SLICE_X52Y64.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o_SW0
    SLICE_X57Y65.B4         net (fanout=2)        0.696   system/ipb_usr_fabric/N18
    SLICE_X57Y65.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X55Y57.D2         net (fanout=4)        1.119   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_875_o
    SLICE_X55Y57.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_1127_o11
    SLICE_X56Y57.C2         net (fanout=4)        0.664   system/ipb_usr_fabric/GND_364_o_INV_1127_o1
    SLICE_X56Y57.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000071<0>
                                                          system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.A4         net (fanout=1)        0.586   system/ipb_usr_fabric/Mmux_n03981
    SLICE_X54Y58.A          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039812
    SLICE_X54Y58.B3         net (fanout=1)        0.346   system/ipb_usr_fabric/Mmux_n039811
    SLICE_X54Y58.B          Tilo                  0.068   system/ipb_usr_fabric/n0398<0>
                                                          system/ipb_usr_fabric/Mmux_n039813
    SLICE_X68Y36.B1         net (fanout=59)       2.344   system/ipb_usr_fabric/n0398<0>
    SLICE_X68Y36.BMUX       Tilo                  0.233   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[12]_ipb_strobe11
    SLICE_X68Y36.A5         net (fanout=2)        0.314   user_ipb_mosi[12]_ipb_strobe
    SLICE_X68Y36.A          Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/last_ipb_strobe
                                                          usr/link_trigger_inst/ipb_trigger_inst/ipb_miso_o_ipb_ack1
    SLICE_X52Y46.B4         net (fanout=1)        1.484   user_ipb_miso[12]_ipb_ack
    SLICE_X52Y46.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X52Y46.A6         net (fanout=1)        0.125   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X52Y46.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X64Y95.A2         net (fanout=18)       2.986   system/ipb_from_fabric_ipb_ack
    SLICE_X64Y95.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B3         net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X64Y95.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X70Y112.A1        net (fanout=7)        1.686   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X70Y112.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X5Y24.WEAU2      net (fanout=64)       1.575   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X5Y24.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.608ns (2.105ns logic, 17.503ns route)
                                                          (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_4 (SLICE_X14Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_20 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_20 to system/mst.i2c_m/u2/slaveaddress_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.AQ      Tcko                  0.115   system/regs_from_ipbus<14><23>
                                                       system/ipb_sys_regs/regs_14_20
    SLICE_X14Y39.AX      net (fanout=3)        0.110   system/regs_from_ipbus<14><20>
    SLICE_X14Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/slaveaddress_reg<6>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.026ns logic, 0.110ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_5 (SLICE_X14Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_21 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_21 to system/mst.i2c_m/u2/slaveaddress_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.BQ      Tcko                  0.115   system/regs_from_ipbus<14><23>
                                                       system/ipb_sys_regs/regs_14_21
    SLICE_X14Y39.BX      net (fanout=3)        0.110   system/regs_from_ipbus<14><21>
    SLICE_X14Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/slaveaddress_reg<6>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.026ns logic, 0.110ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point system/mst.i2c_m/u2/slaveaddress_reg_6 (SLICE_X14Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_14_22 (FF)
  Destination:          system/mst.i2c_m/u2/slaveaddress_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.708 - 0.601)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_14_22 to system/mst.i2c_m/u2/slaveaddress_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y40.CQ      Tcko                  0.115   system/regs_from_ipbus<14><23>
                                                       system/ipb_sys_regs/regs_14_22
    SLICE_X14Y39.CX      net (fanout=3)        0.110   system/regs_from_ipbus<14><22>
    SLICE_X14Y39.CLK     Tckdi       (-Th)     0.089   system/mst.i2c_m/u2/slaveaddress_reg<6>
                                                       system/mst.i2c_m/u2/slaveaddress_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.026ns logic, 0.110ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y28.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1636 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.672ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_31 (SLICE_X49Y64.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.271ns (Levels of Logic = 9)
  Clock Path Skew:      -0.196ns (3.078 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y26.A1      net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y64.D2      net (fanout=70)       2.389   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y64.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     14.271ns (1.064ns logic, 13.207ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.505ns (Levels of Logic = 9)
  Clock Path Skew:      -0.199ns (3.078 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y79.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X64Y26.A3      net (fanout=35)       2.841   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y64.D2      net (fanout=70)       2.389   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y64.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     13.505ns (1.064ns logic, 12.441ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.234ns (Levels of Logic = 9)
  Clock Path Skew:      -0.196ns (3.078 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X64Y26.A5      net (fanout=69)       2.570   system/ipb_arb/src<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y64.D2      net (fanout=70)       2.389   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y64.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     13.234ns (1.064ns logic, 12.170ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_30 (SLICE_X49Y64.B4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.068ns (Levels of Logic = 9)
  Clock Path Skew:      -0.196ns (3.078 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y26.A1      net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y64.B4      net (fanout=70)       2.186   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y64.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     14.068ns (1.064ns logic, 13.004ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.302ns (Levels of Logic = 9)
  Clock Path Skew:      -0.199ns (3.078 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y79.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X64Y26.A3      net (fanout=35)       2.841   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y64.B4      net (fanout=70)       2.186   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y64.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     13.302ns (1.064ns logic, 12.238ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.031ns (Levels of Logic = 9)
  Clock Path Skew:      -0.196ns (3.078 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X64Y26.A5      net (fanout=69)       2.570   system/ipb_arb/src<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y64.B4      net (fanout=70)       2.186   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y64.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     13.031ns (1.064ns logic, 11.967ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_9 (SLICE_X48Y62.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.021ns (Levels of Logic = 9)
  Clock Path Skew:      -0.199ns (3.075 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X64Y26.A1      net (fanout=68)       3.607   system/ipb_arb/src<1>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X48Y62.D2      net (fanout=70)       2.139   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X48Y62.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT361
                                                       system/sram1_if/sramInterface/data_i_r_9
    -------------------------------------------------  ---------------------------
    Total                                     14.021ns (1.064ns logic, 12.957ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      13.255ns (Levels of Logic = 9)
  Clock Path Skew:      -0.202ns (3.075 - 3.277)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y79.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X64Y26.A3      net (fanout=35)       2.841   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X48Y62.D2      net (fanout=70)       2.139   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X48Y62.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT361
                                                       system/sram1_if/sramInterface/data_i_r_9
    -------------------------------------------------  ---------------------------
    Total                                     13.255ns (1.064ns logic, 12.191ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_9 (FF)
  Requirement:          32.000ns
  Data Path Delay:      12.984ns (Levels of Logic = 9)
  Clock Path Skew:      -0.199ns (3.075 - 3.274)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y71.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X64Y26.A5      net (fanout=69)       2.570   system/ipb_arb/src<0>
    SLICE_X64Y26.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y68.D5      net (fanout=438)      2.730   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y68.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y68.B3      net (fanout=1)        0.454   system/ipb_fabric/N01
    SLICE_X53Y68.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A5      net (fanout=39)       0.468   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y72.A       Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_990_o2
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C5      net (fanout=33)       1.854   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X43Y46.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X43Y46.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X43Y46.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X47Y41.A3      net (fanout=7)        0.758   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X47Y41.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.done
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X43Y48.A5      net (fanout=3)        0.608   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X43Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X48Y62.D2      net (fanout=70)       2.139   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X48Y62.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<9>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT361
                                                       system/sram1_if/sramInterface/data_i_r_9
    -------------------------------------------------  ---------------------------
    Total                                     12.984ns (1.064ns logic, 11.920ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_rr_33 (SLICE_X45Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/data_i_r_33 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_rr_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/data_i_r_33 to system/sram1_if/sramInterface/data_i_rr_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y54.CQ      Tcko                  0.098   system/sram1_if/sramInterface/data_i_r<35>
                                                       system/sram1_if/sramInterface/data_i_r_33
    SLICE_X45Y54.B5      net (fanout=1)        0.064   system/sram1_if/sramInterface/data_i_r<33>
    SLICE_X45Y54.CLK     Tah         (-Th)     0.080   system/sram1_if/sramInterface/data_i_r<35>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT1361
                                                       system/sram1_if/sramInterface/data_i_rr_33
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (0.018ns logic, 0.064ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X29Y35.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y35.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X29Y35.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X29Y35.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/CE1_B_O (SLICE_X49Y38.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterface/control_process.readState_FSM_FFd2 (FF)
  Destination:          system/sram1_if/sramInterface/CE1_B_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.744 - 0.639)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterface/control_process.readState_FSM_FFd2 to system/sram1_if/sramInterface/CE1_B_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.BQ      Tcko                  0.098   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
    SLICE_X49Y38.C6      net (fanout=8)        0.149   system/sram1_if/sramInterface/control_process.readState_FSM_FFd2
    SLICE_X49Y38.CLK     Tah         (-Th)     0.056   system/sram_w[1]_ce1_b
                                                       system/sram1_if/sramInterface/Mmux_control_process.readState[1]_X_72_o_Mux_26_o14
                                                       system/sram1_if/sramInterface/CE1_B_O
    -------------------------------------------------  ---------------------------
    Total                                      0.191ns (0.042ns logic, 0.149ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X34Y20.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.412ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (SLICE_X59Y88.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.908 - 0.962)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y107.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X63Y107.A3     net (fanout=2)        0.713   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X63Y107.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y102.D5     net (fanout=2)        0.597   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.791ns logic, 2.484ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.908 - 0.960)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y105.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X60Y105.A1     net (fanout=2)        0.607   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X60Y105.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D3     net (fanout=2)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.791ns logic, 2.485ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.908 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y106.BQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X60Y105.A2     net (fanout=2)        0.596   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X60Y105.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D3     net (fanout=2)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (0.791ns logic, 2.474ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (SLICE_X59Y88.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.908 - 0.962)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y107.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X63Y107.A3     net (fanout=2)        0.713   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X63Y107.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y102.D5     net (fanout=2)        0.597   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.791ns logic, 2.484ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.908 - 0.960)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y105.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X60Y105.A1     net (fanout=2)        0.607   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X60Y105.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D3     net (fanout=2)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.791ns logic, 2.485ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.908 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y106.BQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X60Y105.A2     net (fanout=2)        0.596   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X60Y105.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D3     net (fanout=2)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (0.791ns logic, 2.474ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (SLICE_X59Y88.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.275ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.908 - 0.962)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y107.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_8
    SLICE_X63Y107.A3     net (fanout=2)        0.713   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<8>
    SLICE_X63Y107.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X59Y102.D5     net (fanout=2)        0.597   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.791ns logic, 2.484ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.908 - 0.960)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y105.AQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_0
    SLICE_X60Y105.A1     net (fanout=2)        0.607   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<0>
    SLICE_X60Y105.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D3     net (fanout=2)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.791ns logic, 2.485ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.908 - 0.961)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5 to system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y106.BQ     Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/timer_5
    SLICE_X60Y105.A2     net (fanout=2)        0.596   system/gbt_phase_monitoring/fmc1_cdce_pm/timer<5>
    SLICE_X60Y105.A      Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/done
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X59Y102.D3     net (fanout=2)        0.704   system/gbt_phase_monitoring/fmc1_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X59Y102.D      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/IPADDR/IP_addr_rx_block.IP_addr_rx_int<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv1
    SLICE_X59Y88.CE      net (fanout=4)        1.174   system/gbt_phase_monitoring/fmc1_cdce_pm/_n0046_inv
    SLICE_X59Y88.CLK     Tceck                 0.318   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_2
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (0.791ns logic, 2.474ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y87.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.453 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X56Y87.AI      net (fanout=2)        0.145   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X56Y87.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.011ns logic, 0.145ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X56Y93.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.447 - 0.417)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X56Y93.AI      net (fanout=4)        0.155   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X56Y93.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.011ns logic, 0.155ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (SLICE_X56Y93.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.447 - 0.417)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y91.CQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_14
    SLICE_X56Y93.BI      net (fanout=4)        0.154   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<14>
    SLICE_X56Y93.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.012ns logic, 0.154ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA_D1/CLK
  Location pin: SLICE_X56Y83.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.109ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y95.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.891ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y95.A5      net (fanout=3)        3.477   user_mac_addr<3>
    SLICE_X24Y95.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X25Y95.SR      net (fanout=2)        0.379   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X25Y95.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (1.253ns logic, 3.856ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y95.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.214ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.786ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y95.A5      net (fanout=3)        3.477   user_mac_addr<3>
    SLICE_X24Y95.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X25Y95.CLK     net (fanout=2)        0.481   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      4.786ns (0.828ns logic, 3.958ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.181ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.181ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y95.A5      net (fanout=3)        1.514   user_mac_addr<3>
    SLICE_X24Y95.AMUX    Tilo                  0.079   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X25Y95.SR      net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X25Y95.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.181ns (0.520ns logic, 1.661ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X25Y95.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.110ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      2.110ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X24Y95.A5      net (fanout=3)        1.514   user_mac_addr<3>
    SLICE_X24Y95.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X25Y95.CLK     net (fanout=2)        0.196   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.400ns logic, 1.710ns route)
                                                       (19.0% logic, 81.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.232ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X21Y96.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.768ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.232ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y94.A2      net (fanout=3)        3.420   user_mac_addr<2>
    SLICE_X22Y94.AMUX    Tilo                  0.196   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X21Y96.SR      net (fanout=2)        0.621   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X21Y96.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.232ns (1.191ns logic, 4.041ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X21Y96.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.283ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y94.A2      net (fanout=3)        3.420   user_mac_addr<2>
    SLICE_X22Y94.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X21Y96.CLK     net (fanout=2)        0.531   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (0.766ns logic, 3.951ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X21Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.141ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.141ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y94.A2      net (fanout=3)        1.440   user_mac_addr<2>
    SLICE_X22Y94.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X21Y96.SR      net (fanout=2)        0.239   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X21Y96.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.462ns logic, 1.679ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X21Y96.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.009ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      2.009ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X22Y94.A2      net (fanout=3)        1.440   user_mac_addr<2>
    SLICE_X22Y94.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X21Y96.CLK     net (fanout=2)        0.223   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      2.009ns (0.346ns logic, 1.663ns route)
                                                       (17.2% logic, 82.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.802ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X22Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.198ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.802ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y95.A5      net (fanout=3)        3.294   user_mac_addr<1>
    SLICE_X23Y95.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X22Y97.SR      net (fanout=2)        0.367   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X22Y97.CLK     Trck                  0.254   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.802ns (1.141ns logic, 3.661ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X22Y97.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.494ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y95.A5      net (fanout=3)        3.294   user_mac_addr<1>
    SLICE_X23Y95.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X22Y97.CLK     net (fanout=2)        0.450   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (0.762ns logic, 3.744ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X22Y97.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.959ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.959ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y95.A5      net (fanout=3)        1.378   user_mac_addr<1>
    SLICE_X23Y95.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X22Y97.SR      net (fanout=2)        0.140   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X22Y97.CLK     Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (0.441ns logic, 1.518ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X22Y97.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.900ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.900ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X23Y95.A5      net (fanout=3)        1.378   user_mac_addr<1>
    SLICE_X23Y95.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X22Y97.CLK     net (fanout=2)        0.179   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.343ns logic, 1.557ns route)
                                                       (18.1% logic, 81.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.257ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X24Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.743ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y101.A5     net (fanout=3)        3.277   user_mac_addr<0>
    SLICE_X23Y101.AMUX   Tilo                  0.193   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X24Y101.SR     net (fanout=2)        0.792   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X24Y101.CLK    Trck                  0.254   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.188ns logic, 4.069ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X24Y101.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.412ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y101.A5     net (fanout=3)        3.277   user_mac_addr<0>
    SLICE_X23Y101.A      Tilo                  0.068   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X24Y101.CLK    net (fanout=2)        0.502   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (0.809ns logic, 3.779ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X24Y101.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.233ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y101.A5     net (fanout=3)        1.399   user_mac_addr<0>
    SLICE_X23Y101.AMUX   Tilo                  0.078   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X24Y101.SR     net (fanout=2)        0.353   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X24Y101.CLK    Tremck      (-Th)    -0.054   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.481ns logic, 1.752ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X24Y101.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.006ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      2.006ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X23Y101.A5     net (fanout=3)        1.399   user_mac_addr<0>
    SLICE_X23Y101.A      Tilo                  0.034   system/ip_mac/mac_addr_0_P_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X24Y101.CLK    net (fanout=2)        0.224   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (0.383ns logic, 1.623ns route)
                                                       (19.1% logic, 80.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.036ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X13Y41.A4      net (fanout=5)        0.697   system/regs_from_ipbus<11><12>
    SLICE_X13Y41.AMUX    Tilo                  0.186   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X13Y41.SR      net (fanout=2)        0.475   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X13Y41.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.864ns logic, 1.172ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.490ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.510ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X13Y41.A4      net (fanout=5)        0.697   system/regs_from_ipbus<11><12>
    SLICE_X13Y41.A       Tilo                  0.068   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X13Y41.CLK     net (fanout=2)        0.364   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.449ns logic, 1.061ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X13Y41.A4      net (fanout=5)        0.271   system/regs_from_ipbus<11><12>
    SLICE_X13Y41.AMUX    Tilo                  0.078   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X13Y41.SR      net (fanout=2)        0.183   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X13Y41.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.268ns logic, 0.454ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X13Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.567ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X13Y41.A4      net (fanout=5)        0.271   system/regs_from_ipbus<11><12>
    SLICE_X13Y41.A       Tilo                  0.034   system/spi/sck_LDC
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X13Y41.CLK     net (fanout=2)        0.147   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.149ns logic, 0.418ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.442ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X18Y93.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.558ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y93.A5      net (fanout=3)        2.919   user_mac_addr<1>
    SLICE_X18Y93.AMUX    Tilo                  0.196   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X18Y93.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X18Y93.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.144ns logic, 3.298ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X18Y93.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.843ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y93.A5      net (fanout=3)        2.919   user_mac_addr<1>
    SLICE_X18Y93.A       Tilo                  0.068   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X18Y93.CLK     net (fanout=2)        0.476   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (0.762ns logic, 3.395ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X18Y93.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.818ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.818ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y93.A5      net (fanout=3)        1.229   user_mac_addr<1>
    SLICE_X18Y93.AMUX    Tilo                  0.079   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X18Y93.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X18Y93.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.442ns logic, 1.376ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X18Y93.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.761ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.761ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X18Y93.A5      net (fanout=3)        1.229   user_mac_addr<1>
    SLICE_X18Y93.A       Tilo                  0.034   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X18Y93.CLK     net (fanout=2)        0.189   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.343ns logic, 1.418ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.323ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X18Y97.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  26.677ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y96.A2      net (fanout=3)        3.524   user_mac_addr<3>
    SLICE_X19Y96.AMUX    Tilo                  0.194   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X18Y97.SR      net (fanout=2)        0.591   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X18Y97.CLK     Trck                  0.254   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.208ns logic, 4.115ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X18Y97.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.175ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y96.A2      net (fanout=3)        3.524   user_mac_addr<3>
    SLICE_X19Y96.A       Tilo                  0.068   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X18Y97.CLK     net (fanout=2)        0.473   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.828ns logic, 3.997ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X18Y97.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.200ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.200ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y96.A2      net (fanout=3)        1.478   user_mac_addr<3>
    SLICE_X19Y96.AMUX    Tilo                  0.075   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X18Y97.SR      net (fanout=2)        0.227   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X18Y97.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (0.495ns logic, 1.705ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X18Y97.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.071ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      2.071ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X19Y96.A2      net (fanout=3)        1.478   user_mac_addr<3>
    SLICE_X19Y96.A       Tilo                  0.034   system/i2c_s/regs_6_3_C_3
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X18Y97.CLK     net (fanout=2)        0.193   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.400ns logic, 1.671ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.572ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X19Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.428ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y94.B1      net (fanout=3)        3.141   user_mac_addr<2>
    SLICE_X19Y94.BMUX    Tilo                  0.197   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X19Y94.SR      net (fanout=2)        0.239   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X19Y94.CLK     Trck                  0.297   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (1.192ns logic, 3.380ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X19Y94.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.858ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y94.B1      net (fanout=3)        3.141   user_mac_addr<2>
    SLICE_X19Y94.B       Tilo                  0.068   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X19Y94.CLK     net (fanout=2)        0.235   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (0.766ns logic, 3.376ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X19Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.878ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.878ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y94.B1      net (fanout=3)        1.326   user_mac_addr<2>
    SLICE_X19Y94.BMUX    Tilo                  0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X19Y94.SR      net (fanout=2)        0.090   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X19Y94.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (0.462ns logic, 1.416ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X19Y94.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.769ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.769ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X19Y94.B1      net (fanout=3)        1.326   user_mac_addr<2>
    SLICE_X19Y94.B       Tilo                  0.034   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X19Y94.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.346ns logic, 1.423ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.866ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X18Y98.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.134ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X19Y98.A5      net (fanout=3)        3.087   user_mac_addr<0>
    SLICE_X19Y98.AMUX    Tilo                  0.193   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X18Y98.SR      net (fanout=2)        0.591   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X18Y98.CLK     Trck                  0.254   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.188ns logic, 3.678ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X18Y98.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.612ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.388ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X19Y98.A5      net (fanout=3)        3.087   user_mac_addr<0>
    SLICE_X19Y98.A       Tilo                  0.068   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X18Y98.CLK     net (fanout=2)        0.492   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (0.809ns logic, 3.579ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X18Y98.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.012ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.012ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X19Y98.A5      net (fanout=3)        1.300   user_mac_addr<0>
    SLICE_X19Y98.AMUX    Tilo                  0.078   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X18Y98.SR      net (fanout=2)        0.231   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X18Y98.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.481ns logic, 1.531ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X18Y98.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.890ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.890ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X19Y98.A5      net (fanout=3)        1.300   user_mac_addr<0>
    SLICE_X19Y98.A       Tilo                  0.034   system/i2c_s/reset_regs_i[6][0]_AND_773_o
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X18Y98.CLK     net (fanout=2)        0.207   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.383ns logic, 1.507ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.055ns|            0|            0|            0|     10942016|
| TS_clk125_2_n                 |      8.000ns|      4.149ns|      5.055ns|            0|            0|         2456|     10939542|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.643ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     20.219ns|          N/A|            0|            0|     10703696|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     14.672ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      5.323ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      5.109ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      5.232ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.802ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      5.257ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.036ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.442ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      5.323ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.572ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.866ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.472ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.472ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.412ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.219|         |         |         |
clk125_2_p     |   20.219|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   20.219|         |         |         |
clk125_2_p     |   20.219|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.486|    1.486|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.114|    1.114|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.361|    1.361|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.364|    1.364|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.929|         |         |         |
xpoint1_clk1_p |    5.929|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.929|         |         |         |
xpoint1_clk1_p |    5.929|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11045090 paths, 0 nets, and 56756 connections

Design statistics:
   Minimum period:  20.219ns{1}   (Maximum frequency:  49.458MHz)
   Maximum path delay from/to any node:   5.323ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 20 16:55:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 759 MB



