Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 25 22:29:55 2025
| Host         : Parth_Legion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   275 |
|    Minimum number of control sets                        |   275 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   773 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   275 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     0 |
| >= 16              |   138 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7111 |         2302 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |             124 |           77 |
| Yes          | No                    | No                     |            3653 |         1113 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1560 |          751 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                             Enable Signal                                                                                             |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/nn_ctrl_0/inst/start_signal         |                                                                                                                                                                                                       |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                 |                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter8                                                                                                          | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_4_U/q0[11]_i_1__32_n_0                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter16                                                                                                         | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_8_U/q0[18]_i_1__34_n_0                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter24                                                                                                         | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_12_U/q0[3]_i_1__38_n_0                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter6                                                                                                          | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_3_U/q0[7]_i_1__33_n_0                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter20                                                                                                         | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_10_U/q0[3]_i_1__37_n_0                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter18                                                                                                         | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/layer3_weights_9_U/q0[18]_i_1__35_n_0                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift |                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                     |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_loop13_fu_953/flow_control_loop_pipe_sequential_init_U/max_idx_1_fu_520                                                                      |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_loop11_fu_893/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                  |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                             |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                    |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/flow_control_loop_pipe_sequential_init_U/j_fu_960                                                                                |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_3_fu_708/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                       |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_2_fu_702/flow_control_loop_pipe_sequential_init_U/empty_fu_26                                                                                |                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                |                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/flow_control_loop_pipe_sequential_init_U/j_fu_1600                                                                                |                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_loop1_fu_785/flow_control_loop_pipe_sequential_init_U/i_fu_401                                                                               |                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1_n_0                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_loop11_fu_893/flow_control_loop_pipe_sequential_init_U/i_fu_400                                                                              |                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                            |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_loop1_fu_785/flow_control_loop_pipe_sequential_init_U/i_fu_400                                                                               |                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_1_fu_696/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                       |                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/flow_control_loop_pipe_sequential_init_U/k_8_fu_460                                                      |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/flow_control_loop_pipe_sequential_init_U/k_9_fu_460                                                      |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/flow_control_loop_pipe_sequential_init_U/k_10_fu_460                                                     |                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/flow_control_loop_pipe_sequential_init_U/k_11_fu_460                                                     |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/flow_control_loop_pipe_sequential_init_U/k_13_fu_460                                                     |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/flow_control_loop_pipe_sequential_init_U/k_14_fu_460                                                     |                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/flow_control_loop_pipe_sequential_init_U/k_15_fu_460                                                     |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                         |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                          |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                         |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                         |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/flow_control_loop_pipe_sequential_init_U/k_16_fu_460                                                     |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/flow_control_loop_pipe_sequential_init_U/k_3_fu_460                                                       |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/flow_control_loop_pipe_sequential_init_U/k_2_fu_460                                                       |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/flow_control_loop_pipe_sequential_init_U/k_1_fu_460                                                       |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/flow_control_loop_pipe_sequential_init_U/k_17_fu_460                                                     |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/flow_control_loop_pipe_sequential_init_U/k_fu_460                                                        |                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/flow_control_loop_pipe_sequential_init_U/k_7_fu_460                                                      |                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/flow_control_loop_pipe_sequential_init_U/k_12_fu_460                                                     |                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                          |                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                             |                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                       |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                          |                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                       |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                       |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                       |                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/S00_AXI_rready[0]                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                             | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                        |                                                                                                                                                                                          |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                     |                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                    |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                        |                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                           |                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                     |                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                  |                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                    |                                                                                                                                                                                          |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               13 |             21 |         1.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                          |                5 |             21 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                              |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter24                                                                                                         |                                                                                                                                                                                          |                4 |             23 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter10                                                                                                         |                                                                                                                                                                                          |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter16                                                                                                         |                                                                                                                                                                                          |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter20                                                                                                         |                                                                                                                                                                                          |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter26                                                                                                         |                                                                                                                                                                                          |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter6                                                                                                          |                                                                                                                                                                                          |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter22                                                                                                          |                                                                                                                                                                                          |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter32                                                                                                          |                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter2                                                                                                           |                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter28                                                                                                          |                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898_ap_start_reg                                                                                                                     |                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                   |                                                                                                                                                                                          |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter18                                                                                                         |                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter2                                                                                                          |                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter12                                                                                                         |                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter12                                                                                                          |                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter4                                                                                                          |                                                                                                                                                                                          |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                 |                                                                                                                                                                                          |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter34                                                                                                          |                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter20                                                                                                          |                                                                                                                                                                                          |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter16                                                                                                          |                                                                                                                                                                                          |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter62                                                                                                          |                                                                                                                                                                                          |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter10                                                                                                          |                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter18                                                                                                          |                                                                                                                                                                                          |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter44                                                                                                          |                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter56                                                                                                          |                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter6                                                                                                           |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter54                                                                                                          |                                                                                                                                                                                          |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter14                                                                                                          |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter40                                                                                                          |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter60                                                                                                          |                                                                                                                                                                                          |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter50                                                                                                          |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter52                                                                                                          |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter22                                                                                                         |                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter38                                                                                                          |                                                                                                                                                                                          |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter8                                                                                                          |                                                                                                                                                                                          |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter26                                                                                                          |                                                                                                                                                                                          |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter48                                                                                                          |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter24                                                                                                          |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter4                                                                                                           |                                                                                                                                                                                          |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter8                                                                                                           |                                                                                                                                                                                          |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter14                                                                                                         |                                                                                                                                                                                          |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter28                                                                                                         |                                                                                                                                                                                          |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter46                                                                                                          |                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790_ap_start_reg                                                                                                                      |                                                                                                                                                                                          |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter58                                                                                                          |                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter30                                                                                                          |                                                                                                                                                                                          |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter36                                                                                                          |                                                                                                                                                                                          |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/ap_enable_reg_pp0_iter30                                                                                                         |                                                                                                                                                                                          |                4 |             29 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col_fu_790/ap_enable_reg_pp0_iter42                                                                                                          |                                                                                                                                                                                          |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                              |                9 |             29 |         3.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               19 |             31 |         1.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/ap_enable_reg_pp0_iter4                                                                                   | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod9_fu_685/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                        |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/ap_enable_reg_pp0_iter4                                                                                    | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod_fu_631/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                         |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/E[0]                                                                                                                             |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                               |                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/ap_enable_reg_pp0_iter4_0                                                                                | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/ap_enable_reg_pp0_iter4_0                                                                                | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_ctrl_0/inst/sel                                                                                                                                                                         |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/ap_enable_reg_pp0_iter4                                                                                   | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                        |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/ap_enable_reg_pp0_iter4                                                                                   | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                        |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/ap_enable_reg_pp0_iter4                                                                                   | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                        |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/ap_enable_reg_pp0_iter4                                                                                  | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_loop11_fu_893/E[0]                                                                                                                           |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/temp_output2_0_U/temp_output2_0_ce1                                                                                                                                    |                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                  |                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/ap_enable_reg_pp0_iter4_0                                                                                 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod7_fu_667/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                        |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_col2_fu_898/p_0_in__0                                                                                                                        |                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/ap_enable_reg_pp0_iter4                                                                                   | design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod8_fu_676/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                        |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                 |                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/S00_AXI_rready[0]                                                |                                                                                                                                                                                          |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                          |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                   |                                                                                                                                                                                          |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                          |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_loop13_fu_953/fcmp_32ns_32ns_1_1_no_dsp_1_U369/nn_inference_fcmp_32ns_32ns_1_1_no_dsp_1_ip_u/ap_enable_reg_pp0_iter1_reg                     | design_1_i/nn_inference_0/inst/grp_nn_inference_Pipeline_loop13_fu_953/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                             |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                   |                                                                                                                                                                                          |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                      |                                                                                                                                                                                          |               12 |             37 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                               |               10 |             40 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               23 |             42 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                               |               10 |             43 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                               |                                                                                                                                                                                          |                6 |             48 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                                          |                7 |             56 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/temp_output2_0_U/p_0_in                                                                                                                                                |                                                                                                                                                                                          |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state18                                                                                                                                                      |                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state24                                                                                                                                                      |                                                                                                                                                                                          |               31 |             64 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state30                                                                                                                                                      |                                                                                                                                                                                          |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state29                                                                                                                                                      |                                                                                                                                                                                          |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state12                                                                                                                                                      |                                                                                                                                                                                          |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state32                                                                                                                                                      |                                                                                                                                                                                          |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state22                                                                                                                                                      |                                                                                                                                                                                          |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state13                                                                                                                                                      |                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state23                                                                                                                                                      |                                                                                                                                                                                          |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state14                                                                                                                                                      |                                                                                                                                                                                          |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state19                                                                                                                                                      |                                                                                                                                                                                          |               33 |             64 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state21                                                                                                                                                      |                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state31                                                                                                                                                      |                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state33                                                                                                                                                      |                                                                                                                                                                                          |               26 |             64 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state17                                                                                                                                                      |                                                                                                                                                                                          |               28 |             64 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state10                                                                                                                                                      |                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state11                                                                                                                                                      |                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state15                                                                                                                                                      |                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state35                                                                                                                                                      |                                                                                                                                                                                          |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state36                                                                                                                                                      |                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state34                                                                                                                                                      |                                                                                                                                                                                          |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state9                                                                                                                                                       |                                                                                                                                                                                          |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state16                                                                                                                                                      |                                                                                                                                                                                          |               20 |             64 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nn_inference_0/inst/ap_CS_fsm_state20                                                                                                                                                      |                                                                                                                                                                                          |               30 |             64 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       |                                                                                                                                                                                          |             2302 |           7159 |         3.11 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


