# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal --trace -I/root/zaram_trainig/RV32I/core/common -I/root/zaram_trainig/RV32I/core/pipelined --cc /root/zaram_trainig/RV32I/core/pipelined/riscv_top.v --exe tb.cpp --Mdir pipelined"
S       221 40813871623051384  1724395860   812574200  1724395860   805581300 "/root/zaram_trainig/RV32I/core/common/../common/riscv_adder.v"
S      1498 19421773393037965  1724650820    77511600  1724650820    75474400 "/root/zaram_trainig/RV32I/core/common/../common/riscv_alu.v"
S      4282 15481123719087808  1724403620   723107900  1724403620   723107900 "/root/zaram_trainig/RV32I/core/common/../common/riscv_configs.v"
S      1065 24488322973834476  1724395896   365187000  1724395896   358289100 "/root/zaram_trainig/RV32I/core/common/../common/riscv_dmem.v"
S       532 24769797950545597  1724395906   586524400  1724395906   584218000 "/root/zaram_trainig/RV32I/core/common/../common/riscv_imem.v"
S       488 14355223812253265  1724395947   470451800  1724395947   454357500 "/root/zaram_trainig/RV32I/core/common/../common/riscv_mux.v"
S       910 8444249301343018  1724479873   325648700  1724479873   315992000 "/root/zaram_trainig/RV32I/core/common/../common/riscv_regfile.v"
S       501 34621422135416962  1724395950   629680500  1724395950   616992100 "/root/zaram_trainig/RV32I/core/common/../common/riscv_register.v"
S      4282 15481123719087808  1724403620   723107900  1724403620   723107900 "/root/zaram_trainig/RV32I/core/common/riscv_configs.v"
S       711 17451448556135557  1724652470   643356100  1724652470   637231600 "/root/zaram_trainig/RV32I/core/common/riscv_immext.v"
S      1078 38843546786071913  1724648800   552438400  1724648635   239575800 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_decode.v"
S      3979 19140298416360143  1724648789   501202200  1724648641    55938200 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_execute.v"
S      1995 45598946227153267  1724648789   492995300  1724648646   326791000 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_memory.v"
S      1561 14918173765690491  1724648789   484625000  1724648653   216600000 "/root/zaram_trainig/RV32I/core/pipelined/pipeline_writeback.v"
S      6224 12947848928715864  1724648789   476186600  1724648685   593271800 "/root/zaram_trainig/RV32I/core/pipelined/riscv_ctrl.v"
S      3500 13792273858847796  1724648789   468148000  1724648690   424354500 "/root/zaram_trainig/RV32I/core/pipelined/riscv_decode.v"
S      6195 13510798882135770  1724648789   458919000  1724648694   894162700 "/root/zaram_trainig/RV32I/core/pipelined/riscv_execute.v"
S      1530 26458647810825150  1724648789   448454700  1724648699   602097800 "/root/zaram_trainig/RV32I/core/pipelined/riscv_fetch.v"
S      2151 26177172834113736  1724648789   423393600  1724648703   339224600 "/root/zaram_trainig/RV32I/core/pipelined/riscv_hazard_unit.v"
S      2195 18577348462925291  1724648789   415317400  1724648708   141210700 "/root/zaram_trainig/RV32I/core/pipelined/riscv_memory.v"
S      7501 19421773393037547  1724649249    57089800  1724649249    54956700 "/root/zaram_trainig/RV32I/core/pipelined/riscv_pipelined_cpu.v"
S      1455 25051272927265672  1724648789   389688600  1724648740   778092600 "/root/zaram_trainig/RV32I/core/pipelined/riscv_top.v"
S      2286 104145741382959236  1724648859   198904600  1724648859   196817100 "/root/zaram_trainig/RV32I/core/pipelined/riscv_writeback.v"
S   7892640 10414574138500444  1717998154   617275400  1598506306           0 "/usr/bin/verilator_bin"
T     59678 36028797018970334  1724652491   570372900  1724652491   570372900 "pipelined/Vriscv_top.cpp"
T     11927 42221246506604081  1724652491   542034800  1724652491   542034800 "pipelined/Vriscv_top.h"
T      1765 25614222880676143  1724652491   571803300  1724652491   571803300 "pipelined/Vriscv_top.mk"
T    430354 34058472181995401  1724652491   568533800  1724652491   568533800 "pipelined/Vriscv_top__Slow.cpp"
T       609 20266198323169263  1724652491   538376200  1724652491   538376200 "pipelined/Vriscv_top__Syms.cpp"
T       983 50102545854500426  1724652491   538747200  1724652491   538747200 "pipelined/Vriscv_top__Syms.h"
T     23036 25051272927252585  1724652491   541488200  1724652491   541488200 "pipelined/Vriscv_top__Trace.cpp"
T     67727 47287796087393903  1724652491   540453900  1724652491   540453900 "pipelined/Vriscv_top__Trace__Slow.cpp"
T      1701 27303072740940081  1724652491   572810600  1724652491   572810600 "pipelined/Vriscv_top__ver.d"
T         0        0  1724652491   589881100  1724652491   589881100 "pipelined/Vriscv_top__verFiles.dat"
T      1629 41658296553183456  1724652491   571803300  1724652491   571803300 "pipelined/Vriscv_top_classes.mk"
