#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d93870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d93a00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d862d0 .functor NOT 1, L_0x1de2d20, C4<0>, C4<0>, C4<0>;
L_0x1de2b00 .functor XOR 2, L_0x1de29a0, L_0x1de2a60, C4<00>, C4<00>;
L_0x1de2c10 .functor XOR 2, L_0x1de2b00, L_0x1de2b70, C4<00>, C4<00>;
v0x1dde0d0_0 .net *"_ivl_10", 1 0, L_0x1de2b70;  1 drivers
v0x1dde1d0_0 .net *"_ivl_12", 1 0, L_0x1de2c10;  1 drivers
v0x1dde2b0_0 .net *"_ivl_2", 1 0, L_0x1de1490;  1 drivers
v0x1dde370_0 .net *"_ivl_4", 1 0, L_0x1de29a0;  1 drivers
v0x1dde450_0 .net *"_ivl_6", 1 0, L_0x1de2a60;  1 drivers
v0x1dde580_0 .net *"_ivl_8", 1 0, L_0x1de2b00;  1 drivers
v0x1dde660_0 .net "a", 0 0, v0x1ddae80_0;  1 drivers
v0x1dde700_0 .net "b", 0 0, v0x1ddaf20_0;  1 drivers
v0x1dde7a0_0 .net "c", 0 0, v0x1ddafc0_0;  1 drivers
v0x1dde840_0 .var "clk", 0 0;
v0x1dde8e0_0 .net "d", 0 0, v0x1ddb100_0;  1 drivers
v0x1dde980_0 .net "out_pos_dut", 0 0, L_0x1de2820;  1 drivers
v0x1ddea20_0 .net "out_pos_ref", 0 0, L_0x1ddff50;  1 drivers
v0x1ddeac0_0 .net "out_sop_dut", 0 0, L_0x1de0eb0;  1 drivers
v0x1ddeb60_0 .net "out_sop_ref", 0 0, L_0x1db5630;  1 drivers
v0x1ddec00_0 .var/2u "stats1", 223 0;
v0x1ddeca0_0 .var/2u "strobe", 0 0;
v0x1dded40_0 .net "tb_match", 0 0, L_0x1de2d20;  1 drivers
v0x1ddee10_0 .net "tb_mismatch", 0 0, L_0x1d862d0;  1 drivers
v0x1ddeeb0_0 .net "wavedrom_enable", 0 0, v0x1ddb3d0_0;  1 drivers
v0x1ddef80_0 .net "wavedrom_title", 511 0, v0x1ddb470_0;  1 drivers
L_0x1de1490 .concat [ 1 1 0 0], L_0x1ddff50, L_0x1db5630;
L_0x1de29a0 .concat [ 1 1 0 0], L_0x1ddff50, L_0x1db5630;
L_0x1de2a60 .concat [ 1 1 0 0], L_0x1de2820, L_0x1de0eb0;
L_0x1de2b70 .concat [ 1 1 0 0], L_0x1ddff50, L_0x1db5630;
L_0x1de2d20 .cmp/eeq 2, L_0x1de1490, L_0x1de2c10;
S_0x1d93b90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1d93a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d866b0 .functor AND 1, v0x1ddafc0_0, v0x1ddb100_0, C4<1>, C4<1>;
L_0x1d86a90 .functor NOT 1, v0x1ddae80_0, C4<0>, C4<0>, C4<0>;
L_0x1d86e70 .functor NOT 1, v0x1ddaf20_0, C4<0>, C4<0>, C4<0>;
L_0x1d870f0 .functor AND 1, L_0x1d86a90, L_0x1d86e70, C4<1>, C4<1>;
L_0x1d9e490 .functor AND 1, L_0x1d870f0, v0x1ddafc0_0, C4<1>, C4<1>;
L_0x1db5630 .functor OR 1, L_0x1d866b0, L_0x1d9e490, C4<0>, C4<0>;
L_0x1ddf3d0 .functor NOT 1, v0x1ddaf20_0, C4<0>, C4<0>, C4<0>;
L_0x1ddf440 .functor OR 1, L_0x1ddf3d0, v0x1ddb100_0, C4<0>, C4<0>;
L_0x1ddf550 .functor AND 1, v0x1ddafc0_0, L_0x1ddf440, C4<1>, C4<1>;
L_0x1ddf610 .functor NOT 1, v0x1ddae80_0, C4<0>, C4<0>, C4<0>;
L_0x1ddf6e0 .functor OR 1, L_0x1ddf610, v0x1ddaf20_0, C4<0>, C4<0>;
L_0x1ddf750 .functor AND 1, L_0x1ddf550, L_0x1ddf6e0, C4<1>, C4<1>;
L_0x1ddf8d0 .functor NOT 1, v0x1ddaf20_0, C4<0>, C4<0>, C4<0>;
L_0x1ddf940 .functor OR 1, L_0x1ddf8d0, v0x1ddb100_0, C4<0>, C4<0>;
L_0x1ddf860 .functor AND 1, v0x1ddafc0_0, L_0x1ddf940, C4<1>, C4<1>;
L_0x1ddfad0 .functor NOT 1, v0x1ddae80_0, C4<0>, C4<0>, C4<0>;
L_0x1ddfbd0 .functor OR 1, L_0x1ddfad0, v0x1ddb100_0, C4<0>, C4<0>;
L_0x1ddfc90 .functor AND 1, L_0x1ddf860, L_0x1ddfbd0, C4<1>, C4<1>;
L_0x1ddfe40 .functor XNOR 1, L_0x1ddf750, L_0x1ddfc90, C4<0>, C4<0>;
v0x1d85c00_0 .net *"_ivl_0", 0 0, L_0x1d866b0;  1 drivers
v0x1d86000_0 .net *"_ivl_12", 0 0, L_0x1ddf3d0;  1 drivers
v0x1d863e0_0 .net *"_ivl_14", 0 0, L_0x1ddf440;  1 drivers
v0x1d867c0_0 .net *"_ivl_16", 0 0, L_0x1ddf550;  1 drivers
v0x1d86ba0_0 .net *"_ivl_18", 0 0, L_0x1ddf610;  1 drivers
v0x1d86f80_0 .net *"_ivl_2", 0 0, L_0x1d86a90;  1 drivers
v0x1d87200_0 .net *"_ivl_20", 0 0, L_0x1ddf6e0;  1 drivers
v0x1dd93f0_0 .net *"_ivl_24", 0 0, L_0x1ddf8d0;  1 drivers
v0x1dd94d0_0 .net *"_ivl_26", 0 0, L_0x1ddf940;  1 drivers
v0x1dd95b0_0 .net *"_ivl_28", 0 0, L_0x1ddf860;  1 drivers
v0x1dd9690_0 .net *"_ivl_30", 0 0, L_0x1ddfad0;  1 drivers
v0x1dd9770_0 .net *"_ivl_32", 0 0, L_0x1ddfbd0;  1 drivers
v0x1dd9850_0 .net *"_ivl_36", 0 0, L_0x1ddfe40;  1 drivers
L_0x7f532ca64018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1dd9910_0 .net *"_ivl_38", 0 0, L_0x7f532ca64018;  1 drivers
v0x1dd99f0_0 .net *"_ivl_4", 0 0, L_0x1d86e70;  1 drivers
v0x1dd9ad0_0 .net *"_ivl_6", 0 0, L_0x1d870f0;  1 drivers
v0x1dd9bb0_0 .net *"_ivl_8", 0 0, L_0x1d9e490;  1 drivers
v0x1dd9c90_0 .net "a", 0 0, v0x1ddae80_0;  alias, 1 drivers
v0x1dd9d50_0 .net "b", 0 0, v0x1ddaf20_0;  alias, 1 drivers
v0x1dd9e10_0 .net "c", 0 0, v0x1ddafc0_0;  alias, 1 drivers
v0x1dd9ed0_0 .net "d", 0 0, v0x1ddb100_0;  alias, 1 drivers
v0x1dd9f90_0 .net "out_pos", 0 0, L_0x1ddff50;  alias, 1 drivers
v0x1dda050_0 .net "out_sop", 0 0, L_0x1db5630;  alias, 1 drivers
v0x1dda110_0 .net "pos0", 0 0, L_0x1ddf750;  1 drivers
v0x1dda1d0_0 .net "pos1", 0 0, L_0x1ddfc90;  1 drivers
L_0x1ddff50 .functor MUXZ 1, L_0x7f532ca64018, L_0x1ddf750, L_0x1ddfe40, C4<>;
S_0x1dda350 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1d93a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ddae80_0 .var "a", 0 0;
v0x1ddaf20_0 .var "b", 0 0;
v0x1ddafc0_0 .var "c", 0 0;
v0x1ddb060_0 .net "clk", 0 0, v0x1dde840_0;  1 drivers
v0x1ddb100_0 .var "d", 0 0;
v0x1ddb1f0_0 .var/2u "fail", 0 0;
v0x1ddb290_0 .var/2u "fail1", 0 0;
v0x1ddb330_0 .net "tb_match", 0 0, L_0x1de2d20;  alias, 1 drivers
v0x1ddb3d0_0 .var "wavedrom_enable", 0 0;
v0x1ddb470_0 .var "wavedrom_title", 511 0;
E_0x1d921e0/0 .event negedge, v0x1ddb060_0;
E_0x1d921e0/1 .event posedge, v0x1ddb060_0;
E_0x1d921e0 .event/or E_0x1d921e0/0, E_0x1d921e0/1;
S_0x1dda680 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1dda350;
 .timescale -12 -12;
v0x1dda8c0_0 .var/2s "i", 31 0;
E_0x1d92080 .event posedge, v0x1ddb060_0;
S_0x1dda9c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1dda350;
 .timescale -12 -12;
v0x1ddabc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ddaca0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1dda350;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ddb650 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1d93a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1de0100 .functor NOT 1, v0x1ddae80_0, C4<0>, C4<0>, C4<0>;
L_0x1de0190 .functor NOT 1, v0x1ddaf20_0, C4<0>, C4<0>, C4<0>;
L_0x1de0330 .functor AND 1, L_0x1de0100, L_0x1de0190, C4<1>, C4<1>;
L_0x1de0440 .functor AND 1, L_0x1de0330, v0x1ddafc0_0, C4<1>, C4<1>;
L_0x1de0640 .functor NOT 1, v0x1ddb100_0, C4<0>, C4<0>, C4<0>;
L_0x1de07c0 .functor AND 1, L_0x1de0440, L_0x1de0640, C4<1>, C4<1>;
L_0x1de0910 .functor AND 1, v0x1ddae80_0, v0x1ddaf20_0, C4<1>, C4<1>;
L_0x1de0a90 .functor AND 1, L_0x1de0910, v0x1ddafc0_0, C4<1>, C4<1>;
L_0x1de0ba0 .functor NOT 1, v0x1ddb100_0, C4<0>, C4<0>, C4<0>;
L_0x1de0c10 .functor AND 1, L_0x1de0a90, L_0x1de0ba0, C4<1>, C4<1>;
L_0x1de0d80 .functor OR 1, L_0x1de07c0, L_0x1de0c10, C4<0>, C4<0>;
L_0x1de0e40 .functor AND 1, v0x1ddae80_0, v0x1ddaf20_0, C4<1>, C4<1>;
L_0x1de0f20 .functor AND 1, L_0x1de0e40, v0x1ddafc0_0, C4<1>, C4<1>;
L_0x1de0fe0 .functor AND 1, L_0x1de0f20, v0x1ddb100_0, C4<1>, C4<1>;
L_0x1de0eb0 .functor OR 1, L_0x1de0d80, L_0x1de0fe0, C4<0>, C4<0>;
L_0x1de1210 .functor NOT 1, v0x1ddae80_0, C4<0>, C4<0>, C4<0>;
L_0x1de1310 .functor NOT 1, v0x1ddaf20_0, C4<0>, C4<0>, C4<0>;
L_0x1de1380 .functor OR 1, L_0x1de1210, L_0x1de1310, C4<0>, C4<0>;
L_0x1de1530 .functor NOT 1, v0x1ddafc0_0, C4<0>, C4<0>, C4<0>;
L_0x1de15a0 .functor OR 1, L_0x1de1380, L_0x1de1530, C4<0>, C4<0>;
L_0x1de1760 .functor OR 1, L_0x1de15a0, v0x1ddb100_0, C4<0>, C4<0>;
L_0x1de1820 .functor NOT 1, v0x1ddae80_0, C4<0>, C4<0>, C4<0>;
L_0x1de1950 .functor OR 1, L_0x1de1820, v0x1ddaf20_0, C4<0>, C4<0>;
L_0x1de1a10 .functor NOT 1, v0x1ddafc0_0, C4<0>, C4<0>, C4<0>;
L_0x1de1b50 .functor OR 1, L_0x1de1950, L_0x1de1a10, C4<0>, C4<0>;
L_0x1de1c60 .functor NOT 1, v0x1ddb100_0, C4<0>, C4<0>, C4<0>;
L_0x1de1db0 .functor OR 1, L_0x1de1b50, L_0x1de1c60, C4<0>, C4<0>;
L_0x1de1ec0 .functor AND 1, L_0x1de1760, L_0x1de1db0, C4<1>, C4<1>;
L_0x1de20c0 .functor NOT 1, v0x1ddaf20_0, C4<0>, C4<0>, C4<0>;
L_0x1de2130 .functor OR 1, v0x1ddae80_0, L_0x1de20c0, C4<0>, C4<0>;
L_0x1de22f0 .functor NOT 1, v0x1ddafc0_0, C4<0>, C4<0>, C4<0>;
L_0x1de2360 .functor OR 1, L_0x1de2130, L_0x1de22f0, C4<0>, C4<0>;
L_0x1de2580 .functor NOT 1, v0x1ddb100_0, C4<0>, C4<0>, C4<0>;
L_0x1de25f0 .functor OR 1, L_0x1de2360, L_0x1de2580, C4<0>, C4<0>;
L_0x1de2820 .functor AND 1, L_0x1de1ec0, L_0x1de25f0, C4<1>, C4<1>;
v0x1ddb810_0 .net *"_ivl_0", 0 0, L_0x1de0100;  1 drivers
v0x1ddb8f0_0 .net *"_ivl_10", 0 0, L_0x1de07c0;  1 drivers
v0x1ddb9d0_0 .net *"_ivl_12", 0 0, L_0x1de0910;  1 drivers
v0x1ddbac0_0 .net *"_ivl_14", 0 0, L_0x1de0a90;  1 drivers
v0x1ddbba0_0 .net *"_ivl_16", 0 0, L_0x1de0ba0;  1 drivers
v0x1ddbcd0_0 .net *"_ivl_18", 0 0, L_0x1de0c10;  1 drivers
v0x1ddbdb0_0 .net *"_ivl_2", 0 0, L_0x1de0190;  1 drivers
v0x1ddbe90_0 .net *"_ivl_20", 0 0, L_0x1de0d80;  1 drivers
v0x1ddbf70_0 .net *"_ivl_22", 0 0, L_0x1de0e40;  1 drivers
v0x1ddc0e0_0 .net *"_ivl_24", 0 0, L_0x1de0f20;  1 drivers
v0x1ddc1c0_0 .net *"_ivl_26", 0 0, L_0x1de0fe0;  1 drivers
v0x1ddc2a0_0 .net *"_ivl_30", 0 0, L_0x1de1210;  1 drivers
v0x1ddc380_0 .net *"_ivl_32", 0 0, L_0x1de1310;  1 drivers
v0x1ddc460_0 .net *"_ivl_34", 0 0, L_0x1de1380;  1 drivers
v0x1ddc540_0 .net *"_ivl_36", 0 0, L_0x1de1530;  1 drivers
v0x1ddc620_0 .net *"_ivl_38", 0 0, L_0x1de15a0;  1 drivers
v0x1ddc700_0 .net *"_ivl_4", 0 0, L_0x1de0330;  1 drivers
v0x1ddc8f0_0 .net *"_ivl_40", 0 0, L_0x1de1760;  1 drivers
v0x1ddc9d0_0 .net *"_ivl_42", 0 0, L_0x1de1820;  1 drivers
v0x1ddcab0_0 .net *"_ivl_44", 0 0, L_0x1de1950;  1 drivers
v0x1ddcb90_0 .net *"_ivl_46", 0 0, L_0x1de1a10;  1 drivers
v0x1ddcc70_0 .net *"_ivl_48", 0 0, L_0x1de1b50;  1 drivers
v0x1ddcd50_0 .net *"_ivl_50", 0 0, L_0x1de1c60;  1 drivers
v0x1ddce30_0 .net *"_ivl_52", 0 0, L_0x1de1db0;  1 drivers
v0x1ddcf10_0 .net *"_ivl_54", 0 0, L_0x1de1ec0;  1 drivers
v0x1ddcff0_0 .net *"_ivl_56", 0 0, L_0x1de20c0;  1 drivers
v0x1ddd0d0_0 .net *"_ivl_58", 0 0, L_0x1de2130;  1 drivers
v0x1ddd1b0_0 .net *"_ivl_6", 0 0, L_0x1de0440;  1 drivers
v0x1ddd290_0 .net *"_ivl_60", 0 0, L_0x1de22f0;  1 drivers
v0x1ddd370_0 .net *"_ivl_62", 0 0, L_0x1de2360;  1 drivers
v0x1ddd450_0 .net *"_ivl_64", 0 0, L_0x1de2580;  1 drivers
v0x1ddd530_0 .net *"_ivl_66", 0 0, L_0x1de25f0;  1 drivers
v0x1ddd610_0 .net *"_ivl_8", 0 0, L_0x1de0640;  1 drivers
v0x1ddd900_0 .net "a", 0 0, v0x1ddae80_0;  alias, 1 drivers
v0x1ddd9a0_0 .net "b", 0 0, v0x1ddaf20_0;  alias, 1 drivers
v0x1ddda90_0 .net "c", 0 0, v0x1ddafc0_0;  alias, 1 drivers
v0x1dddb80_0 .net "d", 0 0, v0x1ddb100_0;  alias, 1 drivers
v0x1dddc70_0 .net "out_pos", 0 0, L_0x1de2820;  alias, 1 drivers
v0x1dddd30_0 .net "out_sop", 0 0, L_0x1de0eb0;  alias, 1 drivers
S_0x1dddeb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1d93a00;
 .timescale -12 -12;
E_0x1d7b9f0 .event anyedge, v0x1ddeca0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ddeca0_0;
    %nor/r;
    %assign/vec4 v0x1ddeca0_0, 0;
    %wait E_0x1d7b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dda350;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ddb1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ddb290_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1dda350;
T_4 ;
    %wait E_0x1d921e0;
    %load/vec4 v0x1ddb330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ddb1f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1dda350;
T_5 ;
    %wait E_0x1d92080;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %wait E_0x1d92080;
    %load/vec4 v0x1ddb1f0_0;
    %store/vec4 v0x1ddb290_0, 0, 1;
    %fork t_1, S_0x1dda680;
    %jmp t_0;
    .scope S_0x1dda680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dda8c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1dda8c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d92080;
    %load/vec4 v0x1dda8c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dda8c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1dda8c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1dda350;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d921e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ddb100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddafc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ddaf20_0, 0;
    %assign/vec4 v0x1ddae80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ddb1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ddb290_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1d93a00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dde840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ddeca0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1d93a00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dde840_0;
    %inv;
    %store/vec4 v0x1dde840_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1d93a00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ddb060_0, v0x1ddee10_0, v0x1dde660_0, v0x1dde700_0, v0x1dde7a0_0, v0x1dde8e0_0, v0x1ddeb60_0, v0x1ddeac0_0, v0x1ddea20_0, v0x1dde980_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1d93a00;
T_9 ;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1d93a00;
T_10 ;
    %wait E_0x1d921e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ddec00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ddec00_0, 4, 32;
    %load/vec4 v0x1dded40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ddec00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ddec00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ddec00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ddeb60_0;
    %load/vec4 v0x1ddeb60_0;
    %load/vec4 v0x1ddeac0_0;
    %xor;
    %load/vec4 v0x1ddeb60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ddec00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ddec00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ddea20_0;
    %load/vec4 v0x1ddea20_0;
    %load/vec4 v0x1dde980_0;
    %xor;
    %load/vec4 v0x1ddea20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ddec00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ddec00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ddec00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response17/top_module.sv";
