--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml cpu_perefery.twx cpu_perefery.ncd -o cpu_perefery.twr
cpu_perefery.pcf -ucf constraints.ucf

Design file:              cpu_perefery.ncd
Physical constraint file: cpu_perefery.pcf
Device,package,speed:     xc3s700an,fgg484,-5 (PRODUCTION 1.42 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6391955 paths analyzed, 15404 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.172ns.
--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mdr_reg_2 (SLICE_X48Y24.G2), 28180 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/alu_out_reg_11 (FF)
  Destination:          cpu/datapath_inst/mdr_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.047ns (Levels of Logic = 11)
  Clock Path Skew:      -0.125ns (0.587 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/alu_out_reg_11 to cpu/datapath_inst/mdr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.XQ      Tcko                  0.521   cpu/datapath_inst/alu_out_reg<11>
                                                       cpu/datapath_inst/alu_out_reg_11
    SLICE_X29Y52.G1      net (fanout=3)        1.220   cpu/datapath_inst/alu_out_reg<11>
    SLICE_X29Y52.COUT    Topcyg                1.009   cpu/ctrl_inst/N10
                                                       cpu/ctrl_inst/uart_read_end1_wg_lut<5>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<5>
    SLICE_X35Y43.G1      net (fanout=3)        1.190   cpu/ctrl_inst/N10
    SLICE_X35Y43.Y       Tilo                  0.561   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d_cmp_eq000226
    SLICE_X35Y43.F4      net (fanout=34)       0.071   cpu/ctrl_inst/i_or_d_cmp_eq0002
    SLICE_X35Y43.X       Tilo                  0.562   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X34Y40.G2      net (fanout=1)        0.332   cpu/mem_write
    SLICE_X34Y40.Y       Tilo                  0.616   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X37Y38.G2      net (fanout=14)       0.449   cpu/i_or_d
    SLICE_X37Y38.Y       Tilo                  0.561   cpu/datapath_inst/addr<4>
                                                       cpu/datapath_inst/addr<2>1
    SLICE_X62Y13.G3      net (fanout=2048)     5.352   cpu/datapath_inst/addr<2>
    SLICE_X62Y13.X       Tif5x                 0.853   cpu/datapath_inst/mem_inst/N210
                                                       cpu/datapath_inst/mem_inst/Mram_mem89/G
                                                       cpu/datapath_inst/mem_inst/Mram_mem89/F5
    SLICE_X60Y9.G1       net (fanout=1)        0.599   cpu/datapath_inst/mem_inst/N210
    SLICE_X60Y9.F5       Tif5                  0.709   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_8
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_6_f5
    SLICE_X60Y8.FXINB    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_6_f5
    SLICE_X60Y8.FX       Tinbfx                0.200   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_5_f5
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_4_f6
    SLICE_X60Y9.FXINA    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_4_f6
    SLICE_X60Y9.Y        Tif6y                 0.315   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
    SLICE_X49Y24.G3      net (fanout=1)        1.607   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
    SLICE_X49Y24.Y       Tilo                  0.561   cpu/datapath_inst/ir_reg<3>
                                                       cpu/datapath_inst/mem_inst/rdata<2>1
    SLICE_X48Y24.G2      net (fanout=1)        0.088   cpu/datapath_inst/mem_out<2>
    SLICE_X48Y24.CLK     Tgck                  0.671   cpu/datapath_inst/mdr_reg<3>
                                                       cpu/datapath_inst/load_source<2>1
                                                       cpu/datapath_inst/mdr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     18.047ns (7.139ns logic, 10.908ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/alu_out_reg_11 (FF)
  Destination:          cpu/datapath_inst/mdr_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.046ns (Levels of Logic = 11)
  Clock Path Skew:      -0.125ns (0.587 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/alu_out_reg_11 to cpu/datapath_inst/mdr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.XQ      Tcko                  0.521   cpu/datapath_inst/alu_out_reg<11>
                                                       cpu/datapath_inst/alu_out_reg_11
    SLICE_X29Y52.G1      net (fanout=3)        1.220   cpu/datapath_inst/alu_out_reg<11>
    SLICE_X29Y52.COUT    Topcyg                1.009   cpu/ctrl_inst/N10
                                                       cpu/ctrl_inst/uart_read_end1_wg_lut<5>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<5>
    SLICE_X35Y43.G1      net (fanout=3)        1.190   cpu/ctrl_inst/N10
    SLICE_X35Y43.Y       Tilo                  0.561   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d_cmp_eq000226
    SLICE_X35Y43.F4      net (fanout=34)       0.071   cpu/ctrl_inst/i_or_d_cmp_eq0002
    SLICE_X35Y43.X       Tilo                  0.562   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X34Y40.G2      net (fanout=1)        0.332   cpu/mem_write
    SLICE_X34Y40.Y       Tilo                  0.616   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X37Y38.G2      net (fanout=14)       0.449   cpu/i_or_d
    SLICE_X37Y38.Y       Tilo                  0.561   cpu/datapath_inst/addr<4>
                                                       cpu/datapath_inst/addr<2>1
    SLICE_X62Y13.F3      net (fanout=2048)     5.351   cpu/datapath_inst/addr<2>
    SLICE_X62Y13.X       Tif5x                 0.853   cpu/datapath_inst/mem_inst/N210
                                                       cpu/datapath_inst/mem_inst/Mram_mem89/F
                                                       cpu/datapath_inst/mem_inst/Mram_mem89/F5
    SLICE_X60Y9.G1       net (fanout=1)        0.599   cpu/datapath_inst/mem_inst/N210
    SLICE_X60Y9.F5       Tif5                  0.709   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_8
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_6_f5
    SLICE_X60Y8.FXINB    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_6_f5
    SLICE_X60Y8.FX       Tinbfx                0.200   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_5_f5
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_4_f6
    SLICE_X60Y9.FXINA    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_4_f6
    SLICE_X60Y9.Y        Tif6y                 0.315   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
    SLICE_X49Y24.G3      net (fanout=1)        1.607   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
    SLICE_X49Y24.Y       Tilo                  0.561   cpu/datapath_inst/ir_reg<3>
                                                       cpu/datapath_inst/mem_inst/rdata<2>1
    SLICE_X48Y24.G2      net (fanout=1)        0.088   cpu/datapath_inst/mem_out<2>
    SLICE_X48Y24.CLK     Tgck                  0.671   cpu/datapath_inst/mdr_reg<3>
                                                       cpu/datapath_inst/load_source<2>1
                                                       cpu/datapath_inst/mdr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     18.046ns (7.139ns logic, 10.907ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/alu_out_reg_18 (FF)
  Destination:          cpu/datapath_inst/mdr_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.028ns (Levels of Logic = 12)
  Clock Path Skew:      -0.141ns (0.587 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/alu_out_reg_18 to cpu/datapath_inst/mdr_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y59.XQ      Tcko                  0.495   cpu/datapath_inst/alu_out_reg<18>
                                                       cpu/datapath_inst/alu_out_reg_18
    SLICE_X29Y51.F1      net (fanout=3)        1.080   cpu/datapath_inst/alu_out_reg<18>
    SLICE_X29Y51.COUT    Topcyf                1.026   cpu/ctrl_inst/uart_read_end1_wg_cy<3>
                                                       cpu/ctrl_inst/uart_read_end1_wg_lut<2>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<2>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<3>
    SLICE_X29Y52.CIN     net (fanout=1)        0.000   cpu/ctrl_inst/uart_read_end1_wg_cy<3>
    SLICE_X29Y52.COUT    Tbyp                  0.130   cpu/ctrl_inst/N10
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<4>
                                                       cpu/ctrl_inst/uart_read_end1_wg_cy<5>
    SLICE_X35Y43.G1      net (fanout=3)        1.190   cpu/ctrl_inst/N10
    SLICE_X35Y43.Y       Tilo                  0.561   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d_cmp_eq000226
    SLICE_X35Y43.F4      net (fanout=34)       0.071   cpu/ctrl_inst/i_or_d_cmp_eq0002
    SLICE_X35Y43.X       Tilo                  0.562   cpu/mem_write
                                                       cpu/ctrl_inst/i_or_d31
    SLICE_X34Y40.G2      net (fanout=1)        0.332   cpu/mem_write
    SLICE_X34Y40.Y       Tilo                  0.616   cpu/datapath_inst/addr<3>
                                                       cpu/ctrl_inst/i_or_d2
    SLICE_X37Y38.G2      net (fanout=14)       0.449   cpu/i_or_d
    SLICE_X37Y38.Y       Tilo                  0.561   cpu/datapath_inst/addr<4>
                                                       cpu/datapath_inst/addr<2>1
    SLICE_X62Y13.G3      net (fanout=2048)     5.352   cpu/datapath_inst/addr<2>
    SLICE_X62Y13.X       Tif5x                 0.853   cpu/datapath_inst/mem_inst/N210
                                                       cpu/datapath_inst/mem_inst/Mram_mem89/G
                                                       cpu/datapath_inst/mem_inst/Mram_mem89/F5
    SLICE_X60Y9.G1       net (fanout=1)        0.599   cpu/datapath_inst/mem_inst/N210
    SLICE_X60Y9.F5       Tif5                  0.709   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_8
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_6_f5
    SLICE_X60Y8.FXINB    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_6_f5
    SLICE_X60Y8.FX       Tinbfx                0.200   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_5_f5
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_4_f6
    SLICE_X60Y9.FXINA    net (fanout=1)        0.000   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_4_f6
    SLICE_X60Y9.Y        Tif6y                 0.315   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
                                                       cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
    SLICE_X49Y24.G3      net (fanout=1)        1.607   cpu/datapath_inst/mem_inst/inst_LPM_MUX2_3_f7
    SLICE_X49Y24.Y       Tilo                  0.561   cpu/datapath_inst/ir_reg<3>
                                                       cpu/datapath_inst/mem_inst/rdata<2>1
    SLICE_X48Y24.G2      net (fanout=1)        0.088   cpu/datapath_inst/mem_out<2>
    SLICE_X48Y24.CLK     Tgck                  0.671   cpu/datapath_inst/mdr_reg<3>
                                                       cpu/datapath_inst/load_source<2>1
                                                       cpu/datapath_inst/mdr_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     18.028ns (7.260ns logic, 10.768ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/pc_reg_3 (SLICE_X36Y33.CE), 91540 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_30 (FF)
  Destination:          cpu/datapath_inst/pc_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.866ns (Levels of Logic = 19)
  Clock Path Skew:      -0.111ns (0.578 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_30 to cpu/datapath_inst/pc_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.YQ      Tcko                  0.596   cpu/datapath_inst/ir_reg<31>
                                                       cpu/datapath_inst/ir_reg_30
    SLICE_X30Y55.G3      net (fanout=16)       1.630   cpu/datapath_inst/ir_reg<30>
    SLICE_X30Y55.Y       Tilo                  0.616   cpu/reg_write
                                                       cpu/ctrl_inst/pc_source<1>11
    SLICE_X35Y52.F4      net (fanout=5)        0.635   cpu/ctrl_inst/N31
    SLICE_X35Y52.X       Tif5x                 0.791   cpu/alu_src_b<1>
                                                       cpu/ctrl_inst/alu_src_b<1>1_G
                                                       cpu/ctrl_inst/alu_src_b<1>1
    SLICE_X32Y34.BX      net (fanout=34)       2.298   cpu/alu_src_b<1>
    SLICE_X32Y34.X       Tbxx                  0.705   cpu/datapath_inst/alu_b_in<8>
                                                       cpu/datapath_inst/alu_b_mux/Mmux_out45
    SLICE_X29Y38.F1      net (fanout=3)        1.278   cpu/datapath_inst/alu_b_in<8>
    SLICE_X29Y38.COUT    Topcyf                1.026   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_lut<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<10>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<12>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<14>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<16>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<18>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<20>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<22>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<24>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<26>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<28>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<30>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.F1      net (fanout=1)        0.954   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.X       Tilo                  0.562   cpu/datapath_inst/alu_out_reg<0>
                                                       cpu/datapath_inst/alu_inst/result<0>98
    SLICE_X30Y51.G3      net (fanout=2)        0.503   cpu/datapath_inst/alu_result_out<0>
    SLICE_X30Y51.Y       Tilo                  0.616   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000148_SW0
    SLICE_X30Y51.F1      net (fanout=1)        0.610   N205
    SLICE_X30Y51.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.F3      net (fanout=1)        0.265   cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000
                                                       cpu/datapath_inst/pc_reg_or0000317
    SLICE_X36Y33.CE      net (fanout=22)       1.994   cpu/datapath_inst/pc_reg_or0000
    SLICE_X36Y33.CLK     Tceck                 0.155   cpu/datapath_inst/pc_reg<3>
                                                       cpu/datapath_inst/pc_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     17.866ns (7.699ns logic, 10.167ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_29 (FF)
  Destination:          cpu/datapath_inst/pc_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.626ns (Levels of Logic = 19)
  Clock Path Skew:      -0.131ns (0.578 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_29 to cpu/datapath_inst/pc_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y68.XQ      Tcko                  0.521   cpu/datapath_inst/ir_reg<29>
                                                       cpu/datapath_inst/ir_reg_29
    SLICE_X36Y53.G4      net (fanout=11)       1.768   cpu/datapath_inst/ir_reg<29>
    SLICE_X36Y53.Y       Tilo                  0.616   cpu/imm_com
                                                       cpu/ctrl_inst/nextstate<2>1111
    SLICE_X35Y52.G4      net (fanout=4)        0.332   cpu/ctrl_inst/N37
    SLICE_X35Y52.X       Tif5x                 0.791   cpu/alu_src_b<1>
                                                       cpu/ctrl_inst/alu_src_b<1>1_F
                                                       cpu/ctrl_inst/alu_src_b<1>1
    SLICE_X32Y34.BX      net (fanout=34)       2.298   cpu/alu_src_b<1>
    SLICE_X32Y34.X       Tbxx                  0.705   cpu/datapath_inst/alu_b_in<8>
                                                       cpu/datapath_inst/alu_b_mux/Mmux_out45
    SLICE_X29Y38.F1      net (fanout=3)        1.278   cpu/datapath_inst/alu_b_in<8>
    SLICE_X29Y38.COUT    Topcyf                1.026   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_lut<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<10>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<12>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<14>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<16>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<18>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<20>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<22>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<24>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<26>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<28>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<30>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.F1      net (fanout=1)        0.954   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.X       Tilo                  0.562   cpu/datapath_inst/alu_out_reg<0>
                                                       cpu/datapath_inst/alu_inst/result<0>98
    SLICE_X30Y51.G3      net (fanout=2)        0.503   cpu/datapath_inst/alu_result_out<0>
    SLICE_X30Y51.Y       Tilo                  0.616   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000148_SW0
    SLICE_X30Y51.F1      net (fanout=1)        0.610   N205
    SLICE_X30Y51.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.F3      net (fanout=1)        0.265   cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000
                                                       cpu/datapath_inst/pc_reg_or0000317
    SLICE_X36Y33.CE      net (fanout=22)       1.994   cpu/datapath_inst/pc_reg_or0000
    SLICE_X36Y33.CLK     Tceck                 0.155   cpu/datapath_inst/pc_reg<3>
                                                       cpu/datapath_inst/pc_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     17.626ns (7.624ns logic, 10.002ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_26 (FF)
  Destination:          cpu/datapath_inst/pc_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.500ns (Levels of Logic = 19)
  Clock Path Skew:      -0.136ns (0.578 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_26 to cpu/datapath_inst/pc_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.YQ      Tcko                  0.596   cpu/datapath_inst/ir_reg<27>
                                                       cpu/datapath_inst/ir_reg_26
    SLICE_X36Y53.G2      net (fanout=19)       1.567   cpu/datapath_inst/ir_reg<26>
    SLICE_X36Y53.Y       Tilo                  0.616   cpu/imm_com
                                                       cpu/ctrl_inst/nextstate<2>1111
    SLICE_X35Y52.G4      net (fanout=4)        0.332   cpu/ctrl_inst/N37
    SLICE_X35Y52.X       Tif5x                 0.791   cpu/alu_src_b<1>
                                                       cpu/ctrl_inst/alu_src_b<1>1_F
                                                       cpu/ctrl_inst/alu_src_b<1>1
    SLICE_X32Y34.BX      net (fanout=34)       2.298   cpu/alu_src_b<1>
    SLICE_X32Y34.X       Tbxx                  0.705   cpu/datapath_inst/alu_b_in<8>
                                                       cpu/datapath_inst/alu_b_mux/Mmux_out45
    SLICE_X29Y38.F1      net (fanout=3)        1.278   cpu/datapath_inst/alu_b_in<8>
    SLICE_X29Y38.COUT    Topcyf                1.026   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_lut<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<10>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<12>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<14>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<16>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<18>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<20>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<22>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<24>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<26>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<28>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<30>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.F1      net (fanout=1)        0.954   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.X       Tilo                  0.562   cpu/datapath_inst/alu_out_reg<0>
                                                       cpu/datapath_inst/alu_inst/result<0>98
    SLICE_X30Y51.G3      net (fanout=2)        0.503   cpu/datapath_inst/alu_result_out<0>
    SLICE_X30Y51.Y       Tilo                  0.616   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000148_SW0
    SLICE_X30Y51.F1      net (fanout=1)        0.610   N205
    SLICE_X30Y51.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.F3      net (fanout=1)        0.265   cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000
                                                       cpu/datapath_inst/pc_reg_or0000317
    SLICE_X36Y33.CE      net (fanout=22)       1.994   cpu/datapath_inst/pc_reg_or0000
    SLICE_X36Y33.CLK     Tceck                 0.155   cpu/datapath_inst/pc_reg<3>
                                                       cpu/datapath_inst/pc_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     17.500ns (7.699ns logic, 9.801ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/pc_reg_2 (SLICE_X36Y33.CE), 91540 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_30 (FF)
  Destination:          cpu/datapath_inst/pc_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.866ns (Levels of Logic = 19)
  Clock Path Skew:      -0.111ns (0.578 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_30 to cpu/datapath_inst/pc_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y68.YQ      Tcko                  0.596   cpu/datapath_inst/ir_reg<31>
                                                       cpu/datapath_inst/ir_reg_30
    SLICE_X30Y55.G3      net (fanout=16)       1.630   cpu/datapath_inst/ir_reg<30>
    SLICE_X30Y55.Y       Tilo                  0.616   cpu/reg_write
                                                       cpu/ctrl_inst/pc_source<1>11
    SLICE_X35Y52.F4      net (fanout=5)        0.635   cpu/ctrl_inst/N31
    SLICE_X35Y52.X       Tif5x                 0.791   cpu/alu_src_b<1>
                                                       cpu/ctrl_inst/alu_src_b<1>1_G
                                                       cpu/ctrl_inst/alu_src_b<1>1
    SLICE_X32Y34.BX      net (fanout=34)       2.298   cpu/alu_src_b<1>
    SLICE_X32Y34.X       Tbxx                  0.705   cpu/datapath_inst/alu_b_in<8>
                                                       cpu/datapath_inst/alu_b_mux/Mmux_out45
    SLICE_X29Y38.F1      net (fanout=3)        1.278   cpu/datapath_inst/alu_b_in<8>
    SLICE_X29Y38.COUT    Topcyf                1.026   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_lut<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<10>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<12>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<14>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<16>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<18>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<20>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<22>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<24>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<26>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<28>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<30>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.F1      net (fanout=1)        0.954   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.X       Tilo                  0.562   cpu/datapath_inst/alu_out_reg<0>
                                                       cpu/datapath_inst/alu_inst/result<0>98
    SLICE_X30Y51.G3      net (fanout=2)        0.503   cpu/datapath_inst/alu_result_out<0>
    SLICE_X30Y51.Y       Tilo                  0.616   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000148_SW0
    SLICE_X30Y51.F1      net (fanout=1)        0.610   N205
    SLICE_X30Y51.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.F3      net (fanout=1)        0.265   cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000
                                                       cpu/datapath_inst/pc_reg_or0000317
    SLICE_X36Y33.CE      net (fanout=22)       1.994   cpu/datapath_inst/pc_reg_or0000
    SLICE_X36Y33.CLK     Tceck                 0.155   cpu/datapath_inst/pc_reg<3>
                                                       cpu/datapath_inst/pc_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     17.866ns (7.699ns logic, 10.167ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_29 (FF)
  Destination:          cpu/datapath_inst/pc_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.626ns (Levels of Logic = 19)
  Clock Path Skew:      -0.131ns (0.578 - 0.709)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_29 to cpu/datapath_inst/pc_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y68.XQ      Tcko                  0.521   cpu/datapath_inst/ir_reg<29>
                                                       cpu/datapath_inst/ir_reg_29
    SLICE_X36Y53.G4      net (fanout=11)       1.768   cpu/datapath_inst/ir_reg<29>
    SLICE_X36Y53.Y       Tilo                  0.616   cpu/imm_com
                                                       cpu/ctrl_inst/nextstate<2>1111
    SLICE_X35Y52.G4      net (fanout=4)        0.332   cpu/ctrl_inst/N37
    SLICE_X35Y52.X       Tif5x                 0.791   cpu/alu_src_b<1>
                                                       cpu/ctrl_inst/alu_src_b<1>1_F
                                                       cpu/ctrl_inst/alu_src_b<1>1
    SLICE_X32Y34.BX      net (fanout=34)       2.298   cpu/alu_src_b<1>
    SLICE_X32Y34.X       Tbxx                  0.705   cpu/datapath_inst/alu_b_in<8>
                                                       cpu/datapath_inst/alu_b_mux/Mmux_out45
    SLICE_X29Y38.F1      net (fanout=3)        1.278   cpu/datapath_inst/alu_b_in<8>
    SLICE_X29Y38.COUT    Topcyf                1.026   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_lut<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<10>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<12>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<14>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<16>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<18>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<20>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<22>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<24>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<26>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<28>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<30>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.F1      net (fanout=1)        0.954   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.X       Tilo                  0.562   cpu/datapath_inst/alu_out_reg<0>
                                                       cpu/datapath_inst/alu_inst/result<0>98
    SLICE_X30Y51.G3      net (fanout=2)        0.503   cpu/datapath_inst/alu_result_out<0>
    SLICE_X30Y51.Y       Tilo                  0.616   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000148_SW0
    SLICE_X30Y51.F1      net (fanout=1)        0.610   N205
    SLICE_X30Y51.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.F3      net (fanout=1)        0.265   cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000
                                                       cpu/datapath_inst/pc_reg_or0000317
    SLICE_X36Y33.CE      net (fanout=22)       1.994   cpu/datapath_inst/pc_reg_or0000
    SLICE_X36Y33.CLK     Tceck                 0.155   cpu/datapath_inst/pc_reg<3>
                                                       cpu/datapath_inst/pc_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     17.626ns (7.624ns logic, 10.002ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/datapath_inst/ir_reg_26 (FF)
  Destination:          cpu/datapath_inst/pc_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.500ns (Levels of Logic = 19)
  Clock Path Skew:      -0.136ns (0.578 - 0.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu/datapath_inst/ir_reg_26 to cpu/datapath_inst/pc_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y69.YQ      Tcko                  0.596   cpu/datapath_inst/ir_reg<27>
                                                       cpu/datapath_inst/ir_reg_26
    SLICE_X36Y53.G2      net (fanout=19)       1.567   cpu/datapath_inst/ir_reg<26>
    SLICE_X36Y53.Y       Tilo                  0.616   cpu/imm_com
                                                       cpu/ctrl_inst/nextstate<2>1111
    SLICE_X35Y52.G4      net (fanout=4)        0.332   cpu/ctrl_inst/N37
    SLICE_X35Y52.X       Tif5x                 0.791   cpu/alu_src_b<1>
                                                       cpu/ctrl_inst/alu_src_b<1>1_F
                                                       cpu/ctrl_inst/alu_src_b<1>1
    SLICE_X32Y34.BX      net (fanout=34)       2.298   cpu/alu_src_b<1>
    SLICE_X32Y34.X       Tbxx                  0.705   cpu/datapath_inst/alu_b_in<8>
                                                       cpu/datapath_inst/alu_b_mux/Mmux_out45
    SLICE_X29Y38.F1      net (fanout=3)        1.278   cpu/datapath_inst/alu_b_in<8>
    SLICE_X29Y38.COUT    Topcyf                1.026   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_lut<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<8>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<9>
    SLICE_X29Y39.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<10>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<11>
    SLICE_X29Y40.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<12>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<13>
    SLICE_X29Y41.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<14>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<15>
    SLICE_X29Y42.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<16>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<17>
    SLICE_X29Y43.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<18>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<19>
    SLICE_X29Y44.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<20>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<21>
    SLICE_X29Y45.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<22>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<23>
    SLICE_X29Y46.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<24>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<25>
    SLICE_X29Y47.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<26>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<27>
    SLICE_X29Y48.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<28>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.CIN     net (fanout=1)        0.000   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<29>
    SLICE_X29Y49.COUT    Tbyp                  0.130   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<30>
                                                       cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.F1      net (fanout=1)        0.954   cpu/datapath_inst/alu_inst/Mcompar_result_cmp_lt0000_cy<31>
    SLICE_X35Y48.X       Tilo                  0.562   cpu/datapath_inst/alu_out_reg<0>
                                                       cpu/datapath_inst/alu_inst/result<0>98
    SLICE_X30Y51.G3      net (fanout=2)        0.503   cpu/datapath_inst/alu_result_out<0>
    SLICE_X30Y51.Y       Tilo                  0.616   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000148_SW0
    SLICE_X30Y51.F1      net (fanout=1)        0.610   N205
    SLICE_X30Y51.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000166
                                                       cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.F3      net (fanout=1)        0.265   cpu/datapath_inst/pc_reg_or0000166
    SLICE_X30Y52.X       Tilo                  0.601   cpu/datapath_inst/pc_reg_or0000
                                                       cpu/datapath_inst/pc_reg_or0000317
    SLICE_X36Y33.CE      net (fanout=22)       1.994   cpu/datapath_inst/pc_reg_or0000
    SLICE_X36Y33.CLK     Tceck                 0.155   cpu/datapath_inst/pc_reg<3>
                                                       cpu/datapath_inst/pc_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     17.500ns (7.699ns logic, 9.801ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mem_inst/Mram_mem745/G (SLICE_X8Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/datapath_inst/b_reg_23 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem745/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.054 - 0.049)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu/datapath_inst/b_reg_23 to cpu/datapath_inst/mem_inst/Mram_mem745/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y45.YQ       Tcko                  0.419   cpu/datapath_inst/b_reg<23>
                                                       cpu/datapath_inst/b_reg_23
    SLICE_X8Y42.BY       net (fanout=34)       0.411   cpu/datapath_inst/b_reg<23>
    SLICE_X8Y42.CLK      Tdh         (-Th)     0.130   cpu/datapath_inst/mem_inst/N1522
                                                       cpu/datapath_inst/mem_inst/Mram_mem745/G
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.289ns logic, 0.411ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mem_inst/Mram_mem747/G (SLICE_X8Y43.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/datapath_inst/b_reg_23 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem747/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.054 - 0.049)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu/datapath_inst/b_reg_23 to cpu/datapath_inst/mem_inst/Mram_mem747/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y45.YQ       Tcko                  0.419   cpu/datapath_inst/b_reg<23>
                                                       cpu/datapath_inst/b_reg_23
    SLICE_X8Y43.BY       net (fanout=34)       0.411   cpu/datapath_inst/b_reg<23>
    SLICE_X8Y43.CLK      Tdh         (-Th)     0.130   cpu/datapath_inst/mem_inst/N1526
                                                       cpu/datapath_inst/mem_inst/Mram_mem747/G
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.289ns logic, 0.411ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point cpu/datapath_inst/mem_inst/Mram_mem745/F (SLICE_X8Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu/datapath_inst/b_reg_23 (FF)
  Destination:          cpu/datapath_inst/mem_inst/Mram_mem745/F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.054 - 0.049)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu/datapath_inst/b_reg_23 to cpu/datapath_inst/mem_inst/Mram_mem745/F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y45.YQ       Tcko                  0.419   cpu/datapath_inst/b_reg<23>
                                                       cpu/datapath_inst/b_reg_23
    SLICE_X8Y42.BY       net (fanout=34)       0.411   cpu/datapath_inst/b_reg<23>
    SLICE_X8Y42.CLK      Tdh         (-Th)     0.129   cpu/datapath_inst/mem_inst/N1522
                                                       cpu/datapath_inst/mem_inst/Mram_mem745/F
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.290ns logic, 0.411ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.340ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: cpu/datapath_inst/pc_reg<23>/CLK
  Logical resource: cpu/datapath_inst/pc_reg_23/CK
  Location pin: SLICE_X26Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.340ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: cpu/datapath_inst/pc_reg<30>/CLK
  Logical resource: cpu/datapath_inst/pc_reg_30/CK
  Location pin: SLICE_X30Y63.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.340ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: cpu/datapath_inst/pc_reg<24>/CLK
  Logical resource: cpu/datapath_inst/pc_reg_24/CK
  Location pin: SLICE_X26Y62.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.172|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6391955 paths, 0 nets, and 24546 connections

Design statistics:
   Minimum period:  18.172ns{1}   (Maximum frequency:  55.030MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 22 16:43:32 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 287 MB



