Actel Designer Software
Version: 10.1.3.1
Release: v10.1 SP3


 Netlist Reading Time = 0.0 seconds
Imported the files:
   C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\synthesis\manchesterEncoderCompl\
ete.edn
   C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\constraint\pinset.pdc

The Import command succeeded ( 00:00:04 )
Info: The design C:\Users\Victor
      Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\manchesterE\
      ncoderComplete.adb was last modified by software version 10.1.3.1.
Opened an existing Libero design C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer\impl1\manchesterEncoder\
Complete.adb.
'BA_NAME' set to 'manchesterEncoderComplete_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '0'
'SDC_IMPORT_MERGE' set to '0'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:01 )
Variable COB_DO_COB = 1
'COB_DO_COB' set to '0'
=====================================================================
Parameters used to run compile:
===============================

Family      : IGLOO
Device      : M1AGL600V2
Package     : 484 FBGA
Source      : C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\synthesis\manchesterEncoderCompl\
ete.edn
              C:\Users\Victor
Ros\Documents\Cookies\wake_up_radio\auxpoyect\GeneradorRingOSC\constraint\pinset.pdc
Format      : EDIF
Topcell     : manchesterEncoderComplete
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.20:1.14

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : No

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Info: BLK007: No CoreConsole Database file imported for an M1 device.
Combiner is turned off (switch COB_DO_COB = 0). Skipping optimizations. Only netlist
legalization will be performed.
WARNING: Combiner is turned-off, tie-off will not be done
WARNING: Combiner is turned-off, logic combining will not be done
WARNING: Combiner is turned-off, gobbler will not be done

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  0

Warning: CMP503: Remapped 24 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 1 warning(s) in this design.
=====================================================================

Reading user pdc (Physical Design Constraints) file(s) postcompile

Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io EN -pinname D14 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io Reset -pinname T9 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io Sel0 -pinname D17 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io Sel1 -pinname E17 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io adress1 -pinname G14 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION
Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io adress2 -pinname E14 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION
Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io adress3 -pinname F14 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION
Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io adress4 -pinname G13 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION
Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io b_msg -pinname D18 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io din -pinname D15 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io extern_msg -pinname E5 -fixed yes -iostd LVCMOS33 -RES_PULL None -DIRECTION
Input
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io CLK_OUT -pinname D5 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io NewMsgTrigger -pinname D10 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD
5 -RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io led1 -pinname U5 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io led2 -pinname U4 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io led3 -pinname V4 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io led4 -pinname V5 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io leddin0 -pinname U7 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io leddin1 -pinname V6 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io sel0o -pinname E10 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output
Error: PDC01: port name doesn't exist in the netlist or is not connected to an IoCell macro at
PDC Line : set_io sel1o -pinname F10 -fixed yes -iostd LVCMOS33 -OUT_DRIVE 12 -OUT_LOAD 5
-RES_PULL None -SKEW Off -SLEW High -DIRECTION Output

There were 21 error(s) and 0 warning(s) in reading the user pdc.


The Compile command failed ( 00:00:00 )

The Generate programming file command failed ( 00:00:01 )
Design closed.

