;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, -202
	SPL 0, -202
	JMN 0, #2
	JMZ 100, 9
	ADD 100, 9
	SLT 210, 60
	JMN -7, @-420
	JMN -67, @-420
	SUB @23, 0
	SUB 3, <20
	ADD 100, 9
	SUB 2, 0
	SUB @121, 106
	ADD 210, 60
	MOV @-13, 2
	SLT #100, -104
	JMN 0, #2
	SUB 0, @42
	SUB @127, 100
	JMN 0, #2
	CMP -7, <-420
	SUB @127, 130
	JMN 0, #2
	SUB -7, <-420
	SUB #17, @230
	SUB @127, 100
	ADD 270, 1
	ADD 270, 1
	SUB -7, <-420
	ADD 3, @129
	ADD 270, 1
	CMP @0, @2
	ADD 270, 1
	DJN -1, @-20
	SLT 0, @42
	MOV -0, -212
	ADD 270, 1
	ADD 270, 1
	ADD @-270, 1
	JMN <127, 100
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
