[N
30
26
8 onescomp
5
10 ADDR_WIDTH
12
11 mux2t1_5bit
8
1 N
18
6 andg2n
15
5 mixed
28
18 execute_memory_reg
29
20 memory_writeback_reg
21
8 mux2t1_n
27
10 nbitaddsub
24
6 i_sign
3
3 rtl
25
9 nbitadder
13
8 nbit_reg
10
9 structure
30
14 mips_processor
20
18 decode_execute_reg
4
10 DATA_WIDTH
22
14 barrel_shifter
1
58 /home/abrahimt/CPR E 381/Project 1/cpr-e-381/proj/src/work
17
5 i_RST
11
16 fetch_decode_reg
19
12 mipsregister
16
4 i_WE
7
10 structural
2
3 mem
6
11 nbit_reg_pc
9
10 pcregister
14
4 dffg
23
11 i_leftShift
]
[G
1
13
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
7
2
8
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
19
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
26
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
28
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
29
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
27
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
25
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
30
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
10
1
8
0
0
32
0
0 0
0
0
]
[G
1
12
7
1
8
1
0
5
0
0 0
0
0
]
[G
1
18
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
21
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
11
10
1
8
0
0
32
0
0 0
0
0
]
[P
1
22
7
23
24
2
0
0
]
[P
1
13
7
16
17
1
0
0
]
[P
1
14
15
16
17
2
0
0
]
