** Name: SimpleOpAmp138

.MACRO SimpleOpAmp138 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=1e-6 W=15e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=49e-6
mDiodeTransistorPmos3 ibias ibias sourcePmos sourcePmos pmos4 L=2e-6 W=44e-6
mDiodeTransistorPmos4 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=3e-6 W=224e-6
mDiodeTransistorPmos5 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=224e-6
mNormalTransistorNmos6 out inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=1e-6 W=61e-6
mNormalTransistorNmos7 FirstStageYinnerOutputLoad1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=1e-6 W=61e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack1Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=363e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load2 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=1e-6 W=363e-6
mNormalTransistorPmos10 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=2e-6 W=420e-6
mNormalTransistorPmos11 out FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=3e-6 W=224e-6
mNormalTransistorPmos12 out in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=2e-6 W=277e-6
mNormalTransistorPmos13 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=2e-6 W=277e-6
mNormalTransistorPmos14 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourcePmos sourcePmos pmos4 L=1e-6 W=224e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=2e-6 W=600e-6
Capacitor1 out sourceNmos 10e-12
.EOM SimpleOpAmp138

** Expected Performance Values: 
** Gain: 51 dB
** Power consumption: 7.84001 mW
** Area: 5940 (mu_m)^2
** Transit frequency: 13 MHz
** Transit frequency with error factor: 13.0001 MHz
** Slew rate: 13.6693 V/mu_s
** Phase margin: 75.6305Â°
** CMRR: 111 dB
** VoutMax: 3 V
** VoutMin: 0.930001 V
** VcmMax: 4.11001 V
** VcmMin: -0.0299999 V


** Expected Currents: 
** NormalTransistorPmos: -96.1359 muA
** DiodeTransistorPmos: -656.638 muA
** NormalTransistorPmos: -656.639 muA
** NormalTransistorPmos: -656.64 muA
** DiodeTransistorPmos: -656.639 muA
** NormalTransistorNmos: 725.953 muA
** NormalTransistorNmos: 725.954 muA
** NormalTransistorNmos: 725.955 muA
** NormalTransistorNmos: 725.954 muA
** NormalTransistorPmos: -138.626 muA
** NormalTransistorPmos: -69.3139 muA
** NormalTransistorPmos: -69.3139 muA
** DiodeTransistorNmos: 96.1351 muA
** DiodeTransistorNmos: 96.1361 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.27601  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 1.23701  V
** out: 2.5  V
** outSourceVoltageBiasXXnXX1: 0.558001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 2.76301  V
** innerTransistorStack1Load1: 4.02501  V
** innerTransistorStack1Load2: 0.456001  V
** innerTransistorStack2Load1: 4.03201  V
** innerTransistorStack2Load2: 0.456001  V
** sourceTransconductance: 3.23101  V


.END