`undef pp_1
module module_0 (
    input id_1,
    output [id_1 : id_1] id_2
);
  id_3 id_4 (
      .id_2(id_1),
      .id_2(id_2)
  );
  logic id_5;
  id_6 id_7 (
      .id_4(id_1),
      .id_5(id_4),
      .id_4(id_1),
      .id_2((id_5)),
      .id_5(id_4),
      .id_5(id_5)
  );
endmodule
