# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Jan 10 2022 22:20:49

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_n:out
			6.2.2::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_n:out
			6.5.2::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 77.39 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 110.94 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           487079      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11816       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  4337         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  3995         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  14324         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  12267         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  -3489       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -2827       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
usb_n:out  u_pll/PLLOUTGLOBAL  10349                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  10253                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_9_10_2/lcout
Path End         : u_prescaler.prescaler_cnt_0_LC_9_10_2/in0
Capture Clock    : u_prescaler.prescaler_cnt_0_LC_9_10_2/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1724/I                                   Odrv12                         0              1420  RISE       1
I__1724/O                                   Odrv12                       724              2143  RISE       1
I__1725/I                                   Span12Mux_v                    0              2143  RISE       1
I__1725/O                                   Span12Mux_v                  724              2867  RISE       1
I__1726/I                                   Span12Mux_h                    0              2867  RISE       1
I__1726/O                                   Span12Mux_h                  724              3590  RISE       1
I__1727/I                                   Span12Mux_v                    0              3590  RISE       1
I__1727/O                                   Span12Mux_v                  724              4314  RISE       1
I__1728/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1728/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1729/I                                   LocalMux                       0              4665  RISE       1
I__1729/O                                   LocalMux                     486              5151  RISE       1
I__1730/I                                   IoInMux                        0              5151  RISE       1
I__1730/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__6041/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6041/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6042/I                                   GlobalMux                      0              6443  RISE       1
I__6042/O                                   GlobalMux                    227              6671  RISE       1
I__6044/I                                   ClkMux                         0              6671  RISE       1
I__6044/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_10_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_9_10_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__6047/I                                    LocalMux                       0              7922  60143  RISE       1
I__6047/O                                    LocalMux                     486              8407  60143  RISE       1
I__6048/I                                    InMux                          0              8407  60143  RISE       1
I__6048/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_10_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1724/I                                   Odrv12                         0              1420  RISE       1
I__1724/O                                   Odrv12                       724              2143  RISE       1
I__1725/I                                   Span12Mux_v                    0              2143  RISE       1
I__1725/O                                   Span12Mux_v                  724              2867  RISE       1
I__1726/I                                   Span12Mux_h                    0              2867  RISE       1
I__1726/O                                   Span12Mux_h                  724              3590  RISE       1
I__1727/I                                   Span12Mux_v                    0              3590  RISE       1
I__1727/O                                   Span12Mux_v                  724              4314  RISE       1
I__1728/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1728/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1729/I                                   LocalMux                       0              4665  RISE       1
I__1729/O                                   LocalMux                     486              5151  RISE       1
I__1730/I                                   IoInMux                        0              5151  RISE       1
I__1730/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__6041/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6041/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6042/I                                   GlobalMux                      0              6443  RISE       1
I__6042/O                                   GlobalMux                    227              6671  RISE       1
I__6044/I                                   ClkMux                         0              6671  RISE       1
I__6044/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_10_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 77.39 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_4_LC_12_12_4/lcout
Path End         : u_app.data_q_7_LC_12_10_3/ce
Capture Clock    : u_app.data_q_7_LC_12_10_3/clk
Setup Constraint : 500000p
Path slack       : 487079p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5603
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505603

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5603
+ Clock To Q                                796
+ Data Path Delay                         12125
---------------------------------------   ----- 
End-of-path arrival time (ps)             18524
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_9_10_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__5896/I                                       Odrv12                         0                 0  RISE       1
I__5896/O                                       Odrv12                       724               724  RISE       1
I__5898/I                                       Span12Mux_h                    0               724  RISE       1
I__5898/O                                       Span12Mux_h                  724              1447  RISE       1
I__5899/I                                       Span12Mux_v                    0              1447  RISE       1
I__5899/O                                       Span12Mux_v                  724              2171  RISE       1
I__5900/I                                       Sp12to4                        0              2171  RISE       1
I__5900/O                                       Sp12to4                      631              2801  RISE       1
I__5901/I                                       Span4Mux_s3_h                  0              2801  RISE       1
I__5901/O                                       Span4Mux_s3_h                341              3142  RISE       1
I__5902/I                                       LocalMux                       0              3142  RISE       1
I__5902/O                                       LocalMux                     486              3628  RISE       1
I__5903/I                                       IoInMux                        0              3628  RISE       1
I__5903/O                                       IoInMux                      382              4011  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4011  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4920  RISE     163
I__14683/I                                      gio2CtrlBuf                    0              4920  RISE       1
I__14683/O                                      gio2CtrlBuf                    0              4920  RISE       1
I__14684/I                                      GlobalMux                      0              4920  RISE       1
I__14684/O                                      GlobalMux                    227              5148  RISE       1
I__14687/I                                      ClkMux                         0              5148  RISE       1
I__14687/O                                      ClkMux                       455              5603  RISE       1
u_app.data_q_4_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1010      0              5603  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_4_LC_12_12_4/lcout              LogicCell40_SEQ_MODE_1010    796              6399  487079  RISE      16
I__13652/I                                   Odrv4                          0              6399  487079  RISE       1
I__13652/O                                   Odrv4                        517              6915  487079  RISE       1
I__13655/I                                   Span4Mux_v                     0              6915  487079  RISE       1
I__13655/O                                   Span4Mux_v                   517              7432  487079  RISE       1
I__13658/I                                   Span4Mux_v                     0              7432  487079  RISE       1
I__13658/O                                   Span4Mux_v                   517              7949  487079  RISE       1
I__13662/I                                   LocalMux                       0              7949  487079  RISE       1
I__13662/O                                   LocalMux                     486              8435  487079  RISE       1
I__13672/I                                   InMux                          0              8435  487079  RISE       1
I__13672/O                                   InMux                        382              8817  487079  RISE       1
I__13686/I                                   CascadeMux                     0              8817  487079  RISE       1
I__13686/O                                   CascadeMux                     0              8817  487079  RISE       1
u_app.data_q_RNIAPJT1_5_LC_12_4_7/in2        LogicCell40_SEQ_MODE_0000      0              8817  487079  RISE       1
u_app.data_q_RNIAPJT1_5_LC_12_4_7/lcout      LogicCell40_SEQ_MODE_0000    558              9376  487079  RISE       1
I__8425/I                                    LocalMux                       0              9376  487079  RISE       1
I__8425/O                                    LocalMux                     486              9861  487079  RISE       1
I__8426/I                                    InMux                          0              9861  487079  RISE       1
I__8426/O                                    InMux                        382             10244  487079  RISE       1
u_app.data_q_RNI427R3_1_LC_12_4_6/in3        LogicCell40_SEQ_MODE_0000      0             10244  487079  RISE       1
u_app.data_q_RNI427R3_1_LC_12_4_6/lcout      LogicCell40_SEQ_MODE_0000    465             10709  487079  RISE       4
I__9020/I                                    LocalMux                       0             10709  487079  RISE       1
I__9020/O                                    LocalMux                     486             11195  487079  RISE       1
I__9023/I                                    InMux                          0             11195  487079  RISE       1
I__9023/O                                    InMux                        382             11577  487079  RISE       1
u_app.data_valid_q_RNIVDLE4_LC_13_3_4/in1    LogicCell40_SEQ_MODE_0000      0             11577  487079  RISE       1
u_app.data_valid_q_RNIVDLE4_LC_13_3_4/lcout  LogicCell40_SEQ_MODE_0000    589             12167  487079  RISE       4
I__9009/I                                    LocalMux                       0             12167  487079  RISE       1
I__9009/O                                    LocalMux                     486             12652  487079  RISE       1
I__9013/I                                    InMux                          0             12652  487079  RISE       1
I__9013/O                                    InMux                        382             13035  487079  RISE       1
u_app.state_q_RNI78J9I_1_LC_12_3_6/in0       LogicCell40_SEQ_MODE_0000      0             13035  487079  RISE       1
u_app.state_q_RNI78J9I_1_LC_12_3_6/lcout     LogicCell40_SEQ_MODE_0000    662             13696  487079  RISE       1
I__8389/I                                    LocalMux                       0             13696  487079  RISE       1
I__8389/O                                    LocalMux                     486             14182  487079  RISE       1
I__8390/I                                    InMux                          0             14182  487079  RISE       1
I__8390/O                                    InMux                        382             14565  487079  RISE       1
u_app.data_valid_q_RNIQ66CK_LC_12_3_4/in1    LogicCell40_SEQ_MODE_0000      0             14565  487079  RISE       1
u_app.data_valid_q_RNIQ66CK_LC_12_3_4/lcout  LogicCell40_SEQ_MODE_0000    589             15154  487079  RISE      10
I__9318/I                                    Odrv4                          0             15154  487079  RISE       1
I__9318/O                                    Odrv4                        517             15671  487079  RISE       1
I__9321/I                                    Span4Mux_h                     0             15671  487079  RISE       1
I__9321/O                                    Span4Mux_h                   444             16115  487079  RISE       1
I__9324/I                                    Span4Mux_v                     0             16115  487079  RISE       1
I__9324/O                                    Span4Mux_v                   517             16632  487079  RISE       1
I__9328/I                                    Span4Mux_v                     0             16632  487079  RISE       1
I__9328/O                                    Span4Mux_v                   517             17149  487079  RISE       1
I__9331/I                                    LocalMux                       0             17149  487079  RISE       1
I__9331/O                                    LocalMux                     486             17635  487079  RISE       1
I__9334/I                                    CEMux                          0             17635  487079  RISE       1
I__9334/O                                    CEMux                        889             18524  487079  RISE       1
u_app.data_q_7_LC_12_10_3/ce                 LogicCell40_SEQ_MODE_1010      0             18524  487079  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_9_10_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__5896/I                                       Odrv12                         0                 0  RISE       1
I__5896/O                                       Odrv12                       724               724  RISE       1
I__5898/I                                       Span12Mux_h                    0               724  RISE       1
I__5898/O                                       Span12Mux_h                  724              1447  RISE       1
I__5899/I                                       Span12Mux_v                    0              1447  RISE       1
I__5899/O                                       Span12Mux_v                  724              2171  RISE       1
I__5900/I                                       Sp12to4                        0              2171  RISE       1
I__5900/O                                       Sp12to4                      631              2801  RISE       1
I__5901/I                                       Span4Mux_s3_h                  0              2801  RISE       1
I__5901/O                                       Span4Mux_s3_h                341              3142  RISE       1
I__5902/I                                       LocalMux                       0              3142  RISE       1
I__5902/O                                       LocalMux                     486              3628  RISE       1
I__5903/I                                       IoInMux                        0              3628  RISE       1
I__5903/O                                       IoInMux                      382              4011  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4011  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4920  RISE     163
I__14683/I                                      gio2CtrlBuf                    0              4920  RISE       1
I__14683/O                                      gio2CtrlBuf                    0              4920  RISE       1
I__14684/I                                      GlobalMux                      0              4920  RISE       1
I__14684/O                                      GlobalMux                    227              5148  RISE       1
I__14689/I                                      ClkMux                         0              5148  RISE       1
I__14689/O                                      ClkMux                       455              5603  RISE       1
u_app.data_q_7_LC_12_10_3/clk                   LogicCell40_SEQ_MODE_1010      0              5603  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 110.94 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_13_3/lcout
Path End         : u_usb_cdc.u_sie.endp_q_3_LC_5_15_4/ce
Capture Clock    : u_usb_cdc.u_sie.endp_q_3_LC_5_15_4/clk
Setup Constraint : 20830p
Path slack       : 11816p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8218
---------------------------------------   ---- 
End-of-path arrival time (ps)             9696
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14983/I                                           GlobalMux                               0                 0  RISE       1
I__14983/O                                           GlobalMux                             227               227  RISE       1
I__15036/I                                           ClkMux                                  0               227  RISE       1
I__15036/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_13_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_13_3/lcout               LogicCell40_SEQ_MODE_1010    796              1478  11816  RISE       2
I__7343/I                                                           LocalMux                       0              1478  11816  RISE       1
I__7343/O                                                           LocalMux                     486              1964  11816  RISE       1
I__7344/I                                                           InMux                          0              1964  11816  RISE       1
I__7344/O                                                           InMux                        382              2346  11816  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_10_13_4/in1         LogicCell40_SEQ_MODE_0000      0              2346  11816  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_10_13_4/ltout       LogicCell40_SEQ_MODE_0000    558              2905  11816  FALL       1
I__7322/I                                                           CascadeMux                     0              2905  11816  FALL       1
I__7322/O                                                           CascadeMux                     0              2905  11816  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_10_13_5/in2    LogicCell40_SEQ_MODE_0000      0              2905  11816  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_10_13_5/lcout  LogicCell40_SEQ_MODE_0000    558              3463  11816  RISE      11
I__7304/I                                                           Odrv4                          0              3463  11816  RISE       1
I__7304/O                                                           Odrv4                        517              3980  11816  RISE       1
I__7306/I                                                           LocalMux                       0              3980  11816  RISE       1
I__7306/O                                                           LocalMux                     486              4466  11816  RISE       1
I__7310/I                                                           InMux                          0              4466  11816  RISE       1
I__7310/O                                                           InMux                        382              4848  11816  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_3_LC_7_13_7/in0      LogicCell40_SEQ_MODE_0000      0              4848  11816  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_3_LC_7_13_7/lcout    LogicCell40_SEQ_MODE_0000    662              5510  11816  RISE       1
I__5251/I                                                           LocalMux                       0              5510  11816  RISE       1
I__5251/O                                                           LocalMux                     486              5995  11816  RISE       1
I__5252/I                                                           InMux                          0              5995  11816  RISE       1
I__5252/O                                                           InMux                        382              6378  11816  RISE       1
u_usb_cdc.u_sie.pid_q_RNI2VUBC_0_LC_6_14_4/in3                      LogicCell40_SEQ_MODE_0000      0              6378  11816  RISE       1
u_usb_cdc.u_sie.pid_q_RNI2VUBC_0_LC_6_14_4/lcout                    LogicCell40_SEQ_MODE_0000    465              6843  11816  RISE      11
I__4249/I                                                           Odrv4                          0              6843  11816  RISE       1
I__4249/O                                                           Odrv4                        517              7360  11816  RISE       1
I__4252/I                                                           Span4Mux_h                     0              7360  11816  RISE       1
I__4252/O                                                           Span4Mux_h                   444              7804  11816  RISE       1
I__4255/I                                                           Span4Mux_v                     0              7804  11816  RISE       1
I__4255/O                                                           Span4Mux_v                   517              8321  11816  RISE       1
I__4257/I                                                           LocalMux                       0              8321  11816  RISE       1
I__4257/O                                                           LocalMux                     486              8807  11816  RISE       1
I__4258/I                                                           CEMux                          0              8807  11816  RISE       1
I__4258/O                                                           CEMux                        889              9696  11816  RISE       1
u_usb_cdc.u_sie.endp_q_3_LC_5_15_4/ce                               LogicCell40_SEQ_MODE_1010      0              9696  11816  RISE       1

Capture Clock Path
pin name                                model name                          delay  cumulative delay  edge  Fanout
--------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14983/I                              GlobalMux                               0                 0  RISE       1
I__14983/O                              GlobalMux                             227               227  RISE       1
I__15087/I                              ClkMux                                  0               227  RISE       1
I__15087/O                              ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.endp_q_3_LC_5_15_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_9_10_2/lcout
Path End         : u_prescaler.prescaler_cnt_0_LC_9_10_2/in0
Capture Clock    : u_prescaler.prescaler_cnt_0_LC_9_10_2/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1724/I                                   Odrv12                         0              1420  RISE       1
I__1724/O                                   Odrv12                       724              2143  RISE       1
I__1725/I                                   Span12Mux_v                    0              2143  RISE       1
I__1725/O                                   Span12Mux_v                  724              2867  RISE       1
I__1726/I                                   Span12Mux_h                    0              2867  RISE       1
I__1726/O                                   Span12Mux_h                  724              3590  RISE       1
I__1727/I                                   Span12Mux_v                    0              3590  RISE       1
I__1727/O                                   Span12Mux_v                  724              4314  RISE       1
I__1728/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1728/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1729/I                                   LocalMux                       0              4665  RISE       1
I__1729/O                                   LocalMux                     486              5151  RISE       1
I__1730/I                                   IoInMux                        0              5151  RISE       1
I__1730/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__6041/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6041/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6042/I                                   GlobalMux                      0              6443  RISE       1
I__6042/O                                   GlobalMux                    227              6671  RISE       1
I__6044/I                                   ClkMux                         0              6671  RISE       1
I__6044/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_10_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_9_10_2/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__6047/I                                    LocalMux                       0              7922  60143  RISE       1
I__6047/O                                    LocalMux                     486              8407  60143  RISE       1
I__6048/I                                    InMux                          0              8407  60143  RISE       1
I__6048/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_10_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1724/I                                   Odrv12                         0              1420  RISE       1
I__1724/O                                   Odrv12                       724              2143  RISE       1
I__1725/I                                   Span12Mux_v                    0              2143  RISE       1
I__1725/O                                   Span12Mux_v                  724              2867  RISE       1
I__1726/I                                   Span12Mux_h                    0              2867  RISE       1
I__1726/O                                   Span12Mux_h                  724              3590  RISE       1
I__1727/I                                   Span12Mux_v                    0              3590  RISE       1
I__1727/O                                   Span12Mux_v                  724              4314  RISE       1
I__1728/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__1728/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__1729/I                                   LocalMux                       0              4665  RISE       1
I__1729/O                                   LocalMux                     486              5151  RISE       1
I__1730/I                                   IoInMux                        0              5151  RISE       1
I__1730/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__6041/I                                   gio2CtrlBuf                    0              6443  RISE       1
I__6041/O                                   gio2CtrlBuf                    0              6443  RISE       1
I__6042/I                                   GlobalMux                      0              6443  RISE       1
I__6042/O                                   GlobalMux                    227              6671  RISE       1
I__6044/I                                   ClkMux                         0              6671  RISE       1
I__6044/O                                   ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_9_10_2/clk   LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_13_3/lcout
Path End         : u_usb_cdc.u_sie.endp_q_3_LC_5_15_4/ce
Capture Clock    : u_usb_cdc.u_sie.endp_q_3_LC_5_15_4/clk
Setup Constraint : 20830p
Path slack       : 11816p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8218
---------------------------------------   ---- 
End-of-path arrival time (ps)             9696
 
Launch Clock Path
pin name                                             model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14983/I                                           GlobalMux                               0                 0  RISE       1
I__14983/O                                           GlobalMux                             227               227  RISE       1
I__15036/I                                           ClkMux                                  0               227  RISE       1
I__15036/O                                           ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_13_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_10_13_3/lcout               LogicCell40_SEQ_MODE_1010    796              1478  11816  RISE       2
I__7343/I                                                           LocalMux                       0              1478  11816  RISE       1
I__7343/O                                                           LocalMux                     486              1964  11816  RISE       1
I__7344/I                                                           InMux                          0              1964  11816  RISE       1
I__7344/O                                                           InMux                        382              2346  11816  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_10_13_4/in1         LogicCell40_SEQ_MODE_0000      0              2346  11816  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_10_13_4/ltout       LogicCell40_SEQ_MODE_0000    558              2905  11816  FALL       1
I__7322/I                                                           CascadeMux                     0              2905  11816  FALL       1
I__7322/O                                                           CascadeMux                     0              2905  11816  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_10_13_5/in2    LogicCell40_SEQ_MODE_0000      0              2905  11816  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_10_13_5/lcout  LogicCell40_SEQ_MODE_0000    558              3463  11816  RISE      11
I__7304/I                                                           Odrv4                          0              3463  11816  RISE       1
I__7304/O                                                           Odrv4                        517              3980  11816  RISE       1
I__7306/I                                                           LocalMux                       0              3980  11816  RISE       1
I__7306/O                                                           LocalMux                     486              4466  11816  RISE       1
I__7310/I                                                           InMux                          0              4466  11816  RISE       1
I__7310/O                                                           InMux                        382              4848  11816  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_3_LC_7_13_7/in0      LogicCell40_SEQ_MODE_0000      0              4848  11816  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNIDH9H3_0_3_LC_7_13_7/lcout    LogicCell40_SEQ_MODE_0000    662              5510  11816  RISE       1
I__5251/I                                                           LocalMux                       0              5510  11816  RISE       1
I__5251/O                                                           LocalMux                     486              5995  11816  RISE       1
I__5252/I                                                           InMux                          0              5995  11816  RISE       1
I__5252/O                                                           InMux                        382              6378  11816  RISE       1
u_usb_cdc.u_sie.pid_q_RNI2VUBC_0_LC_6_14_4/in3                      LogicCell40_SEQ_MODE_0000      0              6378  11816  RISE       1
u_usb_cdc.u_sie.pid_q_RNI2VUBC_0_LC_6_14_4/lcout                    LogicCell40_SEQ_MODE_0000    465              6843  11816  RISE      11
I__4249/I                                                           Odrv4                          0              6843  11816  RISE       1
I__4249/O                                                           Odrv4                        517              7360  11816  RISE       1
I__4252/I                                                           Span4Mux_h                     0              7360  11816  RISE       1
I__4252/O                                                           Span4Mux_h                   444              7804  11816  RISE       1
I__4255/I                                                           Span4Mux_v                     0              7804  11816  RISE       1
I__4255/O                                                           Span4Mux_v                   517              8321  11816  RISE       1
I__4257/I                                                           LocalMux                       0              8321  11816  RISE       1
I__4257/O                                                           LocalMux                     486              8807  11816  RISE       1
I__4258/I                                                           CEMux                          0              8807  11816  RISE       1
I__4258/O                                                           CEMux                        889              9696  11816  RISE       1
u_usb_cdc.u_sie.endp_q_3_LC_5_15_4/ce                               LogicCell40_SEQ_MODE_1010      0              9696  11816  RISE       1

Capture Clock Path
pin name                                model name                          delay  cumulative delay  edge  Fanout
--------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__14983/I                              GlobalMux                               0                 0  RISE       1
I__14983/O                              GlobalMux                             227               227  RISE       1
I__15087/I                              ClkMux                                  0               227  RISE       1
I__15087/O                              ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.endp_q_3_LC_5_15_4/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_4_LC_12_12_4/lcout
Path End         : u_app.data_q_7_LC_12_10_3/ce
Capture Clock    : u_app.data_q_7_LC_12_10_3/clk
Setup Constraint : 500000p
Path slack       : 487079p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5603
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             505603

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5603
+ Clock To Q                                796
+ Data Path Delay                         12125
---------------------------------------   ----- 
End-of-path arrival time (ps)             18524
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_9_10_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__5896/I                                       Odrv12                         0                 0  RISE       1
I__5896/O                                       Odrv12                       724               724  RISE       1
I__5898/I                                       Span12Mux_h                    0               724  RISE       1
I__5898/O                                       Span12Mux_h                  724              1447  RISE       1
I__5899/I                                       Span12Mux_v                    0              1447  RISE       1
I__5899/O                                       Span12Mux_v                  724              2171  RISE       1
I__5900/I                                       Sp12to4                        0              2171  RISE       1
I__5900/O                                       Sp12to4                      631              2801  RISE       1
I__5901/I                                       Span4Mux_s3_h                  0              2801  RISE       1
I__5901/O                                       Span4Mux_s3_h                341              3142  RISE       1
I__5902/I                                       LocalMux                       0              3142  RISE       1
I__5902/O                                       LocalMux                     486              3628  RISE       1
I__5903/I                                       IoInMux                        0              3628  RISE       1
I__5903/O                                       IoInMux                      382              4011  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4011  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4920  RISE     163
I__14683/I                                      gio2CtrlBuf                    0              4920  RISE       1
I__14683/O                                      gio2CtrlBuf                    0              4920  RISE       1
I__14684/I                                      GlobalMux                      0              4920  RISE       1
I__14684/O                                      GlobalMux                    227              5148  RISE       1
I__14687/I                                      ClkMux                         0              5148  RISE       1
I__14687/O                                      ClkMux                       455              5603  RISE       1
u_app.data_q_4_LC_12_12_4/clk                   LogicCell40_SEQ_MODE_1010      0              5603  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_4_LC_12_12_4/lcout              LogicCell40_SEQ_MODE_1010    796              6399  487079  RISE      16
I__13652/I                                   Odrv4                          0              6399  487079  RISE       1
I__13652/O                                   Odrv4                        517              6915  487079  RISE       1
I__13655/I                                   Span4Mux_v                     0              6915  487079  RISE       1
I__13655/O                                   Span4Mux_v                   517              7432  487079  RISE       1
I__13658/I                                   Span4Mux_v                     0              7432  487079  RISE       1
I__13658/O                                   Span4Mux_v                   517              7949  487079  RISE       1
I__13662/I                                   LocalMux                       0              7949  487079  RISE       1
I__13662/O                                   LocalMux                     486              8435  487079  RISE       1
I__13672/I                                   InMux                          0              8435  487079  RISE       1
I__13672/O                                   InMux                        382              8817  487079  RISE       1
I__13686/I                                   CascadeMux                     0              8817  487079  RISE       1
I__13686/O                                   CascadeMux                     0              8817  487079  RISE       1
u_app.data_q_RNIAPJT1_5_LC_12_4_7/in2        LogicCell40_SEQ_MODE_0000      0              8817  487079  RISE       1
u_app.data_q_RNIAPJT1_5_LC_12_4_7/lcout      LogicCell40_SEQ_MODE_0000    558              9376  487079  RISE       1
I__8425/I                                    LocalMux                       0              9376  487079  RISE       1
I__8425/O                                    LocalMux                     486              9861  487079  RISE       1
I__8426/I                                    InMux                          0              9861  487079  RISE       1
I__8426/O                                    InMux                        382             10244  487079  RISE       1
u_app.data_q_RNI427R3_1_LC_12_4_6/in3        LogicCell40_SEQ_MODE_0000      0             10244  487079  RISE       1
u_app.data_q_RNI427R3_1_LC_12_4_6/lcout      LogicCell40_SEQ_MODE_0000    465             10709  487079  RISE       4
I__9020/I                                    LocalMux                       0             10709  487079  RISE       1
I__9020/O                                    LocalMux                     486             11195  487079  RISE       1
I__9023/I                                    InMux                          0             11195  487079  RISE       1
I__9023/O                                    InMux                        382             11577  487079  RISE       1
u_app.data_valid_q_RNIVDLE4_LC_13_3_4/in1    LogicCell40_SEQ_MODE_0000      0             11577  487079  RISE       1
u_app.data_valid_q_RNIVDLE4_LC_13_3_4/lcout  LogicCell40_SEQ_MODE_0000    589             12167  487079  RISE       4
I__9009/I                                    LocalMux                       0             12167  487079  RISE       1
I__9009/O                                    LocalMux                     486             12652  487079  RISE       1
I__9013/I                                    InMux                          0             12652  487079  RISE       1
I__9013/O                                    InMux                        382             13035  487079  RISE       1
u_app.state_q_RNI78J9I_1_LC_12_3_6/in0       LogicCell40_SEQ_MODE_0000      0             13035  487079  RISE       1
u_app.state_q_RNI78J9I_1_LC_12_3_6/lcout     LogicCell40_SEQ_MODE_0000    662             13696  487079  RISE       1
I__8389/I                                    LocalMux                       0             13696  487079  RISE       1
I__8389/O                                    LocalMux                     486             14182  487079  RISE       1
I__8390/I                                    InMux                          0             14182  487079  RISE       1
I__8390/O                                    InMux                        382             14565  487079  RISE       1
u_app.data_valid_q_RNIQ66CK_LC_12_3_4/in1    LogicCell40_SEQ_MODE_0000      0             14565  487079  RISE       1
u_app.data_valid_q_RNIQ66CK_LC_12_3_4/lcout  LogicCell40_SEQ_MODE_0000    589             15154  487079  RISE      10
I__9318/I                                    Odrv4                          0             15154  487079  RISE       1
I__9318/O                                    Odrv4                        517             15671  487079  RISE       1
I__9321/I                                    Span4Mux_h                     0             15671  487079  RISE       1
I__9321/O                                    Span4Mux_h                   444             16115  487079  RISE       1
I__9324/I                                    Span4Mux_v                     0             16115  487079  RISE       1
I__9324/O                                    Span4Mux_v                   517             16632  487079  RISE       1
I__9328/I                                    Span4Mux_v                     0             16632  487079  RISE       1
I__9328/O                                    Span4Mux_v                   517             17149  487079  RISE       1
I__9331/I                                    LocalMux                       0             17149  487079  RISE       1
I__9331/O                                    LocalMux                     486             17635  487079  RISE       1
I__9334/I                                    CEMux                          0             17635  487079  RISE       1
I__9334/O                                    CEMux                        889             18524  487079  RISE       1
u_app.data_q_7_LC_12_10_3/ce                 LogicCell40_SEQ_MODE_1010      0             18524  487079  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_9_10_0/lcout     LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__5896/I                                       Odrv12                         0                 0  RISE       1
I__5896/O                                       Odrv12                       724               724  RISE       1
I__5898/I                                       Span12Mux_h                    0               724  RISE       1
I__5898/O                                       Span12Mux_h                  724              1447  RISE       1
I__5899/I                                       Span12Mux_v                    0              1447  RISE       1
I__5899/O                                       Span12Mux_v                  724              2171  RISE       1
I__5900/I                                       Sp12to4                        0              2171  RISE       1
I__5900/O                                       Sp12to4                      631              2801  RISE       1
I__5901/I                                       Span4Mux_s3_h                  0              2801  RISE       1
I__5901/O                                       Span4Mux_s3_h                341              3142  RISE       1
I__5902/I                                       LocalMux                       0              3142  RISE       1
I__5902/O                                       LocalMux                     486              3628  RISE       1
I__5903/I                                       IoInMux                        0              3628  RISE       1
I__5903/O                                       IoInMux                      382              4011  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4011  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              4920  RISE     163
I__14683/I                                      gio2CtrlBuf                    0              4920  RISE       1
I__14683/O                                      gio2CtrlBuf                    0              4920  RISE       1
I__14684/I                                      GlobalMux                      0              4920  RISE       1
I__14684/O                                      GlobalMux                    227              5148  RISE       1
I__14689/I                                      ClkMux                         0              5148  RISE       1
I__14689/O                                      ClkMux                       455              5603  RISE       1
u_app.data_q_7_LC_12_10_3/clk                   LogicCell40_SEQ_MODE_1010      0              5603  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 4337


Data Path Delay                4616
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 4337

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6575/I                                      Odrv12                     0      1670               RISE  1       
I__6575/O                                      Odrv12                     724    2393               RISE  1       
I__6576/I                                      Span12Mux_v                0      2393               RISE  1       
I__6576/O                                      Span12Mux_v                724    3117               RISE  1       
I__6577/I                                      Sp12to4                    0      3117               RISE  1       
I__6577/O                                      Sp12to4                    631    3747               RISE  1       
I__6578/I                                      LocalMux                   0      3747               RISE  1       
I__6578/O                                      LocalMux                   486    4233               RISE  1       
I__6579/I                                      InMux                      0      4233               RISE  1       
I__6579/O                                      InMux                      382    4616               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_9_20_7/in3  LogicCell40_SEQ_MODE_1010  0      4616               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14983/I                                     GlobalMux                           0      0                  RISE  1       
I__14983/O                                     GlobalMux                           227    227                RISE  1       
I__15094/I                                     ClkMux                              0      227                RISE  1       
I__15094/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_9_20_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3995


Data Path Delay                3985
+ Setup Time                    693
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3995

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6561/I                                      Odrv12                     0      1670               RISE  1       
I__6561/O                                      Odrv12                     724    2393               RISE  1       
I__6562/I                                      Span12Mux_v                0      2393               RISE  1       
I__6562/O                                      Span12Mux_v                724    3117               RISE  1       
I__6563/I                                      LocalMux                   0      3117               RISE  1       
I__6563/O                                      LocalMux                   486    3603               RISE  1       
I__6564/I                                      InMux                      0      3603               RISE  1       
I__6564/O                                      InMux                      382    3985               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_21_5/in0  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14983/I                                     GlobalMux                           0      0                  RISE  1       
I__14983/O                                     GlobalMux                           227    227                RISE  1       
I__15098/I                                     ClkMux                              0      227                RISE  1       
I__15098/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_21_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 14324


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             12846
---------------------------- ------
Clock To Out Delay            14324

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14983/I                                          GlobalMux                           0      0                  RISE  1       
I__14983/O                                          GlobalMux                           227    227                RISE  1       
I__15093/I                                          ClkMux                              0      227                RISE  1       
I__15093/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_7_18_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_7_18_6/lcout        LogicCell40_SEQ_MODE_1010  796    1478               FALL  4       
I__6353/I                                                   Odrv12                     0      1478               FALL  1       
I__6353/O                                                   Odrv12                     796    2274               FALL  1       
I__6354/I                                                   Span12Mux_v                0      2274               FALL  1       
I__6354/O                                                   Span12Mux_v                796    3070               FALL  1       
I__6356/I                                                   LocalMux                   0      3070               FALL  1       
I__6356/O                                                   LocalMux                   455    3525               FALL  1       
I__6359/I                                                   InMux                      0      3525               FALL  1       
I__6359/O                                                   InMux                      320    3845               FALL  1       
I__6361/I                                                   CascadeMux                 0      3845               FALL  1       
I__6361/O                                                   CascadeMux                 0      3845               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_9_14_1/in2    LogicCell40_SEQ_MODE_0000  0      3845               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_9_14_1/lcout  LogicCell40_SEQ_MODE_0000  517    4362               FALL  1       
I__6364/I                                                   Odrv12                     0      4362               FALL  1       
I__6364/O                                                   Odrv12                     796    5158               FALL  1       
I__6365/I                                                   Sp12to4                    0      5158               FALL  1       
I__6365/O                                                   Sp12to4                    662    5820               FALL  1       
I__6366/I                                                   Span4Mux_v                 0      5820               FALL  1       
I__6366/O                                                   Span4Mux_v                 548    6368               FALL  1       
I__6367/I                                                   Span4Mux_v                 0      6368               FALL  1       
I__6367/O                                                   Span4Mux_v                 548    6915               FALL  1       
I__6368/I                                                   Span4Mux_s2_v              0      6915               FALL  1       
I__6368/O                                                   Span4Mux_s2_v              372    7288               FALL  1       
I__6369/I                                                   IoSpan4Mux                 0      7288               FALL  1       
I__6369/O                                                   IoSpan4Mux                 475    7763               FALL  1       
I__6370/I                                                   LocalMux                   0      7763               FALL  1       
I__6370/O                                                   LocalMux                   455    8218               FALL  1       
I__6371/I                                                   IoInMux                    0      8218               FALL  1       
I__6371/O                                                   IoInMux                    320    8538               FALL  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8538               FALL  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     3297   11836              FALL  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      11836              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2488   14324              FALL  1       
usb_n:out                                                   demo                       0      14324              FALL  1       

6.2.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12267


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10789
---------------------------- ------
Clock To Out Delay            12267

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14983/I                                          GlobalMux                           0      0                  RISE  1       
I__14983/O                                          GlobalMux                           227    227                RISE  1       
I__15093/I                                          ClkMux                              0      227                RISE  1       
I__15093/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_7_18_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_7_18_6/lcout      LogicCell40_SEQ_MODE_1010  796    1478               FALL  4       
I__6353/I                                                 Odrv12                     0      1478               FALL  1       
I__6353/O                                                 Odrv12                     796    2274               FALL  1       
I__6354/I                                                 Span12Mux_v                0      2274               FALL  1       
I__6354/O                                                 Span12Mux_v                796    3070               FALL  1       
I__6356/I                                                 LocalMux                   0      3070               FALL  1       
I__6356/O                                                 LocalMux                   455    3525               FALL  1       
I__6360/I                                                 InMux                      0      3525               FALL  1       
I__6360/O                                                 InMux                      320    3845               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_14_0/in3    LogicCell40_SEQ_MODE_0000  0      3845               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_14_0/lcout  LogicCell40_SEQ_MODE_0000  424    4269               FALL  1       
I__6372/I                                                 Odrv12                     0      4269               FALL  1       
I__6372/O                                                 Odrv12                     796    5065               FALL  1       
I__6373/I                                                 Span12Mux_s10_v            0      5065               FALL  1       
I__6373/O                                                 Span12Mux_s10_v            641    5706               FALL  1       
I__6374/I                                                 LocalMux                   0      5706               FALL  1       
I__6374/O                                                 LocalMux                   455    6161               FALL  1       
I__6375/I                                                 IoInMux                    0      6161               FALL  1       
I__6375/O                                                 IoInMux                    320    6481               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6481               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   9779               FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      9779               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12267              FALL  1       
usb_p:out                                                 demo                       0      12267              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -3489


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -4171
---------------------------- ------
Hold Time                     -3489

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                       demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6575/I                                      Odrv12                     0      1142               FALL  1       
I__6575/O                                      Odrv12                     796    1938               FALL  1       
I__6576/I                                      Span12Mux_v                0      1938               FALL  1       
I__6576/O                                      Span12Mux_v                796    2734               FALL  1       
I__6577/I                                      Sp12to4                    0      2734               FALL  1       
I__6577/O                                      Sp12to4                    662    3396               FALL  1       
I__6578/I                                      LocalMux                   0      3396               FALL  1       
I__6578/O                                      LocalMux                   455    3851               FALL  1       
I__6579/I                                      InMux                      0      3851               FALL  1       
I__6579/O                                      InMux                      320    4171               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_9_20_7/in3  LogicCell40_SEQ_MODE_1010  0      4171               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14983/I                                     GlobalMux                           0      0                  RISE  1       
I__14983/O                                     GlobalMux                           227    227                RISE  1       
I__15094/I                                     ClkMux                              0      227                RISE  1       
I__15094/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_9_20_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2827


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                     -2827

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6561/I                                      Odrv12                     0      1142               FALL  1       
I__6561/O                                      Odrv12                     796    1938               FALL  1       
I__6562/I                                      Span12Mux_v                0      1938               FALL  1       
I__6562/O                                      Span12Mux_v                796    2734               FALL  1       
I__6563/I                                      LocalMux                   0      2734               FALL  1       
I__6563/O                                      LocalMux                   455    3189               FALL  1       
I__6564/I                                      InMux                      0      3189               FALL  1       
I__6564/O                                      InMux                      320    3509               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_21_5/in0  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14983/I                                     GlobalMux                           0      0                  RISE  1       
I__14983/O                                     GlobalMux                           227    227                RISE  1       
I__15098/I                                     ClkMux                              0      227                RISE  1       
I__15098/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_21_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10349


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8871
---------------------------- ------
Clock To Out Delay            10349

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14983/I                                           GlobalMux                           0      0                  RISE  1       
I__14983/O                                           GlobalMux                           227    227                RISE  1       
I__15056/I                                           ClkMux                              0      227                RISE  1       
I__15056/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_14_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_14_7/lcout             LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__6402/I                                                         LocalMux                   0      1478               FALL  1       
I__6402/O                                                         LocalMux                   455    1933               FALL  1       
I__6406/I                                                         InMux                      0      1933               FALL  1       
I__6406/O                                                         InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_14_6/in3     LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_9_14_6/lcout   LogicCell40_SEQ_MODE_0000  465    2719               RISE  4       
I__7513/I                                                         Odrv12                     0      2719               RISE  1       
I__7513/O                                                         Odrv12                     724    3442               RISE  1       
I__7517/I                                                         Span12Mux_v                0      3442               RISE  1       
I__7517/O                                                         Span12Mux_v                724    4166               RISE  1       
I__7521/I                                                         Sp12to4                    0      4166               RISE  1       
I__7521/O                                                         Sp12to4                    631    4796               RISE  1       
I__7522/I                                                         Span4Mux_v                 0      4796               RISE  1       
I__7522/O                                                         Span4Mux_v                 517    5313               RISE  1       
I__7523/I                                                         LocalMux                   0      5313               RISE  1       
I__7523/O                                                         LocalMux                   486    5799               RISE  1       
I__7524/I                                                         InMux                      0      5799               RISE  1       
I__7524/O                                                         InMux                      382    6181               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_28_3/in3    LogicCell40_SEQ_MODE_0000  0      6181               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_10_28_3/lcout  LogicCell40_SEQ_MODE_0000  424    6605               FALL  2       
I__7505/I                                                         Odrv12                     0      6605               FALL  1       
I__7505/O                                                         Odrv12                     796    7401               FALL  1       
I__7507/I                                                         LocalMux                   0      7401               FALL  1       
I__7507/O                                                         LocalMux                   455    7856               FALL  1       
I__7509/I                                                         IoInMux                    0      7856               FALL  1       
I__7509/O                                                         IoInMux                    320    8177               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      8177               FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    8435               RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      8435               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   10349              RISE  1       
usb_n:out                                                         demo                       0      10349              RISE  1       

6.5.2::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10253


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              8775
---------------------------- ------
Clock To Out Delay            10253

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__14983/I                                           GlobalMux                           0      0                  RISE  1       
I__14983/O                                           GlobalMux                           227    227                RISE  1       
I__15056/I                                           ClkMux                              0      227                RISE  1       
I__15056/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_14_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_9_14_7/lcout     LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__6405/I                                                 LocalMux                   0      1478               FALL  1       
I__6405/O                                                 LocalMux                   455    1933               FALL  1       
I__6413/I                                                 InMux                      0      1933               FALL  1       
I__6413/O                                                 InMux                      320    2253               FALL  1       
I__6417/I                                                 CascadeMux                 0      2253               FALL  1       
I__6417/O                                                 CascadeMux                 0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_14_0/in2    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_9_14_0/lcout  LogicCell40_SEQ_MODE_0000  517    2770               FALL  1       
I__6372/I                                                 Odrv12                     0      2770               FALL  1       
I__6372/O                                                 Odrv12                     796    3566               FALL  1       
I__6373/I                                                 Span12Mux_s10_v            0      3566               FALL  1       
I__6373/O                                                 Span12Mux_s10_v            641    4207               FALL  1       
I__6374/I                                                 LocalMux                   0      4207               FALL  1       
I__6374/O                                                 LocalMux                   455    4662               FALL  1       
I__6375/I                                                 IoInMux                    0      4662               FALL  1       
I__6375/O                                                 IoInMux                    320    4982               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      4982               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   7939               RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      7939               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   10253              RISE  1       
usb_p:out                                                 demo                       0      10253              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

