{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751486470471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751486470472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  2 17:01:10 2025 " "Processing started: Wed Jul  2 17:01:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751486470472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751486470472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_02 -c Projeto_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_02 -c Projeto_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751486470472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751486470717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751486470717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto_02.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Projeto_02.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto_02 " "Found entity 1: Projeto_02" {  } { { "Projeto_02.bdf" "" { Schematic "/home/ldealuno/Documentos/ED25/Projeto_02.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751486481417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751486481417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_debounce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_debounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_debounce " "Found entity 1: bloco_debounce" {  } { { "bloco_debounce.bdf" "" { Schematic "/home/ldealuno/Documentos/ED25/bloco_debounce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751486481417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751486481417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto_02 " "Elaborating entity \"Projeto_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751486481473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_debounce bloco_debounce:inst " "Elaborating entity \"bloco_debounce\" for hierarchy \"bloco_debounce:inst\"" {  } { { "Projeto_02.bdf" "inst" { Schematic "/home/ldealuno/Documentos/ED25/Projeto_02.bdf" { { 168 696 864 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751486481475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/debounce.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/debounce.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "db/debounce.tdf" "" { Text "/home/ldealuno/Documentos/ED25/db/debounce.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751486481486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751486481486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce bloco_debounce:inst\|debounce:inst " "Elaborating entity \"debounce\" for hierarchy \"bloco_debounce:inst\|debounce:inst\"" {  } { { "bloco_debounce.bdf" "inst" { Schematic "/home/ldealuno/Documentos/ED25/bloco_debounce.bdf" { { 144 104 280 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751486481486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "Projeto_02.bdf" "" { Schematic "/home/ldealuno/Documentos/ED25/Projeto_02.bdf" { { 192 920 1096 208 "led\[1\]" "" } { 208 920 1096 224 "led\[2\]" "" } { 296 928 1104 312 "led\[4\]" "" } { 280 928 1104 296 "led\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751486482153 "|Projeto_02|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "Projeto_02.bdf" "" { Schematic "/home/ldealuno/Documentos/ED25/Projeto_02.bdf" { { 192 920 1096 208 "led\[1\]" "" } { 208 920 1096 224 "led\[2\]" "" } { 296 928 1104 312 "led\[4\]" "" } { 280 928 1104 296 "led\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751486482153 "|Projeto_02|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751486482153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751486482287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751486482981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751486482981 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[4\] " "No output dependent on input pin \"key\[4\]\"" {  } { { "Projeto_02.bdf" "" { Schematic "/home/ldealuno/Documentos/ED25/Projeto_02.bdf" { { 200 296 464 216 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751486483024 "|Projeto_02|key[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "Projeto_02.bdf" "" { Schematic "/home/ldealuno/Documentos/ED25/Projeto_02.bdf" { { 200 296 464 216 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751486483024 "|Projeto_02|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751486483024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751486483024 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751486483024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751486483024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751486483024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751486483033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  2 17:01:23 2025 " "Processing ended: Wed Jul  2 17:01:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751486483033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751486483033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751486483033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751486483033 ""}
