<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › sa11x0-dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sa11x0-dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SA11x0 DMAengine support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 Russell King</span>
<span class="cm"> *   Derived in part from arch/arm/mach-sa1100/dma.c,</span>
<span class="cm"> *   Copyright (C) 2000, 2001 by Nicolas Pitre</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/sa11x0-dma.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>

<span class="cp">#define NR_PHY_CHAN	6</span>
<span class="cp">#define DMA_ALIGN	3</span>
<span class="cp">#define DMA_MAX_SIZE	0x1fff</span>
<span class="cp">#define DMA_CHUNK_SIZE	0x1000</span>

<span class="cp">#define DMA_DDAR	0x00</span>
<span class="cp">#define DMA_DCSR_S	0x04</span>
<span class="cp">#define DMA_DCSR_C	0x08</span>
<span class="cp">#define DMA_DCSR_R	0x0c</span>
<span class="cp">#define DMA_DBSA	0x10</span>
<span class="cp">#define DMA_DBTA	0x14</span>
<span class="cp">#define DMA_DBSB	0x18</span>
<span class="cp">#define DMA_DBTB	0x1c</span>
<span class="cp">#define DMA_SIZE	0x20</span>

<span class="cp">#define DCSR_RUN	(1 &lt;&lt; 0)</span>
<span class="cp">#define DCSR_IE		(1 &lt;&lt; 1)</span>
<span class="cp">#define DCSR_ERROR	(1 &lt;&lt; 2)</span>
<span class="cp">#define DCSR_DONEA	(1 &lt;&lt; 3)</span>
<span class="cp">#define DCSR_STRTA	(1 &lt;&lt; 4)</span>
<span class="cp">#define DCSR_DONEB	(1 &lt;&lt; 5)</span>
<span class="cp">#define DCSR_STRTB	(1 &lt;&lt; 6)</span>
<span class="cp">#define DCSR_BIU	(1 &lt;&lt; 7)</span>

<span class="cp">#define DDAR_RW		(1 &lt;&lt; 0)	</span><span class="cm">/* 0 = W, 1 = R */</span><span class="cp"></span>
<span class="cp">#define DDAR_E		(1 &lt;&lt; 1)	</span><span class="cm">/* 0 = LE, 1 = BE */</span><span class="cp"></span>
<span class="cp">#define DDAR_BS		(1 &lt;&lt; 2)	</span><span class="cm">/* 0 = BS4, 1 = BS8 */</span><span class="cp"></span>
<span class="cp">#define DDAR_DW		(1 &lt;&lt; 3)	</span><span class="cm">/* 0 = 8b, 1 = 16b */</span><span class="cp"></span>
<span class="cp">#define DDAR_Ser0UDCTr	(0x0 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser0UDCRc	(0x1 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser1SDLCTr	(0x2 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser1SDLCRc	(0x3 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser1UARTTr	(0x4 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser1UARTRc	(0x5 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser2ICPTr	(0x6 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser2ICPRc	(0x7 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser3UARTTr	(0x8 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser3UARTRc	(0x9 &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser4MCP0Tr	(0xa &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser4MCP0Rc	(0xb &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser4MCP1Tr	(0xc &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser4MCP1Rc	(0xd &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser4SSPTr	(0xe &lt;&lt; 4)</span>
<span class="cp">#define DDAR_Ser4SSPRc	(0xf &lt;&lt; 4)</span>

<span class="k">struct</span> <span class="n">sa11x0_dma_sg</span> <span class="p">{</span>
	<span class="n">u32</span>			<span class="n">addr</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">len</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="n">tx</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">ddar</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">size</span><span class="p">;</span>

	<span class="cm">/* maybe protected by c-&gt;lock */</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">node</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sglen</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_sg</span>	<span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>		<span class="n">chan</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="n">dma_cookie_t</span>		<span class="n">lc</span><span class="p">;</span>

	<span class="cm">/* protected by c-&gt;lock */</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span>	<span class="o">*</span><span class="n">phy</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_status</span>		<span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">desc_submitted</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">desc_issued</span><span class="p">;</span>

	<span class="cm">/* protected by d-&gt;lock */</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">node</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">ddar</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">name</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span>	<span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">num</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span>	<span class="o">*</span><span class="n">vchan</span><span class="p">;</span>

	<span class="cm">/* Protected by c-&gt;lock */</span>
	<span class="kt">unsigned</span>		<span class="n">sg_load</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span>	<span class="o">*</span><span class="n">txd_load</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">sg_done</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span>	<span class="o">*</span><span class="n">txd_done</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
	<span class="n">u32</span>			<span class="n">dbs</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>			<span class="n">dbt</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>			<span class="n">dcsr</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_device</span>	<span class="n">slave</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>	<span class="n">task</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">chan_pending</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">desc_complete</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span>	<span class="n">phy</span><span class="p">[</span><span class="n">NR_PHY_CHAN</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="nf">to_sa11x0_dma_chan</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sa11x0_dma_chan</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="nf">to_sa11x0_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dmadev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">dmadev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sa11x0_dma_dev</span><span class="p">,</span> <span class="n">slave</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="nf">to_sa11x0_dma_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">tx</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sa11x0_dma_desc</span><span class="p">,</span> <span class="n">tx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="nf">sa11x0_dma_next_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sa11x0_dma_desc</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sa11x0_dma_start_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span> <span class="o">=</span> <span class="n">txd</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">sg_load</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pchan %u: txd %p[%x]: starting: DDAR:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">,</span> <span class="n">txd</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">cookie</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">ddar</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">noinline</span> <span class="nf">sa11x0_dma_start_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_sg</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">dbsx</span><span class="p">,</span> <span class="n">dbtx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dcsr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">txd</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">dcsr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_R</span><span class="p">);</span>

	<span class="cm">/* Don&#39;t try to load the next transfer if both buffers are started */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">))</span> <span class="o">==</span> <span class="p">(</span><span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">sg_load</span> <span class="o">==</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sglen</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txn</span> <span class="o">=</span> <span class="n">sa11x0_dma_next_desc</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * We have reached the end of the current descriptor.</span>
<span class="cm">		 * Peek at the next descriptor, and if compatible with</span>
<span class="cm">		 * the current, start processing it.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">txn</span> <span class="o">&amp;&amp;</span> <span class="n">txn</span><span class="o">-&gt;</span><span class="n">ddar</span> <span class="o">==</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">ddar</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">txd</span> <span class="o">=</span> <span class="n">txn</span><span class="p">;</span>
			<span class="n">sa11x0_dma_start_desc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">txn</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">sg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">sg_load</span><span class="o">++</span><span class="p">];</span>

	<span class="cm">/* Select buffer to load according to channel status */</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_BIU</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">))</span> <span class="o">==</span> <span class="p">(</span><span class="n">DCSR_BIU</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_BIU</span> <span class="o">|</span> <span class="n">DCSR_STRTA</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dbsx</span> <span class="o">=</span> <span class="n">DMA_DBSA</span><span class="p">;</span>
		<span class="n">dbtx</span> <span class="o">=</span> <span class="n">DMA_DBTA</span><span class="p">;</span>
		<span class="n">dcsr</span> <span class="o">=</span> <span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_IE</span> <span class="o">|</span> <span class="n">DCSR_RUN</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dbsx</span> <span class="o">=</span> <span class="n">DMA_DBSB</span><span class="p">;</span>
		<span class="n">dbtx</span> <span class="o">=</span> <span class="n">DMA_DBTB</span><span class="p">;</span>
		<span class="n">dcsr</span> <span class="o">=</span> <span class="n">DCSR_STRTB</span> <span class="o">|</span> <span class="n">DCSR_IE</span> <span class="o">|</span> <span class="n">DCSR_RUN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">dbsx</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">dbtx</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">dcsr</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_S</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pchan %u: load: DCSR:%02x DBS%c:%08x DBT%c:%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">,</span> <span class="n">dcsr</span><span class="p">,</span>
		<span class="sc">&#39;A&#39;</span> <span class="o">+</span> <span class="p">(</span><span class="n">dbsx</span> <span class="o">==</span> <span class="n">DMA_DBSB</span><span class="p">),</span> <span class="n">sg</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span>
		<span class="sc">&#39;A&#39;</span> <span class="o">+</span> <span class="p">(</span><span class="n">dbtx</span> <span class="o">==</span> <span class="n">DMA_DBTB</span><span class="p">),</span> <span class="n">sg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">noinline</span> <span class="nf">sa11x0_dma_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">sg_done</span> <span class="o">==</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sglen</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

		<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pchan %u: txd %p[%x]: completed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">cookie</span><span class="p">);</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">lc</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">cookie</span><span class="p">;</span>

		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">desc_complete</span><span class="p">);</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">p</span><span class="o">-&gt;</span><span class="n">sg_done</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span><span class="p">;</span>

		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">task</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">sa11x0_dma_start_sg</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sa11x0_dma_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dcsr</span><span class="p">;</span>

	<span class="n">dcsr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_R</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_ERROR</span> <span class="o">|</span> <span class="n">DCSR_DONEA</span> <span class="o">|</span> <span class="n">DCSR_DONEB</span><span class="p">)))</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="cm">/* Clear reported status bits */</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_ERROR</span> <span class="o">|</span> <span class="n">DCSR_DONEA</span> <span class="o">|</span> <span class="n">DCSR_DONEB</span><span class="p">),</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_C</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pchan %u: irq: DCSR:%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">,</span> <span class="n">dcsr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_ERROR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pchan %u: error. DCSR:%02x DDAR:%08x DBSA:%08x DBTA:%08x DBSB:%08x DBTB:%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">,</span> <span class="n">dcsr</span><span class="p">,</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DDAR</span><span class="p">),</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBSA</span><span class="p">),</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBTA</span><span class="p">),</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBSB</span><span class="p">),</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBTB</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">c</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">vchan</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Now that we&#39;re holding the lock, check that the vchan</span>
<span class="cm">		 * really is associated with this pchan before touching the</span>
<span class="cm">		 * hardware.  This should always succeed, because we won&#39;t</span>
<span class="cm">		 * change p-&gt;vchan or c-&gt;phy while the channel is actively</span>
<span class="cm">		 * transferring.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span> <span class="o">==</span> <span class="n">p</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_DONEA</span><span class="p">)</span>
				<span class="n">sa11x0_dma_complete</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_DONEB</span><span class="p">)</span>
				<span class="n">sa11x0_dma_complete</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sa11x0_dma_start_txd</span><span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="n">sa11x0_dma_next_desc</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>

	<span class="cm">/* If the issued list is empty, we have no further txds to process */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">txd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">;</span>

		<span class="n">sa11x0_dma_start_desc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">txd</span><span class="p">);</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span> <span class="o">=</span> <span class="n">txd</span><span class="p">;</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">sg_done</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* The channel should not have any transfers started */</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_R</span><span class="p">)</span> <span class="o">&amp;</span>
				      <span class="p">(</span><span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">));</span>

		<span class="cm">/* Clear the run and start bits before changing DDAR */</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">DCSR_RUN</span> <span class="o">|</span> <span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">,</span>
			       <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_C</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">ddar</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DDAR</span><span class="p">);</span>

		<span class="cm">/* Try to start both buffers */</span>
		<span class="n">sa11x0_dma_start_sg</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="n">sa11x0_dma_start_sg</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sa11x0_dma_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="p">)</span><span class="n">arg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span><span class="p">,</span> <span class="o">*</span><span class="n">txn</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">head</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">pch</span><span class="p">,</span> <span class="n">pch_alloc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tasklet enter</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Get the completed tx descriptors */</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">desc_complete</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">c</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_chan</span><span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">chan</span><span class="p">);</span>

		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: txd %p[%x] completed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">c</span><span class="p">,</span> <span class="n">txd</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">cookie</span><span class="p">);</span>

		<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">p</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">)</span>
				<span class="n">sa11x0_dma_start_txd</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* No current txd associated with this channel */</span>
				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pchan %u: free</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">);</span>

				<span class="cm">/* Mark this channel free */</span>
				<span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
				<span class="n">p</span><span class="o">-&gt;</span><span class="n">vchan</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">pch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">pch</span> <span class="o">&lt;</span> <span class="n">NR_PHY_CHAN</span><span class="p">;</span> <span class="n">pch</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">pch</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">vchan</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">chan_pending</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">c</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">chan_pending</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
			<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>

			<span class="n">pch_alloc</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pch</span><span class="p">;</span>

			<span class="cm">/* Mark this channel allocated */</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">vchan</span> <span class="o">=</span> <span class="n">c</span><span class="p">;</span>

			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pchan %u: alloc vchan %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pch</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">pch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">pch</span> <span class="o">&lt;</span> <span class="n">NR_PHY_CHAN</span><span class="p">;</span> <span class="n">pch</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pch_alloc</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">pch</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">pch</span><span class="p">];</span>
			<span class="n">c</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">vchan</span><span class="p">;</span>

			<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>

			<span class="n">sa11x0_dma_start_txd</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
			<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Now free the completed tx descriptor, and call their callbacks */</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="n">txn</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_async_tx_callback</span> <span class="n">callback</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">callback</span><span class="p">;</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">callback_param</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">callback_param</span><span class="p">;</span>

		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;txd %p[%x]: callback and free</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">txd</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">cookie</span><span class="p">);</span>

		<span class="n">kfree</span><span class="p">(</span><span class="n">txd</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">callback</span><span class="p">)</span>
			<span class="n">callback</span><span class="p">(</span><span class="n">callback_param</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tasklet exit</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">sa11x0_dma_desc_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">struct</span> <span class="n">list_head</span> <span class="o">*</span><span class="n">head</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span><span class="p">,</span> <span class="o">*</span><span class="n">txn</span><span class="p">;</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="n">txn</span><span class="p">,</span> <span class="n">head</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;txd %p: freeing</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">txd</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">txd</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sa11x0_dma_alloc_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sa11x0_dma_free_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">to_sa11x0_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">head</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_submitted</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>
	<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">sa11x0_dma_desc_free</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">dma_addr_t</span> <span class="nf">sa11x0_dma_pos</span><span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dcsr</span><span class="p">;</span>

	<span class="n">dcsr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_R</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_BIU</span> <span class="o">|</span> <span class="n">DCSR_STRTA</span><span class="p">))</span> <span class="o">==</span> <span class="n">DCSR_STRTA</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_BIU</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">))</span> <span class="o">==</span> <span class="n">DCSR_BIU</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">DMA_DBSA</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">DMA_DBSB</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">dma_status</span> <span class="nf">sa11x0_dma_tx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
	<span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="o">*</span><span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">to_sa11x0_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span><span class="p">;</span>
	<span class="n">dma_cookie_t</span> <span class="n">last_used</span><span class="p">,</span> <span class="n">last_complete</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_status</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">bytes</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">last_used</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">cookie</span><span class="p">;</span>
	<span class="n">last_complete</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">lc</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_async_is_complete</span><span class="p">(</span><span class="n">cookie</span><span class="p">,</span> <span class="n">last_complete</span><span class="p">,</span> <span class="n">last_used</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="n">DMA_SUCCESS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_set_tx_state</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">last_complete</span><span class="p">,</span> <span class="n">last_used</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">p</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_addr_t</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">sa11x0_dma_pos</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>

		<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx_status: addr:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

		<span class="n">txd</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">txd</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sglen</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx_status: [%u] %x+%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">i</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">len</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">&amp;&amp;</span>
				    <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">+</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
					<span class="kt">unsigned</span> <span class="n">len</span><span class="p">;</span>

					<span class="n">len</span> <span class="o">=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">len</span> <span class="o">-</span>
						<span class="p">(</span><span class="n">addr</span> <span class="o">-</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">);</span>
					<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx_status: [%u] +%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
						<span class="n">i</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
					<span class="n">bytes</span> <span class="o">+=</span> <span class="n">len</span><span class="p">;</span>
					<span class="n">i</span><span class="o">++</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
			<span class="k">for</span> <span class="p">(;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sglen</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx_status: [%u] %x+%x ++</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">i</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">len</span><span class="p">);</span>
				<span class="n">bytes</span> <span class="o">+=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">len</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">txd</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span> <span class="o">&amp;&amp;</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span><span class="p">)</span>
			<span class="n">bytes</span> <span class="o">+=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bytes</span> <span class="o">+=</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">dma_set_tx_state</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">last_complete</span><span class="p">,</span> <span class="n">last_used</span><span class="p">,</span> <span class="n">bytes</span><span class="p">);</span>

	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx_status: bytes 0x%zx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bytes</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Move pending txds to the issued list, and re-init pending list.</span>
<span class="cm"> * If not already pending, add this channel to the list of pending</span>
<span class="cm"> * channels and trigger the tasklet to run.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sa11x0_dma_issue_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">to_sa11x0_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_submitted</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span> <span class="o">&amp;&amp;</span> <span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">chan_pending</span><span class="p">);</span>
			<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">task</span><span class="p">);</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: issued</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: nothing to issue</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">dma_cookie_t</span> <span class="nf">sa11x0_dma_tx_submit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_chan</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_tx</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">cookie</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">cookie</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">cookie</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">cookie</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">cookie</span><span class="p">;</span>

	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_submitted</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: txd %p[%x]: submitted</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">c</span><span class="p">,</span> <span class="n">txd</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">cookie</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">cookie</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="nf">sa11x0_dma_prep_slave_sg</span><span class="p">(</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sglen</span><span class="p">,</span>
	<span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">dir</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">context</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sgent</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="n">sglen</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* SA11x0 channels can only operate in their native direction */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dir</span> <span class="o">!=</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">ddar</span> <span class="o">&amp;</span> <span class="n">DDAR_RW</span> <span class="o">?</span> <span class="n">DMA_DEV_TO_MEM</span> <span class="o">:</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: bad DMA direction: DDAR:%08x dir:%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">c</span><span class="p">,</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">ddar</span><span class="p">,</span> <span class="n">dir</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Do not allow zero-sized txds */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sglen</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">sg</span><span class="p">,</span> <span class="n">sgent</span><span class="p">,</span> <span class="n">sglen</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_addr_t</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sgent</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sgent</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">DMA_MAX_SIZE</span><span class="p">)</span>
			<span class="n">j</span> <span class="o">+=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_MAX_SIZE</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DMA_ALIGN</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="n">DMA_ALIGN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: bad buffer alignment: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">c</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">txd</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">txd</span><span class="p">)</span> <span class="o">+</span> <span class="n">j</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="n">GFP_ATOMIC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">txd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: kzalloc failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">sg</span><span class="p">,</span> <span class="n">sgent</span><span class="p">,</span> <span class="n">sglen</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_addr_t</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sgent</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="n">len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sgent</span><span class="p">);</span>

		<span class="n">size</span> <span class="o">+=</span> <span class="n">len</span><span class="p">;</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="n">tlen</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>

			<span class="cm">/*</span>
<span class="cm">			 * Check whether the transfer will fit.  If not, try</span>
<span class="cm">			 * to split the transfer up such that we end up with</span>
<span class="cm">			 * equal chunks - but make sure that we preserve the</span>
<span class="cm">			 * alignment.  This avoids small segments.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tlen</span> <span class="o">&gt;</span> <span class="n">DMA_MAX_SIZE</span><span class="p">)</span> <span class="p">{</span>
				<span class="kt">unsigned</span> <span class="n">mult</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">tlen</span><span class="p">,</span>
					<span class="n">DMA_MAX_SIZE</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DMA_ALIGN</span><span class="p">);</span>

				<span class="n">tlen</span> <span class="o">=</span> <span class="p">(</span><span class="n">tlen</span> <span class="o">/</span> <span class="n">mult</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DMA_ALIGN</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
			<span class="n">txd</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">len</span> <span class="o">=</span> <span class="n">tlen</span><span class="p">;</span>

			<span class="n">addr</span> <span class="o">+=</span> <span class="n">tlen</span><span class="p">;</span>
			<span class="n">len</span> <span class="o">-=</span> <span class="n">tlen</span><span class="p">;</span>
			<span class="n">j</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">len</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dma_async_tx_descriptor_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">tx_submit</span> <span class="o">=</span> <span class="n">sa11x0_dma_tx_submit</span><span class="p">;</span>
	<span class="n">txd</span><span class="o">-&gt;</span><span class="n">ddar</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">ddar</span><span class="p">;</span>
	<span class="n">txd</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">txd</span><span class="o">-&gt;</span><span class="n">sglen</span> <span class="o">=</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: txd %p: size %u nr %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">c</span><span class="p">,</span> <span class="n">txd</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">txd</span><span class="o">-&gt;</span><span class="n">sglen</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sa11x0_dma_slave_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="n">cfg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ddar</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">ddar</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">DDAR_RW</span><span class="p">);</span>
	<span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_slave_buswidth</span> <span class="n">width</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">maxburst</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ddar</span> <span class="o">&amp;</span> <span class="n">DDAR_RW</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">src_addr</span><span class="p">;</span>
		<span class="n">width</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">src_addr_width</span><span class="p">;</span>
		<span class="n">maxburst</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">src_maxburst</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">dst_addr</span><span class="p">;</span>
		<span class="n">width</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">dst_addr_width</span><span class="p">;</span>
		<span class="n">maxburst</span> <span class="o">=</span> <span class="n">cfg</span><span class="o">-&gt;</span><span class="n">dst_maxburst</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">width</span> <span class="o">!=</span> <span class="n">DMA_SLAVE_BUSWIDTH_1_BYTE</span> <span class="o">&amp;&amp;</span>
	     <span class="n">width</span> <span class="o">!=</span> <span class="n">DMA_SLAVE_BUSWIDTH_2_BYTES</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">maxburst</span> <span class="o">!=</span> <span class="mi">4</span> <span class="o">&amp;&amp;</span> <span class="n">maxburst</span> <span class="o">!=</span> <span class="mi">8</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">width</span> <span class="o">==</span> <span class="n">DMA_SLAVE_BUSWIDTH_2_BYTES</span><span class="p">)</span>
		<span class="n">ddar</span> <span class="o">|=</span> <span class="n">DDAR_DW</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">maxburst</span> <span class="o">==</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">ddar</span> <span class="o">|=</span> <span class="n">DDAR_BS</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: dma_slave_config addr %x width %u burst %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">c</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">width</span><span class="p">,</span> <span class="n">maxburst</span><span class="p">);</span>

	<span class="n">c</span><span class="o">-&gt;</span><span class="n">ddar</span> <span class="o">=</span> <span class="n">ddar</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0xf0000000</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x003ffffc</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sa11x0_dma_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_ctrl_cmd</span> <span class="n">cmd</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">to_sa11x0_dma</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">head</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA_SLAVE_CONFIG</span>:
		<span class="k">return</span> <span class="n">sa11x0_dma_slave_config</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="p">)</span><span class="n">arg</span><span class="p">);</span>

	<span class="k">case</span> <span class="n">DMA_TERMINATE_ALL</span>:
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: terminate all</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="cm">/* Clear the tx descriptor lists */</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_submitted</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>
		<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>

		<span class="n">p</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span><span class="p">,</span> <span class="o">*</span><span class="n">txn</span><span class="p">;</span>

			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;pchan %u: terminating</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">);</span>
			<span class="cm">/* vchan is assigned to a pchan - stop the channel */</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">DCSR_RUN</span> <span class="o">|</span> <span class="n">DCSR_IE</span> <span class="o">|</span>
				<span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_DONEA</span> <span class="o">|</span>
				<span class="n">DCSR_STRTB</span> <span class="o">|</span> <span class="n">DCSR_DONEB</span><span class="p">,</span>
				<span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_C</span><span class="p">);</span>

			<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="n">txn</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">desc_complete</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">.</span><span class="n">chan</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span>
					<span class="n">list_move</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">)</span>
					<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>
				<span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>
				<span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">vchan</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">task</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">sa11x0_dma_desc_free</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">head</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">DMA_PAUSE</span>:
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: pause</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">DMA_IN_PROGRESS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">DMA_PAUSED</span><span class="p">;</span>

			<span class="n">p</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">writel</span><span class="p">(</span><span class="n">DCSR_RUN</span> <span class="o">|</span> <span class="n">DCSR_IE</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_C</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
				<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
				<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">DMA_RESUME</span>:
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vchan %p: resume</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="n">DMA_PAUSED</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">DMA_IN_PROGRESS</span><span class="p">;</span>

			<span class="n">p</span> <span class="o">=</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">writel</span><span class="p">(</span><span class="n">DCSR_RUN</span> <span class="o">|</span> <span class="n">DCSR_IE</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_S</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
				<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">chan_pending</span><span class="p">);</span>
				<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sa11x0_dma_channel_desc</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">ddar</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define CD(d1, d2) { .ddar = DDAR_##d1 | d2, .name = #d1 }</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sa11x0_dma_channel_desc</span> <span class="n">chan_desc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser0UDCTr</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser0UDCRc</span><span class="p">,</span> <span class="n">DDAR_RW</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser1SDLCTr</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser1SDLCRc</span><span class="p">,</span> <span class="n">DDAR_RW</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser1UARTTr</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser1UARTRc</span><span class="p">,</span> <span class="n">DDAR_RW</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser2ICPTr</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser2ICPRc</span><span class="p">,</span> <span class="n">DDAR_RW</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser3UARTTr</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser3UARTRc</span><span class="p">,</span> <span class="n">DDAR_RW</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser4MCP0Tr</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser4MCP0Rc</span><span class="p">,</span> <span class="n">DDAR_RW</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser4MCP1Tr</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser4MCP1Rc</span><span class="p">,</span> <span class="n">DDAR_RW</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser4SSPTr</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">CD</span><span class="p">(</span><span class="n">Ser4SSPRc</span><span class="p">,</span> <span class="n">DDAR_RW</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sa11x0_dma_init_dmadev</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dmadev</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">chancnt</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">chan_desc</span><span class="p">);</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">);</span>
	<span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">device_alloc_chan_resources</span> <span class="o">=</span> <span class="n">sa11x0_dma_alloc_chan_resources</span><span class="p">;</span>
	<span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">device_free_chan_resources</span> <span class="o">=</span> <span class="n">sa11x0_dma_free_chan_resources</span><span class="p">;</span>
	<span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">device_control</span> <span class="o">=</span> <span class="n">sa11x0_dma_control</span><span class="p">;</span>
	<span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">device_tx_status</span> <span class="o">=</span> <span class="n">sa11x0_dma_tx_status</span><span class="p">;</span>
	<span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span> <span class="o">=</span> <span class="n">sa11x0_dma_issue_pending</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">chancnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

		<span class="n">c</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">c</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">c</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no memory for channel %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span> <span class="o">=</span> <span class="n">dmadev</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">DMA_IN_PROGRESS</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">ddar</span> <span class="o">=</span> <span class="n">chan_desc</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">ddar</span><span class="p">;</span>
		<span class="n">c</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">chan_desc</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span><span class="p">;</span>
		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_submitted</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">desc_issued</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">dma_async_device_register</span><span class="p">(</span><span class="n">dmadev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sa11x0_dma_request_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">,</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">nr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">sa11x0_dma_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sa11x0_dma_free_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">,</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">nr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sa11x0_dma_free_channels</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dmadev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">,</span> <span class="o">*</span><span class="n">cn</span><span class="p">;</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">cn</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmadev</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">,</span> <span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sa11x0_dma_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">d</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">chan_pending</span><span class="p">);</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">desc_complete</span><span class="p">);</span>

	<span class="n">d</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_ioremap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">task</span><span class="p">,</span> <span class="n">sa11x0_dma_tasklet</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">d</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_PHY_CHAN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">p</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">d</span><span class="p">;</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">num</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="n">DMA_SIZE</span><span class="p">;</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">DCSR_RUN</span> <span class="o">|</span> <span class="n">DCSR_IE</span> <span class="o">|</span> <span class="n">DCSR_ERROR</span> <span class="o">|</span>
			<span class="n">DCSR_DONEA</span> <span class="o">|</span> <span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_DONEB</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">,</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_C</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DDAR</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">sa11x0_dma_request_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">i</span><span class="o">--</span><span class="p">;</span>
				<span class="n">sa11x0_dma_free_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="p">}</span>
			<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">device_prep_slave_sg</span> <span class="o">=</span> <span class="n">sa11x0_dma_prep_slave_sg</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">sa11x0_dma_init_dmadev</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to register slave async device: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_slave_reg</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">d</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">err_slave_reg:</span>
	<span class="n">sa11x0_dma_free_channels</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_PHY_CHAN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">sa11x0_dma_free_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
 <span class="nl">err_irq:</span>
	<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">task</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
 <span class="nl">err_ioremap:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
 <span class="nl">err_alloc:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">sa11x0_dma_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">pch</span><span class="p">;</span>

	<span class="n">dma_async_device_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">);</span>

	<span class="n">sa11x0_dma_free_channels</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">slave</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">pch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">pch</span> <span class="o">&lt;</span> <span class="n">NR_PHY_CHAN</span><span class="p">;</span> <span class="n">pch</span><span class="o">++</span><span class="p">)</span>
		<span class="n">sa11x0_dma_free_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pch</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">pch</span><span class="p">]);</span>
	<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">task</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sa11x0_dma_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">pch</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">pch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">pch</span> <span class="o">&lt;</span> <span class="n">NR_PHY_CHAN</span><span class="p">;</span> <span class="n">pch</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">pch</span><span class="p">];</span>
		<span class="n">u32</span> <span class="n">dcsr</span><span class="p">,</span> <span class="n">saved_dcsr</span><span class="p">;</span>

		<span class="n">dcsr</span> <span class="o">=</span> <span class="n">saved_dcsr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_R</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_RUN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">DCSR_RUN</span> <span class="o">|</span> <span class="n">DCSR_IE</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_C</span><span class="p">);</span>
			<span class="n">dcsr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_R</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">saved_dcsr</span> <span class="o">&amp;=</span> <span class="n">DCSR_RUN</span> <span class="o">|</span> <span class="n">DCSR_IE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_BIU</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">dbs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBSB</span><span class="p">);</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">dbt</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBTB</span><span class="p">);</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">dbs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBSA</span><span class="p">);</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">dbt</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBTA</span><span class="p">);</span>
			<span class="n">saved_dcsr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_STRTA</span> <span class="o">?</span> <span class="n">DCSR_STRTB</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_STRTB</span> <span class="o">?</span> <span class="n">DCSR_STRTA</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">dbs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBSA</span><span class="p">);</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">dbt</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBTA</span><span class="p">);</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">dbs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBSB</span><span class="p">);</span>
			<span class="n">p</span><span class="o">-&gt;</span><span class="n">dbt</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBTB</span><span class="p">);</span>
			<span class="n">saved_dcsr</span> <span class="o">|=</span> <span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">dcsr</span> <span class="o">=</span> <span class="n">saved_dcsr</span><span class="p">;</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_C</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sa11x0_dma_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sa11x0_dma_dev</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">pch</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">pch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">pch</span> <span class="o">&lt;</span> <span class="n">NR_PHY_CHAN</span><span class="p">;</span> <span class="n">pch</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_phy</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">[</span><span class="n">pch</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_desc</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">dcsr</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_R</span><span class="p">);</span>

		<span class="n">WARN_ON</span><span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DCSR_BIU</span> <span class="o">|</span> <span class="n">DCSR_STRTA</span> <span class="o">|</span> <span class="n">DCSR_STRTB</span> <span class="o">|</span> <span class="n">DCSR_RUN</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">)</span>
			<span class="n">txd</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_done</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span><span class="p">)</span>
			<span class="n">txd</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">txd_load</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">txd</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">ddar</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DDAR</span><span class="p">);</span>

		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">dbs</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBSA</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">dbt</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBTA</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">dbs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBSB</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">dbt</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DBTB</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">dcsr</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">DMA_DCSR_S</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">sa11x0_dma_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend_noirq</span> <span class="o">=</span> <span class="n">sa11x0_dma_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume_noirq</span> <span class="o">=</span> <span class="n">sa11x0_dma_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freeze_noirq</span> <span class="o">=</span> <span class="n">sa11x0_dma_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">thaw_noirq</span> <span class="o">=</span> <span class="n">sa11x0_dma_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">poweroff_noirq</span> <span class="o">=</span> <span class="n">sa11x0_dma_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restore_noirq</span> <span class="o">=</span> <span class="n">sa11x0_dma_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">sa11x0_dma_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;sa11x0-dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pm</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sa11x0_dma_pm_ops</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">sa11x0_dma_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">sa11x0_dma_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="n">bool</span> <span class="nf">sa11x0_dma_filter_fn</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">param</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">driver</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">sa11x0_dma_driver</span><span class="p">.</span><span class="n">driver</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sa11x0_dma_chan</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="n">to_sa11x0_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">param</span><span class="p">;</span>

		<span class="k">return</span> <span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">sa11x0_dma_filter_fn</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sa11x0_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sa11x0_dma_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">sa11x0_dma_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">sa11x0_dma_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sa11x0_dma_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">sa11x0_dma_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Russell King&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SA-11x0 DMA driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:sa11x0-dma&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
