/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  reg [2:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [26:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~_00_;
  assign celloutsig_1_19z = ~celloutsig_1_18z;
  assign celloutsig_0_54z = celloutsig_0_13z ^ celloutsig_0_14z;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_0z;
  reg [10:0] _08_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 11'h000;
    else _08_ <= { in_data[30:27], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _02_[10:5], _01_, _02_[3:1], _00_ } = _08_;
  assign celloutsig_0_0z = in_data[23:21] / { 1'h1, in_data[15:14] };
  assign celloutsig_0_10z = celloutsig_0_7z[6:3] / { 1'h1, _03_[1:0], celloutsig_0_9z };
  assign celloutsig_0_8z = in_data[66:63] == { _02_[3:1], _00_ };
  assign celloutsig_0_9z = { in_data[79:71], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z } === { in_data[74:58], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, _02_[10:5], _01_, _02_[3:1], _00_, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[175:139] > in_data[162:126];
  assign celloutsig_1_3z = in_data[172:158] > celloutsig_1_0z[19:5];
  assign celloutsig_0_13z = { in_data[33:25], celloutsig_0_4z } > { celloutsig_0_12z, celloutsig_0_0z, _02_[10:5], _01_, _02_[3:1], _00_, _03_, _03_, celloutsig_0_8z };
  assign celloutsig_0_7z = { celloutsig_0_4z[3:1], celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[1:0], _03_, celloutsig_0_1z };
  assign celloutsig_0_4z = { _02_[2:1], _02_[10:5], _01_, _02_[3:1], _00_ } * in_data[82:70];
  assign celloutsig_1_2z = in_data[171] ? { in_data[184:172], 1'h1, in_data[170:162], celloutsig_1_1z } : celloutsig_1_0z[24:1];
  assign celloutsig_0_6z = celloutsig_0_0z[2] ? { 1'h1, _03_ } : celloutsig_0_4z[5:2];
  assign celloutsig_0_1z = { celloutsig_0_0z[2], celloutsig_0_0z } != in_data[8:5];
  assign celloutsig_1_6z = { in_data[137:136], celloutsig_1_3z } !== { celloutsig_1_0z[25:24], celloutsig_1_1z };
  assign celloutsig_1_18z = | celloutsig_1_9z[8:2];
  assign celloutsig_0_53z = celloutsig_0_50z[0] & celloutsig_0_0z[0];
  assign celloutsig_0_14z = celloutsig_0_0z[0] & celloutsig_0_4z[0];
  assign celloutsig_1_0z = in_data[157:131] <<< in_data[163:137];
  assign celloutsig_0_50z = celloutsig_0_7z[2:0] ^ celloutsig_0_4z[8:6];
  assign celloutsig_1_9z = { celloutsig_1_2z[18:7], celloutsig_1_6z } ^ in_data[109:97];
  assign celloutsig_0_12z = ~((celloutsig_0_10z[3] & celloutsig_0_7z[0]) | celloutsig_0_10z[3]);
  assign { _02_[4], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
