AMDGCNAssembly API 使用示範

檔案: attn_bkwd_non_causal-hip-amdgcn-amd-amdhsa-gfx950.s

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
1. Metadata 資訊
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

Kernel Symbol: _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.kd
Kernel Name:   _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
SGPR Count:    85
AGPR Count:    256
VGPR Count:    512

Arguments (1 個):
  [0] offset=0, size=440, value_kind=by_value,

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
2. Labels
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

總共有 4 個 Labels:

  [0] Line 8: _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
  [1] Line 5153: .LBB0_1
  [2] Line 13920: .Lfunc_end0
  [3] Line 13971: __hip_cuid_d4519934d15c1d39

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
3. 前 30 行的 Instructions
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

總共有 4885 個指令
顯示前 30 個:

[0] Line 10:
  指令: s_load_dwordx2
  操作數 (3 個): s[50:51], s[0:1], 0x0
[1] Line 11:
  指令: s_load_dwordx4
  操作數 (3 個): s[20:23], s[0:1], 0x10
[2] Line 12:
  指令: s_load_dword
  操作數 (3 個): s33, s[0:1], 0x20
[3] Line 13:
  指令: s_load_dwordx2
  操作數 (3 個): s[6:7], s[0:1], 0x30
[4] Line 14:
  指令: s_load_dwordx4
  操作數 (3 個): s[28:31], s[0:1], 0x40
[5] Line 15:
  指令: s_lshl_b32
  操作數 (3 個): s61, s2, 3
[6] Line 16:
  指令: s_waitcnt
  操作數 (1 個): lgkmcnt(0)
[7] Line 17:
  指令: s_load_dword
  操作數 (3 個): s21, s[0:1], 0x50
[8] Line 18:
  指令: s_load_dwordx8
  操作數 (3 個): s[8:15], s[0:1], 0x60
[9] Line 19:
  指令: s_cmp_lg_u32
  操作數 (2 個): 0, -1
[10] Line 20:
  指令: s_mov_b64
  操作數 (2 個): s[34:35], src_shared_base
[11] Line 21:
  指令: s_waitcnt
  操作數 (1 個): lgkmcnt(0)
[12] Line 22:
  指令: s_cselect_b32
  操作數 (3 個): s13, 0, 0
[13] Line 23:
  指令: s_cselect_b32
  操作數 (3 個): s5, s35, 0
[14] Line 24:
  指令: s_and_b32
  操作數 (3 個): s58, s13, 15
[15] Line 25:
  指令: s_and_b32
  操作數 (3 個): s15, s13, -16
[16] Line 26:
  指令: s_load_dword
  操作數 (3 個): s11, s[0:1], 0x80
[17] Line 27:
  指令: s_load_dwordx2
  操作數 (3 個): s[52:53], s[0:1], 0x90
[18] Line 28:
  指令: s_load_dwordx4
  操作數 (3 個): s[24:27], s[0:1], 0xa0
[19] Line 29:
  指令: s_load_dword
  操作數 (3 個): s60, s[0:1], 0xb0
[20] Line 30:
  指令: s_load_dwordx2
  操作數 (3 個): s[54:55], s[0:1], 0x150
[21] Line 31:
  指令: s_load_dword
  操作數 (3 個): s63, s[0:1], 0x170
[22] Line 32:
  指令: s_load_dwordx4
  操作數 (3 個): s[36:39], s[0:1], 0x160
[23] Line 33:
  指令: s_load_dword
  操作數 (3 個): s65, s[0:1], 0x1a0
[24] Line 34:
  指令: s_load_dwordx2
  操作數 (3 個): s[56:57], s[0:1], 0x180
[25] Line 35:
  指令: s_load_dwordx4
  操作數 (3 個): s[16:19], s[0:1], 0x190
[26] Line 36:
  指令: s_add_u32
  操作數 (3 個): s15, s15, 16
[27] Line 37:
  指令: s_mov_b32
  操作數 (2 個): s59, 0
[28] Line 38:
  指令: s_waitcnt
  操作數 (1 個): lgkmcnt(0)
[29] Line 39:
  指令: s_addc_u32
  操作數 (3 個): s17, s5, 0

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
4. Label Blocks（Label 和 Instructions 的關係）
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

總共有 4 個 Label Blocks

Label Block [0]: _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
  範圍: Line 8 - 5152 (5145 行)
  指令數: 1724
  前 5 個指令:
    [0] Line 10: s_load_dwordx2 "s[50:51]":reg, "s[0:1]":reg, "0x0":imm
    [1] Line 11: s_load_dwordx4 "s[20:23]":reg, "s[0:1]":reg, "0x10":imm
    [2] Line 12: s_load_dword "s33":reg, "s[0:1]":reg, "0x20":imm
    [3] Line 13: s_load_dwordx2 "s[6:7]":reg, "s[0:1]":reg, "0x30":imm
    [4] Line 14: s_load_dwordx4 "s[28:31]":reg, "s[0:1]":reg, "0x40":imm
    ... 還有 1719 個指令

Label Block [1]: .LBB0_1
  範圍: Line 5153 - 13919 (8767 行)
  指令數: 3161
  前 5 個指令:
    [0] Line 5154: s_add_i32 "s1":reg, "s37":reg, "-1":imm
    [1] Line 5155: s_and_b32 "s8":reg, "s1":reg, "0xffff":imm
    [2] Line 5156: s_and_b32 "s36":reg, "s17":reg, "0x1fc0":imm
    [3] Line 5157: s_add_i32 "s8":reg, "s8":reg, "0xffff":imm
    [4] Line 5158: s_lshr_b32 "s39":reg, "s37":reg, "7":imm
    ... 還有 3156 個指令

Label Block [2]: .Lfunc_end0
  範圍: Line 13920 - 13970 (51 行)
  指令數: 0

Label Block [3]: __hip_cuid_d4519934d15c1d39
  範圍: Line 13971 - 14013 (43 行)
  指令數: 0

━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
5. 逐行遍歷（Line-by-Line Iteration）
━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━

Line 1: [AmdgcnTarget] "amdgcn-amd-amdhsa--gfx950"
Line 2: [AmdhsaCodeObjectVersion] 6
Line 3: [Directive] Name:.section Content:.text._Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,"axG",@progbits,_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,comdat
Line 4: [Directive] Name:.protected Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE ; -- Begin function _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 5: [KernelName] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 6: [Directive] Name:.p2align Content:8
Line 7: [Directive] Name:.type Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,@function
Line 8: [Label] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE: ; @_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 10: [Instruction] s_load_dwordx2 "s[50:51]":reg, "s[0:1]":reg, "0x0":imm
Line 11: [Instruction] s_load_dwordx4 "s[20:23]":reg, "s[0:1]":reg, "0x10":imm
Line 12: [Instruction] s_load_dword "s33":reg, "s[0:1]":reg, "0x20":imm
Line 13: [Instruction] s_load_dwordx2 "s[6:7]":reg, "s[0:1]":reg, "0x30":imm
Line 14: [Instruction] s_load_dwordx4 "s[28:31]":reg, "s[0:1]":reg, "0x40":imm
Line 15: [Instruction] s_lshl_b32 "s61":reg, "s2":reg, "3":imm
Line 16: [Instruction] s_waitcnt "lgkmcnt(0)":expr
Line 17: [Instruction] s_load_dword "s21":reg, "s[0:1]":reg, "0x50":imm
Line 18: [Instruction] s_load_dwordx8 "s[8:15]":reg, "s[0:1]":reg, "0x60":imm
Line 19: [Instruction] s_cmp_lg_u32 "0":imm, "-1":imm
Line 20: [Instruction] s_mov_b64 "s[34:35]":reg, "src_shared_base":label
Line 21: [Instruction] s_waitcnt "lgkmcnt(0)":expr
Line 22: [Instruction] s_cselect_b32 "s13":reg, "0":imm, "0":imm
Line 23: [Instruction] s_cselect_b32 "s5":reg, "s35":reg, "0":imm
Line 24: [Instruction] s_and_b32 "s58":reg, "s13":reg, "15":imm
Line 25: [Instruction] s_and_b32 "s15":reg, "s13":reg, "-16":imm
Line 26: [Instruction] s_load_dword "s11":reg, "s[0:1]":reg, "0x80":imm
Line 27: [Instruction] s_load_dwordx2 "s[52:53]":reg, "s[0:1]":reg, "0x90":imm
Line 28: [Instruction] s_load_dwordx4 "s[24:27]":reg, "s[0:1]":reg, "0xa0":imm
Line 29: [Instruction] s_load_dword "s60":reg, "s[0:1]":reg, "0xb0":imm
Line 30: [Instruction] s_load_dwordx2 "s[54:55]":reg, "s[0:1]":reg, "0x150":imm
Line 31: [Instruction] s_load_dword "s63":reg, "s[0:1]":reg, "0x170":imm
Line 32: [Instruction] s_load_dwordx4 "s[36:39]":reg, "s[0:1]":reg, "0x160":imm
Line 33: [Instruction] s_load_dword "s65":reg, "s[0:1]":reg, "0x1a0":imm
Line 34: [Instruction] s_load_dwordx2 "s[56:57]":reg, "s[0:1]":reg, "0x180":imm
Line 35: [Instruction] s_load_dwordx4 "s[16:19]":reg, "s[0:1]":reg, "0x190":imm
Line 36: [Instruction] s_add_u32 "s15":reg, "s15":reg, "16":imm
Line 37: [Instruction] s_mov_b32 "s59":reg, "0":imm
Line 38: [Instruction] s_waitcnt "lgkmcnt(0)":expr
Line 39: [Instruction] s_addc_u32 "s17":reg, "s5":reg, "0":imm
Line 40: [Instruction] s_cmp_eq_u64 "s[58:59]":reg, "0":imm
Line 41: [Instruction] s_cselect_b32 "s68":reg, "s13":reg, "s15":reg
Line 42: [Instruction] s_cselect_b32 "s5":reg, "s5":reg, "s17":reg
Line 43: [Instruction] s_add_u32 "s13":reg, "s68":reg, "0x10000":imm
Line 44: [Instruction] s_addc_u32 "s5":reg, "s5":reg, "0":imm
Line 45: [Instruction] s_and_b32 "s58":reg, "s13":reg, "15":imm
Line 46: [Instruction] s_and_b32 "s15":reg, "s13":reg, "-16":imm
Line 47: [Instruction] s_add_u32 "s15":reg, "s15":reg, "16":imm
Line 48: [Instruction] s_addc_u32 "s17":reg, "s5":reg, "0":imm
Line 49: [Instruction] s_cmp_eq_u64 "s[58:59]":reg, "0":imm
Line 50: [Instruction] s_cselect_b32 "s27":reg, "s13":reg, "s15":reg
Line 51: [Instruction] s_cselect_b32 "s5":reg, "s5":reg, "s17":reg
Line 52: [Instruction] s_add_u32 "s13":reg, "s27":reg, "0x8000":imm
Line 53: [Instruction] s_addc_u32 "s5":reg, "s5":reg, "0":imm
Line 54: [Instruction] s_and_b32 "s58":reg, "s13":reg, "15":imm
Line 55: [Instruction] s_and_b32 "s15":reg, "s13":reg, "-16":imm
Line 56: [Instruction] s_add_u32 "s15":reg, "s15":reg, "16":imm
Line 57: [Instruction] s_addc_u32 "s17":reg, "s5":reg, "0":imm
Line 58: [Instruction] s_cmp_eq_u64 "s[58:59]":reg, "0":imm
Line 59: [Instruction] s_cselect_b32 "s62":reg, "s13":reg, "s15":reg
Line 60: [Instruction] s_cselect_b32 "s5":reg, "s5":reg, "s17":reg
Line 61: [Instruction] s_add_u32 "s13":reg, "s62":reg, "0x8000":imm
Line 62: [Instruction] s_addc_u32 "s5":reg, "s5":reg, "0":imm
Line 63: [Instruction] s_and_b32 "s58":reg, "s13":reg, "15":imm
Line 64: [Instruction] s_and_b32 "s15":reg, "s13":reg, "-16":imm
Line 65: [Instruction] s_add_u32 "s15":reg, "s15":reg, "16":imm
Line 66: [Instruction] s_addc_u32 "s17":reg, "s5":reg, "0":imm
Line 67: [Instruction] s_cmp_eq_u64 "s[58:59]":reg, "0":imm
Line 68: [Instruction] s_cselect_b32 "s69":reg, "s13":reg, "s15":reg
Line 69: [Instruction] s_cselect_b32 "s5":reg, "s5":reg, "s17":reg
Line 70: [Instruction] s_add_u32 "s13":reg, "s69":reg, "0x2000":imm
Line 71: [Instruction] s_addc_u32 "s5":reg, "s5":reg, "0":imm
Line 72: [Instruction] s_and_b32 "s58":reg, "s13":reg, "15":imm
Line 73: [Instruction] s_and_b32 "s15":reg, "s13":reg, "-16":imm
Line 74: [Instruction] s_add_u32 "s15":reg, "s15":reg, "16":imm
Line 75: [Instruction] s_addc_u32 "s17":reg, "s5":reg, "0":imm
Line 76: [Instruction] s_cmp_eq_u64 "s[58:59]":reg, "0":imm
Line 77: [Instruction] s_cselect_b32 "s5":reg, "s5":reg, "s17":reg
Line 78: [Instruction] s_cselect_b32 "s5":reg, "s13":reg, "s15":reg
Line 79: [Instruction] s_add_u32 "s13":reg, "s5":reg, "0x200":imm
Line 80: [Instruction] s_and_b32 "s15":reg, "s13":reg, "-16":imm
Line 81: [Instruction] s_and_b32 "s58":reg, "s13":reg, "15":imm
Line 82: [Instruction] s_add_u32 "s15":reg, "s15":reg, "16":imm
Line 83: [Instruction] s_cmp_eq_u64 "s[58:59]":reg, "0":imm
Line 84: [Instruction] s_cselect_b32 "s23":reg, "s13":reg, "s15":reg
Line 85: [Instruction] s_lshl_b32 "s3":reg, "s3":reg, "8":imm
Line 86: [Instruction] s_mul_i32 "s17":reg, "s4":reg, "s28":reg
Line 87: [Instruction] s_add_i32 "s17":reg, "s17":reg, "s3":reg
Line 88: [Instruction] v_lshlrev_b32_e32 "v6":reg, "4":imm, "v0":reg
Line 89: [Instruction] s_mul_i32 "s17":reg, "s17":reg, "s30":reg
Line 90: [Instruction] v_bitop3_b32 "v1":reg, "v0":reg, "v6":reg, "32 bitop3:0x6c":expr
Line 91: [Instruction] v_lshrrev_b32_e32 "v2":reg, "1":imm, "v0":reg
Line 92: [Instruction] s_add_i32 "s17":reg, "s17":reg, "s2":reg
Line 93: [Instruction] v_lshrrev_b32_e32 "v1":reg, "1":imm, "v1":reg
Line 94: [Instruction] v_and_b32_e32 "v4":reg, "0x60":imm, "v2":reg
Line 95: [Instruction] s_mul_i32 "s28":reg, "s17":reg, "s21":reg
Line 96: [Instruction] s_mul_i32 "s13":reg, "s22":reg, "s33":reg
Line 97: [Instruction] v_bfe_u32 "v3":reg, "v0":reg, "2":imm, "4":imm
Line 98: [Instruction] v_and_or_b32 "v4":reg, "v1":reg, "24":imm, "v4":reg
Line 99: [Instruction] s_ashr_i32 "s29":reg, "s28":reg, "31":imm
Line 100: [Instruction] v_mad_u64_u32 "v[4:5]":reg, "s[34:35]":reg, "v3":reg, "s13":reg, "v[4:5]":reg
Line 101: [Instruction] s_lshl_b32 "s15":reg, "s13":reg, "4":imm
Line 102: [Instruction] s_lshl_b64 "s[28:29]":reg, "s[28:29]":reg, "1":imm
Line 103: [Instruction] v_lshlrev_b32_e32 "v1":reg, "3":imm, "v0":reg
Line 104: [Instruction] v_lshlrev_b32_e32 "v14":reg, "1":imm, "v4":reg
Line 105: [Instruction] v_add_lshl_u32 "v15":reg, "v4":reg, "s15":reg, "1":imm
Line 106: [Instruction] s_add_u32 "s28":reg, "s6":reg, "s28":reg
Line 107: [Instruction] v_and_b32_e32 "v4":reg, "8":imm, "v1":reg
Line 108: [Instruction] s_movk_i32 "s6":reg, "0x70":imm
Line 109: [Instruction] s_mul_i32 "s15":reg, "s30":reg, "s21":reg
Line 110: [Instruction] v_and_b32_e32 "v3":reg, "0xc00":imm, "v6":reg
Line 111: [Instruction] v_bfe_u32 "v5":reg, "v0":reg, "1":imm, "4":imm
Line 112: [Instruction] v_and_or_b32 "v4":reg, "v2":reg, "s6":reg, "v4":reg
Line 113: [Instruction] s_addc_u32 "s29":reg, "s7":reg, "s29":reg
Line 114: [Instruction] v_add_u32_e32 "v3":reg, "s68":reg, "v3":reg
Line 115: [Instruction] v_mad_u64_u32 "v[4:5]":reg, "s[6:7]":reg, "v5":reg, "s15":reg, "v[4:5]":reg
Line 116: [Instruction] v_readfirstlane_b32 "s6":reg, "v3":reg
Line 325: [Instruction] s_mov_b32 "m0":label, "s6":reg
Line 326: [Instruction] s_lshl_b32 "s6":reg, "s15":reg, "4":imm
Line 327: [Instruction] v_add_u32_e32 "v7":reg, "0x1000":imm, "v3":reg
Line 520: [Instruction] s_lshl_b32 "s30":reg, "s15":reg, "9":imm
Line 521: [Instruction] s_mov_b32 "s31":reg, "0x110000":imm
Line 522: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 523: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 524: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 525: [Instruction] v_add_u32_e32 "v7":reg, "0x2000":imm, "v3":reg
Line 1166: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1167: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1168: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1169: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1170: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1171: [Instruction] v_add_u32_e32 "v7":reg, "0x3000":imm, "v3":reg
Line 1172: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1173: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1174: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1175: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1176: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1177: [Instruction] v_add_u32_e32 "v7":reg, "0x4000":imm, "v3":reg
Line 1178: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1179: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1180: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1181: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1182: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1183: [Instruction] v_add_u32_e32 "v7":reg, "0x5000":imm, "v3":reg
Line 1184: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1185: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1186: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1187: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1188: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1189: [Instruction] v_add_u32_e32 "v7":reg, "0x6000":imm, "v3":reg
Line 1190: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1191: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1192: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1193: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1194: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1195: [Instruction] v_add_u32_e32 "v7":reg, "0x7000":imm, "v3":reg
Line 1196: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1197: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1198: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1199: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1200: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1201: [Instruction] v_add_u32_e32 "v7":reg, "0x8000":imm, "v3":reg
Line 1202: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1203: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1204: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1205: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1206: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1207: [Instruction] v_add_u32_e32 "v7":reg, "0x9000":imm, "v3":reg
Line 1208: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1209: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1210: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1211: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1212: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1213: [Instruction] v_add_u32_e32 "v7":reg, "0xa000":imm, "v3":reg
Line 1214: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1215: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1216: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1217: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1218: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1219: [Instruction] v_add_u32_e32 "v7":reg, "0xb000":imm, "v3":reg
Line 1220: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1221: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1222: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1223: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1224: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1225: [Instruction] v_add_u32_e32 "v7":reg, "0xc000":imm, "v3":reg
Line 1226: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1227: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1228: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1229: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1230: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1231: [Instruction] v_add_u32_e32 "v7":reg, "0xd000":imm, "v3":reg
Line 1232: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1233: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1234: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1235: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1236: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1237: [Instruction] v_add_u32_e32 "v7":reg, "0xe000":imm, "v3":reg
Line 1238: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1239: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1240: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1241: [Instruction] v_add_u32_e32 "v4":reg, "s6":reg, "v4":reg
Line 1242: [Instruction] v_readfirstlane_b32 "s7":reg, "v7":reg
Line 1243: [Instruction] v_add_u32_e32 "v3":reg, "0xf000":imm, "v3":reg
Line 1244: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1245: [Instruction] v_lshlrev_b32_e32 "v5":reg, "1":imm, "v4":reg
Line 1246: [Instruction] s_mov_b32 "m0":label, "s7":reg
Line 1247: [Instruction] v_add_lshl_u32 "v4":reg, "v4":reg, "s6":reg, "1":imm
Line 1248: [Instruction] v_readfirstlane_b32 "s6":reg, "v3":reg
Line 1249: [Instruction] buffer_load_dwordx4 "v5":reg, "s[28:31]":reg, "0 offen lds":label
Line 1250: [Instruction] s_mov_b32 "m0":label, "s6":reg
Line 1251: [Instruction] s_mul_i32 "s6":reg, "s4":reg, "s12":reg
Line 1252: [Instruction] s_mul_i32 "s6":reg, "s6":reg, "s14":reg
Line 1253: [Instruction] s_add_i32 "s6":reg, "s6":reg, "s2":reg
Line 1254: [Instruction] s_mul_i32 "s6":reg, "s6":reg, "s11":reg
Line 1255: [Instruction] s_ashr_i32 "s7":reg, "s6":reg, "31":imm
Line 1256: [Instruction] buffer_load_dwordx4 "v4":reg, "s[28:31]":reg, "0 offen lds":label
Line 1257: [Instruction] s_lshl_b64 "s[6:7]":reg, "s[6:7]":reg, "1":imm
Line 1258: [Instruction] v_and_b32_e32 "v4":reg, "24":imm, "v2":reg
Line 1259: [Instruction] v_and_b32_e32 "v2":reg, "0xc0":imm, "v0":reg
Line 1260: [Instruction] s_add_u32 "s8":reg, "s8":reg, "s6":reg
Line 1261: [Instruction] s_mul_i32 "s6":reg, "s11":reg, "s14":reg
Line 1262: [Instruction] v_or_b32_e32 "v3":reg, "s3":reg, "v2":reg
Line 1263: [Instruction] v_and_b32_e32 "v5":reg, "15":imm, "v0":reg
Line 1264: [Instruction] v_mul_lo_u32 "v2":reg, "s6":reg, "v3":reg
Line 1265: [Instruction] s_addc_u32 "s9":reg, "s9":reg, "s7":reg
Line 1266: [Instruction] s_mul_i32 "s7":reg, "s6":reg, "s10":reg
Line 1267: [Instruction] v_mul_lo_u32 "v5":reg, "v5":reg, "s6":reg
Line 1268: [Instruction] v_or_b32_e32 "v2":reg, "v2":reg, "v4":reg
Line 1269: [Instruction] s_mul_i32 "s7":reg, "s7":reg, "s12":reg
Line 1270: [Instruction] v_add_lshl_u32 "v7":reg, "v5":reg, "v2":reg, "1":imm
Line 1271: [Instruction] s_lshl_b32 "s10":reg, "s7":reg, "1":imm
Line 1272: [Instruction] s_mov_b32 "s11":reg, "0x20000":imm
Line 1274: [Instruction] buffer_load_dwordx4 "a[48:51]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 1276: [Instruction] v_or_b32_e32 "v7":reg, "32":imm, "v2":reg
Line 1277: [Instruction] v_add_lshl_u32 "v8":reg, "v5":reg, "v7":reg, "1":imm
Line 1279: [Instruction] buffer_load_dwordx4 "a[52:55]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 1281: [Instruction] v_add_u32_e32 "v8":reg, "64":imm, "v2":reg
Line 1282: [Instruction] v_add_lshl_u32 "v9":reg, "v5":reg, "v8":reg, "1":imm
Line 1284: [Instruction] buffer_load_dwordx4 "a[56:59]":reg, "v9":reg, "s[8:11]":reg, "0 offen":label
Line 1286: [Instruction] v_add_u32_e32 "v9":reg, "0x60":imm, "v2":reg
Line 1287: [Instruction] s_lshl_b32 "s3":reg, "s6":reg, "4":imm
Line 1288: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v9":reg, "1":imm
Line 1289: [Instruction] v_add_u32_e32 "v5":reg, "s3":reg, "v5":reg
Line 1291: [Instruction] buffer_load_dwordx4 "a[60:63]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1293: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v2":reg, "1":imm
Line 1295: [Instruction] buffer_load_dwordx4 "a[64:67]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1297: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v7":reg, "1":imm
Line 1299: [Instruction] buffer_load_dwordx4 "a[68:71]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1301: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v8":reg, "1":imm
Line 1303: [Instruction] buffer_load_dwordx4 "a[72:75]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1305: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v9":reg, "1":imm
Line 1306: [Instruction] v_add_u32_e32 "v5":reg, "s3":reg, "v5":reg
Line 1308: [Instruction] buffer_load_dwordx4 "a[76:79]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1310: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v2":reg, "1":imm
Line 1312: [Instruction] buffer_load_dwordx4 "a[80:83]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1314: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v7":reg, "1":imm
Line 1316: [Instruction] buffer_load_dwordx4 "a[84:87]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1318: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v8":reg, "1":imm
Line 1319: [Instruction] s_mul_i32 "s58":reg, "s4":reg, "s36":reg
Line 1321: [Instruction] buffer_load_dwordx4 "a[88:91]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1323: [Instruction] v_add_lshl_u32 "v10":reg, "v5":reg, "v9":reg, "1":imm
Line 1324: [Instruction] v_add_u32_e32 "v5":reg, "s3":reg, "v5":reg
Line 1325: [Instruction] s_add_i32 "s3":reg, "s58":reg, "s61":reg
Line 1326: [Instruction] s_mul_i32 "s63":reg, "s63":reg, "s38":reg
Line 1327: [Instruction] s_mul_i32 "s6":reg, "s63":reg, "s3":reg
Line 1328: [Instruction] s_ashr_i32 "s7":reg, "s6":reg, "31":imm
Line 1329: [Instruction] s_lshl_b64 "s[6:7]":reg, "s[6:7]":reg, "2":imm
Line 1330: [Instruction] s_add_u32 "s40":reg, "s54":reg, "s6":reg
Line 1331: [Instruction] s_mul_i32 "s64":reg, "s4":reg, "s16":reg
Line 1333: [Instruction] buffer_load_dwordx4 "a[92:95]":reg, "v10":reg, "s[8:11]":reg, "0 offen":label
Line 1335: [Instruction] s_addc_u32 "s41":reg, "s55":reg, "s7":reg
Line 1336: [Instruction] s_add_i32 "s3":reg, "s64":reg, "s61":reg
Line 1337: [Instruction] s_mul_i32 "s65":reg, "s65":reg, "s18":reg
Line 1338: [Instruction] v_add_lshl_u32 "v2":reg, "v5":reg, "v2":reg, "1":imm
Line 1340: [Instruction] buffer_load_dwordx4 "a[96:99]":reg, "v2":reg, "s[8:11]":reg, "0 offen":label
Line 1342: [Instruction] s_mul_i32 "s6":reg, "s65":reg, "s3":reg
Line 1343: [Instruction] v_add_lshl_u32 "v2":reg, "v5":reg, "v7":reg, "1":imm
Line 1345: [Instruction] buffer_load_dwordx4 "a[100:103]":reg, "v2":reg, "s[8:11]":reg, "0 offen":label
Line 1347: [Instruction] s_ashr_i32 "s7":reg, "s6":reg, "31":imm
Line 1348: [Instruction] v_add_lshl_u32 "v2":reg, "v5":reg, "v8":reg, "1":imm
Line 1350: [Instruction] buffer_load_dwordx4 "a[104:107]":reg, "v2":reg, "s[8:11]":reg, "0 offen":label
Line 1352: [Instruction] s_lshl_b64 "s[6:7]":reg, "s[6:7]":reg, "2":imm
Line 1353: [Instruction] s_mul_i32 "s66":reg, "s4":reg, "s20":reg
Line 1354: [Instruction] v_add_lshl_u32 "v2":reg, "v5":reg, "v9":reg, "1":imm
Line 1356: [Instruction] buffer_load_dwordx4 "a[108:111]":reg, "v2":reg, "s[8:11]":reg, "0 offen":label
Line 1358: [Instruction] s_add_u32 "s8":reg, "s56":reg, "s6":reg
Line 1359: [Instruction] s_mul_i32 "s3":reg, "s66":reg, "s22":reg
Line 1360: [Instruction] s_addc_u32 "s9":reg, "s57":reg, "s7":reg
Line 1361: [Instruction] s_add_i32 "s3":reg, "s3":reg, "s61":reg
Line 1362: [Instruction] s_mul_i32 "s6":reg, "s3":reg, "s33":reg
Line 1363: [Instruction] v_and_b32_e32 "v2":reg, "0x600":imm, "v1":reg
Line 1364: [Instruction] v_lshlrev_b32_e32 "v7":reg, "2":imm, "v0":reg
Line 1365: [Instruction] s_ashr_i32 "s7":reg, "s6":reg, "31":imm
Line 1366: [Instruction] v_lshlrev_b32_e32 "v17":reg, "1":imm, "v2":reg
Line 1367: [Instruction] s_movk_i32 "s42":reg, "0x100":imm
Line 1368: [Instruction] s_mov_b32 "s43":reg, "s31":reg
Line 1369: [Instruction] v_and_b32_e32 "v16":reg, "0xfc":imm, "v7":reg
Line 1370: [Instruction] s_mov_b32 "m0":label, "s5":reg
Line 1371: [Instruction] s_mov_b64 "s[16:17]":reg, "s[40:41]":reg
Line 1372: [Instruction] s_lshl_b64 "s[6:7]":reg, "s[6:7]":reg, "1":imm
Line 1373: [Instruction] v_add_u32_e32 "v5":reg, "s27":reg, "v17":reg
Line 1374: [Instruction] buffer_load_dword "v16":reg, "s[40:43]":reg, "0 offen lds":label
Line 1375: [Instruction] s_mov_b64 "s[18:19]":reg, "s[42:43]":reg
Line 1376: [Instruction] s_mov_b32 "s16":reg, "s8":reg
Line 1377: [Instruction] s_mov_b32 "s17":reg, "s9":reg
Line 1378: [Instruction] s_mov_b32 "m0":label, "s23":reg
Line 1379: [Instruction] s_add_u32 "s28":reg, "s50":reg, "s6":reg
Line 1380: [Instruction] v_readfirstlane_b32 "s6":reg, "v5":reg
Line 1381: [Instruction] v_add_u32_e32 "v5":reg, "0x1000":imm, "v5":reg
Line 1382: [Instruction] buffer_load_dword "v16":reg, "s[16:19]":reg, "0 offen lds":label
Line 1383: [Instruction] s_addc_u32 "s29":reg, "s51":reg, "s7":reg
Line 1384: [Instruction] s_lshl_b32 "s30":reg, "s13":reg, "6":imm
Line 1385: [Instruction] s_mov_b32 "m0":label, "s6":reg
Line 1386: [Instruction] v_readfirstlane_b32 "s6":reg, "v5":reg
Line 1387: [Instruction] s_mul_i32 "s67":reg, "s4":reg, "s24":reg
Line 1388: [Instruction] buffer_load_dwordx4 "v14":reg, "s[28:31]":reg, "0 offen lds":label
Line 1389: [Instruction] s_mov_b32 "m0":label, "s6":reg
Line 1390: [Instruction] s_mul_i32 "s6":reg, "s67":reg, "s26":reg
Line 1391: [Instruction] s_add_i32 "s12":reg, "s6":reg, "s61":reg
Line 1392: [Instruction] s_mul_i32 "s6":reg, "s12":reg, "s60":reg
Line 1393: [Instruction] s_ashr_i32 "s7":reg, "s6":reg, "31":imm
Line 1394: [Instruction] s_lshl_b64 "s[6:7]":reg, "s[6:7]":reg, "1":imm
Line 1395: [Instruction] s_mul_i32 "s10":reg, "s26":reg, "s60":reg
Line 1396: [Instruction] s_add_u32 "s44":reg, "s52":reg, "s6":reg
Line 1397: [Instruction] v_add_u32_e32 "v5":reg, "s62":reg, "v17":reg
Line 1398: [Instruction] s_addc_u32 "s45":reg, "s53":reg, "s7":reg
Line 1399: [Instruction] s_lshl_b32 "s46":reg, "s10":reg, "6":imm
Line 1400: [Instruction] v_readfirstlane_b32 "s6":reg, "v5":reg
Line 1401: [Instruction] v_add_u32_e32 "v5":reg, "0x1000":imm, "v5":reg
Line 1402: [Instruction] s_lshl_b32 "s10":reg, "s22":reg, "5":imm
Line 1403: [Instruction] buffer_load_dwordx4 "v15":reg, "s[28:31]":reg, "0 offen lds":label
Line 1404: [Instruction] s_mov_b32 "s47":reg, "s31":reg
Line 1405: [Instruction] s_mov_b32 "m0":label, "s6":reg
Line 1406: [Instruction] v_readfirstlane_b32 "s6":reg, "v5":reg
Line 1407: [Instruction] s_add_i32 "s72":reg, "s3":reg, "s10":reg
Line 1408: [Instruction] buffer_load_dwordx4 "v14":reg, "s[44:47]":reg, "0 offen lds":label
Line 1409: [Instruction] s_mov_b32 "m0":label, "s6":reg
Line 1410: [Instruction] s_mul_i32 "s6":reg, "s72":reg, "s33":reg
Line 1411: [Instruction] s_add_i32 "s70":reg, "s27":reg, "0x2000":imm
Line 1412: [Instruction] s_ashr_i32 "s7":reg, "s6":reg, "31":imm
Line 1413: [Instruction] s_lshl_b64 "s[6:7]":reg, "s[6:7]":reg, "1":imm
Line 1414: [Instruction] v_add_u32_e32 "v5":reg, "s70":reg, "v17":reg
Line 1415: [Instruction] s_add_u32 "s28":reg, "s50":reg, "s6":reg
Line 1416: [Instruction] v_readfirstlane_b32 "s3":reg, "v5":reg
Line 1417: [Instruction] v_add_u32_e32 "v5":reg, "0x1000":imm, "v5":reg
Line 1418: [Instruction] buffer_load_dwordx4 "v15":reg, "s[44:47]":reg, "0 offen lds":label
Line 1419: [Instruction] s_addc_u32 "s29":reg, "s51":reg, "s7":reg
Line 1420: [Instruction] s_mov_b32 "m0":label, "s3":reg
Line 1421: [Instruction] v_readfirstlane_b32 "s3":reg, "v5":reg
Line 1422: [Instruction] buffer_load_dwordx4 "v14":reg, "s[28:31]":reg, "0 offen lds":label
Line 1423: [Instruction] s_mov_b32 "m0":label, "s3":reg
Line 1424: [Instruction] s_lshl_b32 "s3":reg, "s26":reg, "5":imm
Line 1425: [Instruction] s_add_i32 "s3":reg, "s12":reg, "s3":reg
Line 1426: [Instruction] s_mul_i32 "s6":reg, "s3":reg, "s60":reg
Line 1427: [Instruction] s_add_i32 "s71":reg, "s62":reg, "0x2000":imm
Line 1428: [Instruction] s_ashr_i32 "s7":reg, "s6":reg, "31":imm
Line 1429: [Instruction] s_lshl_b64 "s[6:7]":reg, "s[6:7]":reg, "1":imm
Line 1430: [Instruction] v_add_u32_e32 "v5":reg, "s71":reg, "v17":reg
Line 1431: [Instruction] s_add_u32 "s44":reg, "s52":reg, "s6":reg
Line 1432: [Instruction] v_readfirstlane_b32 "s3":reg, "v5":reg
Line 1433: [Instruction] v_add_u32_e32 "v5":reg, "0x1000":imm, "v5":reg
Line 1434: [Instruction] buffer_load_dwordx4 "v15":reg, "s[28:31]":reg, "0 offen lds":label
Line 1435: [Instruction] s_addc_u32 "s45":reg, "s53":reg, "s7":reg
Line 1436: [Instruction] s_mov_b32 "m0":label, "s3":reg
Line 1437: [Instruction] v_readfirstlane_b32 "s3":reg, "v5":reg
Line 1438: [Instruction] buffer_load_dwordx4 "v14":reg, "s[44:47]":reg, "0 offen lds":label
Line 1439: [Instruction] s_mov_b32 "m0":label, "s3":reg
Line 1440: [Instruction] v_lshrrev_b32_e32 "v9":reg, "6":imm, "v0":reg
Line 1441: [Instruction] buffer_load_dwordx4 "v15":reg, "s[44:47]":reg, "0 offen lds":label
Line 1442: [Instruction] s_load_dwordx2 "s[34:35]":reg, "s[0:1]":reg, "0x140":imm
Line 1443: [Instruction] s_load_dwordx2 "s[6:7]":reg, "s[0:1]":reg, "0xc0":imm
Line 1444: [Instruction] s_load_dwordx4 "s[36:39]":reg, "s[0:1]":reg, "0xd0":imm
Line 1445: [Instruction] s_load_dword "s3":reg, "s[0:1]":reg, "0xe0":imm
Line 1446: [Instruction] s_load_dwordx2 "s[20:21]":reg, "s[0:1]":reg, "0xf0":imm
Line 1447: [Instruction] s_load_dwordx2 "s[48:49]":reg, "s[0:1]":reg, "0x120":imm
Line 1448: [Instruction] s_waitcnt "vmcnt(0) expcnt(0) lgkmcnt(0)":expr
Line 1449: [Instruction] s_barrier
Line 1450: [Instruction] s_load_dwordx2 "s[24:25]":reg, "s[0:1]":reg, "0x110":imm
Line 1451: [Instruction] s_load_dwordx4 "s[12:15]":reg, "s[0:1]":reg, "0x100":imm
Line 1452: [Instruction] s_load_dwordx4 "s[16:19]":reg, "s[0:1]":reg, "0x130":imm
Line 1453: [Instruction] v_and_b32_e32 "v8":reg, "32":imm, "v0":reg
Line 1454: [Instruction] s_mov_b32 "s37":reg, "2":imm
Line 1455: [Instruction] v_lshrrev_b32_e32 "v11":reg, "2":imm, "v0":reg
Line 1456: [Instruction] s_mov_b32 "s35":reg, "1":imm
Line 1458: [Instruction] s_waitcnt "lgkmcnt(0)":expr
Line 1459: [Instruction] s_add_i32 "s25":reg, "s5":reg, "0x100":imm
Line 1460: [Instruction] v_lshlrev_b32_e32 "v13":reg, "5":imm, "v0":reg
Line 1461: [Instruction] s_add_u32 "s40":reg, "s40":reg, "0x100":imm
Line 1462: [Instruction] v_and_b32_e32 "v10":reg, "0x200":imm, "v6":reg
Line 1463: [Instruction] v_and_b32_e32 "v12":reg, "16":imm, "v0":reg
Line 1464: [Instruction] v_and_b32_e32 "v13":reg, "0x1e0":imm, "v13":reg
Line 1465: [Instruction] s_addc_u32 "s41":reg, "s41":reg, "0":imm
Line 1466: [Instruction] s_add_i32 "s0":reg, "s72":reg, "s10":reg
Line 1467: [Instruction] v_lshlrev_b32_e32 "v5":reg, "14":imm, "v9":reg
Line 1468: [Instruction] v_or3_b32 "v10":reg, "v10":reg, "v13":reg, "v12":reg
Line 1469: [Instruction] v_and_b32_e32 "v11":reg, "12":imm, "v11":reg
Line 1470: [Instruction] v_and_b32_e32 "v18":reg, "0xf0":imm, "v6":reg
Line 1471: [Instruction] v_and_b32_e32 "v19":reg, "12":imm, "v0":reg
Line 1472: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s33":reg
Line 1473: [Instruction] v_add3_u32 "v10":reg, "s68":reg, "v5":reg, "v10":reg
Line 1474: [Instruction] v_lshlrev_b32_e32 "v5":reg, "10":imm, "v9":reg
Line 1475: [Instruction] v_lshl_add_u32 "v9":reg, "v9":reg, "11":imm, "s69":reg
Line 1476: [Instruction] v_bitop3_b32 "v11":reg, "v18":reg, "v19":reg, "v11 bitop3:0x36":expr
Line 1477: [Instruction] s_add_i32 "s19":reg, "s27":reg, "0x4000":imm
Line 1478: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 1479: [Instruction] v_lshl_add_u32 "v9":reg, "v11":reg, "1":imm, "v9":reg
Line 1480: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 1481: [Instruction] v_add_u32_e32 "v11":reg, "s19":reg, "v17":reg
Line 1482: [Instruction] s_mov_b32 "m0":label, "s25":reg
Line 1483: [Instruction] s_add_u32 "s28":reg, "s50":reg, "s0":reg
Line 1484: [Instruction] v_readfirstlane_b32 "s0":reg, "v11":reg
Line 1485: [Instruction] v_add_u32_e32 "v11":reg, "0x1000":imm, "v11":reg
Line 1486: [Instruction] v_and_b32_e32 "v13":reg, "0x1f8":imm, "v1":reg
Line 1487: [Instruction] buffer_load_dword "v16":reg, "s[40:43]":reg, "0 offen lds":label
Line 1488: [Instruction] s_addc_u32 "s29":reg, "s51":reg, "s1":reg
Line 1489: [Instruction] s_mov_b32 "m0":label, "s0":reg
Line 1490: [Instruction] v_readfirstlane_b32 "s0":reg, "v11":reg
Line 1491: [Instruction] v_lshlrev_b32_e32 "v11":reg, "6":imm, "v0":reg
Line 1492: [Instruction] v_add3_u32 "v1":reg, "s68":reg, "v5":reg, "v13":reg
Line 1493: [Instruction] v_xad_u32 "v4":reg, "v13":reg, "v4":reg, "s69":reg
Line 1494: [Instruction] buffer_load_dwordx4 "v14":reg, "s[28:31]":reg, "0 offen lds":label
Line 1495: [Instruction] s_mov_b32 "m0":label, "s0":reg
Line 1496: [Instruction] v_and_b32_e32 "v13":reg, "48":imm, "v0":reg
Line 1497: [Instruction] v_and_b32_e32 "v11":reg, "0x3c0":imm, "v11":reg
Line 1498: [Instruction] v_and_b32_e32 "v18":reg, "32":imm, "v7":reg
Line 1499: [Instruction] buffer_load_dwordx4 "v15":reg, "s[28:31]":reg, "0 offen lds":label
Line 1500: [Instruction] v_bitop3_b32 "v11":reg, "v11":reg, "v18":reg, "v13 bitop3:0x36":expr
Line 1501: [Instruction] v_add_u32_e32 "v18":reg, "s27":reg, "v11":reg
Line 1503: [Instruction] ds_read_b128 "a[112:115]":reg, "v18":reg
Line 1506: [Instruction] ds_read_b128 "a[116:119]":reg, "v18 offset:1024":expr
Line 1509: [Instruction] ds_read_b128 "a[120:123]":reg, "v18 offset:2048":expr
Line 1511: [Instruction] v_and_b32_e32 "v7":reg, "12":imm, "v7":reg
Line 1513: [Instruction] ds_read_b128 "a[124:127]":reg, "v18 offset:3072":expr
Line 1515: [Instruction] v_or_b32_e32 "v13":reg, "v7":reg, "v13":reg
Line 1516: [Instruction] v_add_u32_e32 "v18":reg, "s5":reg, "v13":reg
Line 1518: [Instruction] ds_read_b32 "v126":reg, "v18":reg
Line 1521: [Instruction] v_add_u32_e32 "v18":reg, "s23":reg, "v13":reg
Line 1523: [Instruction] ds_read_b32 "v127":reg, "v18":reg
Line 1527: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 1530: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 1533: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 1536: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 1539: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 1542: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 1545: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 1548: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 1551: [Instruction] s_waitcnt "lgkmcnt(0)":expr
Line 1553: [Instruction] s_barrier
Line 1555: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 1558: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 1561: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 1564: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 1567: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 1570: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 1573: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 1576: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 1579: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 1582: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 1585: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 1588: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 1591: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 1594: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 1597: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 1599: [Instruction] v_or_b32_e32 "v7":reg, "v7":reg, "v12":reg
Line 1601: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 1604: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 1607: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 1610: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 1613: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 1616: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 1619: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 1622: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 1624: [Instruction] v_add_u32_e32 "v18":reg, "s62":reg, "v11":reg
Line 1626: [Instruction] ds_read_b128 "v[78:81]":reg, "v18":reg
Line 1628: [Instruction] v_and_b32_e32 "v6":reg, "0x2c0":imm, "v6":reg
Line 1629: [Instruction] v_lshlrev_b32_e32 "v7":reg, "1":imm, "v7":reg
Line 1631: [Instruction] ds_read_b128 "v[82:85]":reg, "v18 offset:1024":expr
Line 1634: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 1637: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 1640: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 1643: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 1646: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 1649: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 1652: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 1655: [Instruction] ds_read_b128 "v[86:89]":reg, "v18 offset:2048":expr
Line 1657: [Instruction] v_bitop3_b32 "v12":reg, "v7":reg, "v8":reg, "v6 bitop3:0x36":expr
Line 1659: [Instruction] ds_read_b128 "v[90:93]":reg, "v18 offset:3072":expr
Line 1662: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 1665: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 1668: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 1671: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 1674: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 1677: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 1680: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 1682: [Instruction] v_add_u32_e32 "v6":reg, "s62":reg, "v12":reg
Line 1684: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v6":reg
Line 1687: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v6 offset:256":expr
Line 1690: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v6 offset:1024":expr
Line 1693: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v6 offset:1280":expr
Line 1696: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 1699: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 1702: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 1705: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 1708: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 1711: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 1714: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 1717: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v6 offset:2048":expr
Line 1720: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v6 offset:2304":expr
Line 1723: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v6 offset:3072":expr
Line 1726: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v6 offset:3328":expr
Line 1729: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 1732: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 1735: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 1738: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 1741: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 1744: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 1747: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 1750: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 1753: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 1756: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 1759: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 1762: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 1765: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 1768: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 1771: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 1774: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 1777: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 1779: [Instruction] v_add_u32_e32 "v6":reg, "s27":reg, "v12":reg
Line 1781: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v6":reg
Line 1784: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v6 offset:256":expr
Line 1787: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 1790: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 1793: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 1796: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 1799: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 1802: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 1805: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v6 offset:1024":expr
Line 1808: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v6 offset:1280":expr
Line 1811: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 1814: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 1817: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 1820: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 1823: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 1826: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 1829: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 1832: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 1835: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 1838: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 1841: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 1844: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 1847: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 1850: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 1853: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 1856: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 1859: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 1862: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 1865: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 1868: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 1871: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 1874: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 1877: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v6 offset:2048":expr
Line 1880: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v6 offset:2304":expr
Line 1883: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 1886: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 1889: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 1892: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 1895: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 1898: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 1901: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v6 offset:3072":expr
Line 1904: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v6 offset:3328":expr
Line 1907: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 1910: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 1913: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 1916: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 1919: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 1922: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 1925: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 1928: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 1931: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 1934: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 1937: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 1940: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 1943: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "0":imm
Line 1946: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 1949: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 1952: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 1955: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 1958: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "0":imm
Line 1961: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 1964: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 1967: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 1970: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 1973: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 1976: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 1979: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 1982: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 1985: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "0":imm
Line 1988: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 1991: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 1994: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 1997: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 2000: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "0":imm
Line 2003: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 2006: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 2009: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 2012: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 2015: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 2018: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 2021: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 2024: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 2027: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 2030: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 2033: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 2036: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 2039: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2042: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2045: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2048: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2051: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "0":imm
Line 2054: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 2057: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 2060: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 2063: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 2066: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "0":imm
Line 2069: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2072: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2075: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2078: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2081: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 2084: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 2087: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 2090: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 2093: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 2096: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 2099: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 2102: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 2105: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 2108: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 2111: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 2114: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 2117: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "0":imm
Line 2119: [Instruction] v_add3_u32 "v6":reg, "s5":reg, "64":imm, "v13":reg
Line 2121: [Instruction] ds_read_b32 "v126":reg, "v6":reg
Line 2124: [Instruction] v_add3_u32 "v6":reg, "s23":reg, "64":imm, "v13":reg
Line 2126: [Instruction] ds_read_b32 "v127":reg, "v6":reg
Line 2130: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 2133: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 2136: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "0":imm
Line 2139: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 2142: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 2145: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 2148: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 2151: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 2154: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 2157: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 2160: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 2163: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 2166: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 2169: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 2172: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 2175: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 2178: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 2181: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "0":imm
Line 2184: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 2186: [Instruction] s_barrier
Line 2188: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "0":imm
Line 2191: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 2194: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 2197: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 2200: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 2203: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 2206: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 2209: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 2212: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 2215: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "0":imm
Line 2218: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 2221: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "0":imm
Line 2224: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 2227: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 2230: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 2233: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 2236: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 2239: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 2242: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 2245: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 2248: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "0":imm
Line 2251: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "0":imm
Line 2254: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 2256: [Instruction] s_add_i32 "s0":reg, "s67":reg, "64":imm
Line 2258: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 2260: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s26":reg
Line 2262: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 2264: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s61":reg
Line 2266: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 2268: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s60":reg
Line 2270: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 2272: [Instruction] s_add_i32 "s10":reg, "s62":reg, "0x4000":imm
Line 2273: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 2275: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 2278: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "0":imm
Line 2281: [Instruction] s_waitcnt "vmcnt(0) lgkmcnt(6)":expr
Line 2283: [Instruction] s_barrier
Line 2285: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 2288: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 2290: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 2291: [Instruction] v_add_u32_e32 "v6":reg, "s10":reg, "v17":reg
Line 2293: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 2295: [Instruction] s_add_u32 "s44":reg, "s52":reg, "s0":reg
Line 2296: [Instruction] v_readfirstlane_b32 "s0":reg, "v6":reg
Line 2297: [Instruction] v_add_u32_e32 "v6":reg, "0x1000":imm, "v6":reg
Line 2299: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 2301: [Instruction] s_addc_u32 "s45":reg, "s53":reg, "s1":reg
Line 2302: [Instruction] s_mov_b32 "m0":label, "s0":reg
Line 2303: [Instruction] v_readfirstlane_b32 "s0":reg, "v6":reg
Line 2305: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 2308: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 2310: [Instruction] buffer_load_dwordx4 "v14":reg, "s[44:47]":reg, "0 offen lds":label
Line 2311: [Instruction] s_mov_b32 "m0":label, "s0":reg
Line 2312: [Instruction] s_add_i32 "s39":reg, "s23":reg, "0x100":imm
Line 2313: [Instruction] buffer_load_dwordx4 "v15":reg, "s[44:47]":reg, "0 offen lds":label
Line 2315: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 2318: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 2321: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 2323: [Instruction] s_add_u32 "s40":reg, "s8":reg, "0x100":imm
Line 2325: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 2327: [Instruction] s_addc_u32 "s41":reg, "s9":reg, "0":imm
Line 2328: [Instruction] s_mov_b32 "m0":label, "s39":reg
Line 2329: [Instruction] s_add_i32 "s0":reg, "s27":reg, "0x1000":imm
Line 2331: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 2334: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 2336: [Instruction] buffer_load_dword "v16":reg, "s[40:43]":reg, "0 offen lds":label
Line 2338: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 2340: [Instruction] v_add_u32_e32 "v6":reg, "s0":reg, "v11":reg
Line 2342: [Instruction] ds_read_b128 "a[112:115]":reg, "v6":reg
Line 2345: [Instruction] ds_read_b128 "a[116:119]":reg, "v6 offset:1024":expr
Line 2348: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 2351: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 2353: [Instruction] s_barrier
Line 2355: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 2358: [Instruction] ds_read_b128 "a[120:123]":reg, "v6 offset:2048":expr
Line 2361: [Instruction] ds_read_b128 "a[124:127]":reg, "v6 offset:3072":expr
Line 2364: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 2367: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 2370: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 2373: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 2376: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 2379: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 2382: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 2385: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 2388: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 2391: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 2394: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 2397: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 2400: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 2403: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 2406: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 2409: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 2412: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 2415: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 2418: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 2421: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 2424: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 2427: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 2430: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 2433: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 2436: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 2439: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 2442: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 2445: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 2448: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 2451: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 2454: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 2457: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 2460: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 2463: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 2466: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 2469: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 2472: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 2475: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 2478: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 2481: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 2484: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 2486: [Instruction] s_add_i32 "s1":reg, "s62":reg, "0x1000":imm
Line 2488: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 2491: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 2494: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 2497: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 2500: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 2503: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 2506: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 2509: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 2511: [Instruction] v_add_u32_e32 "v6":reg, "s1":reg, "v11":reg
Line 2513: [Instruction] ds_read_b128 "v[78:81]":reg, "v6":reg
Line 2516: [Instruction] ds_read_b128 "v[82:85]":reg, "v6 offset:1024":expr
Line 2519: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 2522: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2525: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2528: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2531: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2534: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 2537: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 2540: [Instruction] ds_read_b128 "v[86:89]":reg, "v6 offset:2048":expr
Line 2543: [Instruction] ds_read_b128 "v[90:93]":reg, "v6 offset:3072":expr
Line 2546: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 2549: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 2552: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 2555: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 2558: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 2561: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 2564: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 2566: [Instruction] v_add_u32_e32 "v6":reg, "s1":reg, "v12":reg
Line 2568: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v6":reg
Line 2571: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v6 offset:256":expr
Line 2574: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v6 offset:1024":expr
Line 2577: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v6 offset:1280":expr
Line 2580: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 2583: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2586: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2589: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2592: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2595: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 2598: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 2601: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v6 offset:2048":expr
Line 2604: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v6 offset:2304":expr
Line 2607: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v6 offset:3072":expr
Line 2610: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v6 offset:3328":expr
Line 2613: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 2616: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 2619: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 2622: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 2625: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 2628: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 2631: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 2634: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2637: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2640: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2643: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2646: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 2649: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 2652: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 2655: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 2658: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 2661: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 2663: [Instruction] v_add_u32_e32 "v6":reg, "s0":reg, "v12":reg
Line 2665: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v6":reg
Line 2668: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v6 offset:256":expr
Line 2671: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 2674: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 2677: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 2680: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 2683: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 2686: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 2689: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v6 offset:1024":expr
Line 2692: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v6 offset:1280":expr
Line 2695: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 2698: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 2701: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 2704: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 2707: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 2710: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 2713: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2716: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2719: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2722: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2725: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 2728: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 2731: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 2734: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 2737: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 2740: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 2743: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 2746: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 2749: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 2752: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 2755: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 2758: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 2761: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v6 offset:2048":expr
Line 2764: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v6 offset:2304":expr
Line 2767: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 2770: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 2773: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 2776: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 2779: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 2782: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 2785: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v6 offset:3072":expr
Line 2788: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v6 offset:3328":expr
Line 2791: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 2794: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 2797: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 2800: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 2803: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 2806: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 2809: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 2812: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 2815: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 2818: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 2821: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 2824: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 2827: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 2830: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 2833: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 2836: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 2839: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 2842: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 2845: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2848: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2851: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2854: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2857: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2860: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2863: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2866: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2869: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 2872: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 2875: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 2878: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 2881: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 2884: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 2887: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 2890: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 2893: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 2896: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 2899: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 2902: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 2905: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 2908: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 2911: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 2914: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 2917: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 2920: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 2923: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2926: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2929: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2932: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2935: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 2938: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 2941: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 2944: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 2946: [Instruction] s_add_i32 "s0":reg, "s5":reg, "0x80":imm
Line 2948: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 2951: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 2954: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 2957: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 2960: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 2963: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 2966: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 2969: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 2972: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 2975: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 2978: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 2981: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 2984: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 2987: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 2990: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 2993: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 2996: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 2999: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 3002: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 3004: [Instruction] v_add_u32_e32 "v6":reg, "s0":reg, "v13":reg
Line 3006: [Instruction] ds_read_b32 "v126":reg, "v6":reg
Line 3009: [Instruction] s_add_i32 "s0":reg, "s23":reg, "0x80":imm
Line 3010: [Instruction] v_add_u32_e32 "v6":reg, "s0":reg, "v13":reg
Line 3012: [Instruction] ds_read_b32 "v127":reg, "v6":reg
Line 3016: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 3019: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 3022: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 3025: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 3028: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 3031: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 3034: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 3037: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 3040: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 3043: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 3046: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 3049: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 3052: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 3055: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 3058: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 3061: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 3064: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 3067: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 3070: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 3072: [Instruction] s_barrier
Line 3074: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 3077: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 3079: [Instruction] s_mul_i32 "s15":reg, "s4":reg, "s36":reg
Line 3081: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 3083: [Instruction] s_add_i32 "s15":reg, "s15":reg, "s61":reg
Line 3085: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 3087: [Instruction] s_mul_i32 "s0":reg, "s15":reg, "s38":reg
Line 3089: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 3091: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s3":reg
Line 3093: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 3095: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 3097: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 3099: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[0:1]":reg, "1":imm
Line 3101: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 3103: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s8":reg
Line 3105: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 3108: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 3111: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 3113: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s9":reg
Line 3114: [Instruction] s_lshl_b32 "s10":reg, "s3":reg, "5":imm
Line 3115: [Instruction] v_or_b32_e32 "v5":reg, "v5":reg, "v16":reg
Line 3117: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 3120: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 3123: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 3125: [Instruction] v_or_b32_e32 "v6":reg, "0x100":imm, "v5":reg
Line 3127: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 3130: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 3133: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 3136: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 3139: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 3142: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 3145: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 3148: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 3151: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 3154: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 3157: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 3160: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 3163: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 3165: [Instruction] v_or_b32_e32 "v7":reg, "0x200":imm, "v5":reg
Line 3167: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 3169: [Instruction] v_or_b32_e32 "v8":reg, "0x300":imm, "v5":reg
Line 3171: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 3174: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 3177: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 3179: [Instruction] s_add_i32 "s8":reg, "s66":reg, "0x60":imm
Line 3181: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 3183: [Instruction] s_mul_i32 "s8":reg, "s8":reg, "s22":reg
Line 3185: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 3187: [Instruction] s_add_i32 "s8":reg, "s8":reg, "s61":reg
Line 3189: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 3191: [Instruction] s_mul_i32 "s8":reg, "s8":reg, "s33":reg
Line 3193: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 3195: [Instruction] s_add_i32 "s1":reg, "s27":reg, "0x6000":imm
Line 3196: [Instruction] s_ashr_i32 "s9":reg, "s8":reg, "31":imm
Line 3198: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 3201: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 3204: [Instruction] s_waitcnt "vmcnt(4) lgkmcnt(6)":expr
Line 3206: [Instruction] s_barrier
Line 3208: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 3211: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 3213: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[8:9]":reg, "1":imm
Line 3214: [Instruction] v_add_u32_e32 "v18":reg, "s1":reg, "v17":reg
Line 3216: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 3218: [Instruction] s_add_u32 "s28":reg, "s50":reg, "s8":reg
Line 3219: [Instruction] v_readfirstlane_b32 "s1":reg, "v18":reg
Line 3220: [Instruction] v_add_u32_e32 "v18":reg, "0x1000":imm, "v18":reg
Line 3222: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 3224: [Instruction] s_addc_u32 "s29":reg, "s51":reg, "s9":reg
Line 3225: [Instruction] s_mov_b32 "m0":label, "s1":reg
Line 3226: [Instruction] v_readfirstlane_b32 "s1":reg, "v18":reg
Line 3228: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 3231: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 3233: [Instruction] buffer_load_dwordx4 "v14":reg, "s[28:31]":reg, "0 offen lds":label
Line 3234: [Instruction] s_mov_b32 "m0":label, "s1":reg
Line 3235: [Instruction] v_add_u32_e32 "v18":reg, "s70":reg, "v11":reg
Line 3236: [Instruction] buffer_load_dwordx4 "v15":reg, "s[28:31]":reg, "0 offen lds":label
Line 3238: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 3241: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 3244: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 3247: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 3250: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 3253: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 3256: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 3259: [Instruction] ds_read_b128 "a[112:115]":reg, "v18":reg
Line 3262: [Instruction] ds_read_b128 "a[116:119]":reg, "v18 offset:1024":expr
Line 3265: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 3268: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 3270: [Instruction] s_barrier
Line 3272: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 3275: [Instruction] ds_read_b128 "a[120:123]":reg, "v18 offset:2048":expr
Line 3278: [Instruction] ds_read_b128 "a[124:127]":reg, "v18 offset:3072":expr
Line 3281: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 3284: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 3287: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 3290: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 3293: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 3296: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 3299: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 3302: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 3305: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 3308: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 3311: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 3314: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 3317: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 3320: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 3323: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 3326: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 3329: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 3332: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 3335: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 3338: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 3341: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 3344: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 3347: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 3350: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 3353: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 3356: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 3359: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 3362: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 3365: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 3368: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 3371: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 3374: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 3377: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 3380: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 3383: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 3386: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 3389: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 3392: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 3395: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 3398: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 3401: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 3404: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 3407: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 3410: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 3413: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 3416: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 3419: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 3422: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 3425: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 3427: [Instruction] v_add_u32_e32 "v18":reg, "s71":reg, "v11":reg
Line 3429: [Instruction] ds_read_b128 "v[78:81]":reg, "v18":reg
Line 3432: [Instruction] ds_read_b128 "v[82:85]":reg, "v18 offset:1024":expr
Line 3435: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 3438: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 3441: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 3444: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 3447: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 3450: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 3453: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 3456: [Instruction] ds_read_b128 "v[86:89]":reg, "v18 offset:2048":expr
Line 3459: [Instruction] ds_read_b128 "v[90:93]":reg, "v18 offset:3072":expr
Line 3462: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 3465: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 3468: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 3471: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 3474: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 3477: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 3480: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 3482: [Instruction] v_add_u32_e32 "v18":reg, "s71":reg, "v12":reg
Line 3484: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v18":reg
Line 3487: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v18 offset:256":expr
Line 3490: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v18 offset:1024":expr
Line 3493: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v18 offset:1280":expr
Line 3496: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 3499: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 3502: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 3505: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 3508: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 3511: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 3514: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 3517: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v18 offset:2048":expr
Line 3520: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v18 offset:2304":expr
Line 3523: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v18 offset:3072":expr
Line 3526: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v18 offset:3328":expr
Line 3529: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 3532: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 3535: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 3538: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 3541: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 3544: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 3547: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 3550: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 3553: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 3556: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 3559: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 3562: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 3565: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 3568: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 3571: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 3574: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 3577: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 3579: [Instruction] v_add_u32_e32 "v18":reg, "s70":reg, "v12":reg
Line 3581: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v18":reg
Line 3584: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v18 offset:256":expr
Line 3587: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 3590: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 3593: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 3596: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 3599: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 3602: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 3605: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v18 offset:1024":expr
Line 3608: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v18 offset:1280":expr
Line 3611: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 3614: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 3617: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 3620: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 3623: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 3626: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 3629: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 3632: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 3635: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 3638: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 3641: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 3644: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 3647: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 3650: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 3653: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 3656: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 3659: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 3662: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 3665: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 3668: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 3671: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 3674: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 3677: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v18 offset:2048":expr
Line 3680: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v18 offset:2304":expr
Line 3683: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 3686: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 3689: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 3692: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 3695: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 3698: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 3701: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v18 offset:3072":expr
Line 3704: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v18 offset:3328":expr
Line 3707: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 3710: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 3713: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 3716: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 3719: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 3722: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 3725: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 3728: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 3731: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 3734: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 3737: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 3740: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 3743: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 3746: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 3749: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 3752: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 3755: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 3758: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 3761: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 3764: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 3767: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 3770: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 3773: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 3776: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 3779: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 3782: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 3785: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 3788: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 3791: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 3794: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 3797: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 3800: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 3803: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 3806: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 3809: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 3812: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 3815: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 3818: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 3821: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 3824: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 3827: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 3830: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 3833: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 3836: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 3839: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 3842: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 3845: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 3848: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 3851: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 3854: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 3857: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 3860: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 3862: [Instruction] s_add_i32 "s1":reg, "s5":reg, "0xc0":imm
Line 3864: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 3867: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 3870: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 3873: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 3876: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 3879: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 3882: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 3885: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 3888: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 3891: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 3894: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 3897: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 3900: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 3903: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 3906: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 3909: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 3912: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 3915: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 3918: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 3920: [Instruction] v_add_u32_e32 "v18":reg, "s1":reg, "v13":reg
Line 3922: [Instruction] ds_read_b32 "v126":reg, "v18":reg
Line 3925: [Instruction] s_add_i32 "s1":reg, "s23":reg, "0xc0":imm
Line 3926: [Instruction] v_add_u32_e32 "v18":reg, "s1":reg, "v13":reg
Line 3928: [Instruction] ds_read_b32 "v127":reg, "v18":reg
Line 3932: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 3935: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 3938: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 3941: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 3944: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 3947: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 3950: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 3953: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 3956: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 3959: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 3962: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 3965: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 3968: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 3971: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 3974: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 3977: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 3980: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 3983: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 3986: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 3988: [Instruction] s_barrier
Line 3990: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 3993: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 3996: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 3999: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 4001: [Instruction] s_lshl_b32 "s13":reg, "s3":reg, "4":imm
Line 4003: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 4005: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s13":reg
Line 4007: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 4009: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 4011: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 4013: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[0:1]":reg, "1":imm
Line 4015: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 4017: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s8":reg
Line 4019: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 4022: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 4025: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 4027: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s9":reg
Line 4029: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 4032: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 4035: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 4038: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 4041: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 4044: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 4047: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 4050: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 4053: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 4056: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 4059: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 4062: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 4065: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 4068: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 4071: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 4074: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 4077: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 4080: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 4083: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 4086: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 4088: [Instruction] s_add_i32 "s8":reg, "s67":reg, "0x60":imm
Line 4090: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 4092: [Instruction] s_mul_i32 "s8":reg, "s8":reg, "s26":reg
Line 4094: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 4096: [Instruction] s_add_i32 "s8":reg, "s8":reg, "s61":reg
Line 4098: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 4100: [Instruction] s_mul_i32 "s8":reg, "s8":reg, "s60":reg
Line 4102: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 4104: [Instruction] s_add_i32 "s1":reg, "s62":reg, "0x6000":imm
Line 4105: [Instruction] s_ashr_i32 "s9":reg, "s8":reg, "31":imm
Line 4107: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 4110: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 4113: [Instruction] s_waitcnt "vmcnt(4) lgkmcnt(6)":expr
Line 4115: [Instruction] s_barrier
Line 4117: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 4120: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 4122: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[8:9]":reg, "1":imm
Line 4123: [Instruction] v_add_u32_e32 "v17":reg, "s1":reg, "v17":reg
Line 4125: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 4127: [Instruction] s_add_u32 "s44":reg, "s52":reg, "s8":reg
Line 4128: [Instruction] v_readfirstlane_b32 "s1":reg, "v17":reg
Line 4129: [Instruction] v_add_u32_e32 "v17":reg, "0x1000":imm, "v17":reg
Line 4131: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 4133: [Instruction] s_addc_u32 "s45":reg, "s53":reg, "s9":reg
Line 4134: [Instruction] s_mov_b32 "m0":label, "s1":reg
Line 4135: [Instruction] v_readfirstlane_b32 "s1":reg, "v17":reg
Line 4137: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 4140: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 4142: [Instruction] buffer_load_dwordx4 "v14":reg, "s[44:47]":reg, "0 offen lds":label
Line 4143: [Instruction] s_mov_b32 "m0":label, "s1":reg
Line 4144: [Instruction] s_add_i32 "s1":reg, "s27":reg, "0x3000":imm
Line 4145: [Instruction] buffer_load_dwordx4 "v15":reg, "s[44:47]":reg, "0 offen lds":label
Line 4147: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 4150: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 4153: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 4156: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 4159: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 4162: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 4165: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 4167: [Instruction] v_add_u32_e32 "v17":reg, "s1":reg, "v11":reg
Line 4169: [Instruction] ds_read_b128 "a[112:115]":reg, "v17":reg
Line 4172: [Instruction] ds_read_b128 "a[116:119]":reg, "v17 offset:1024":expr
Line 4175: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 4178: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 4180: [Instruction] s_barrier
Line 4182: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 4185: [Instruction] ds_read_b128 "a[120:123]":reg, "v17 offset:2048":expr
Line 4188: [Instruction] ds_read_b128 "a[124:127]":reg, "v17 offset:3072":expr
Line 4191: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 4194: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 4197: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 4200: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 4203: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 4206: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 4209: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 4212: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 4215: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 4218: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 4221: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 4224: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 4227: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 4230: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 4233: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 4236: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 4239: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 4242: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 4245: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 4248: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 4251: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 4254: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 4257: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 4260: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 4263: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 4266: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 4269: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 4272: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 4275: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 4278: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 4281: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 4284: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 4287: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 4290: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 4293: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 4296: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 4299: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 4302: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 4305: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 4308: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 4311: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 4313: [Instruction] s_add_i32 "s8":reg, "s62":reg, "0x3000":imm
Line 4315: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 4318: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 4321: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 4324: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 4327: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 4330: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 4333: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 4336: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 4338: [Instruction] v_add_u32_e32 "v17":reg, "s8":reg, "v11":reg
Line 4340: [Instruction] ds_read_b128 "v[78:81]":reg, "v17":reg
Line 4343: [Instruction] ds_read_b128 "v[82:85]":reg, "v17 offset:1024":expr
Line 4346: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 4349: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 4352: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 4355: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 4358: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 4361: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 4364: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 4367: [Instruction] ds_read_b128 "v[86:89]":reg, "v17 offset:2048":expr
Line 4370: [Instruction] ds_read_b128 "v[90:93]":reg, "v17 offset:3072":expr
Line 4373: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 4376: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 4379: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 4382: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 4385: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 4388: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 4391: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 4393: [Instruction] v_add_u32_e32 "v17":reg, "s8":reg, "v12":reg
Line 4395: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v17":reg
Line 4398: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v17 offset:256":expr
Line 4401: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v17 offset:1024":expr
Line 4404: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v17 offset:1280":expr
Line 4407: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 4410: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 4413: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 4416: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 4419: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 4422: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 4425: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 4428: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v17 offset:2048":expr
Line 4431: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v17 offset:2304":expr
Line 4434: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v17 offset:3072":expr
Line 4437: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v17 offset:3328":expr
Line 4440: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 4443: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 4446: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 4449: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 4452: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 4455: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 4458: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 4461: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 4464: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 4467: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 4470: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 4473: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 4476: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 4479: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 4482: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 4485: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 4488: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 4490: [Instruction] v_add_u32_e32 "v17":reg, "s1":reg, "v12":reg
Line 4492: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v17":reg
Line 4495: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v17 offset:256":expr
Line 4498: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 4501: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 4504: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 4507: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 4510: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 4513: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 4516: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v17 offset:1024":expr
Line 4519: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v17 offset:1280":expr
Line 4522: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 4525: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 4528: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 4531: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 4534: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 4537: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 4540: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 4543: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 4546: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 4549: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 4552: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 4555: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 4558: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 4561: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 4564: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 4567: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 4570: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 4573: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 4576: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 4579: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 4582: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 4585: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 4588: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v17 offset:2048":expr
Line 4591: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v17 offset:2304":expr
Line 4594: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 4597: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 4600: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 4603: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 4606: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 4609: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 4612: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v17 offset:3072":expr
Line 4615: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v17 offset:3328":expr
Line 4618: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 4621: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 4624: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 4627: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 4630: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 4633: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 4636: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 4639: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 4642: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 4645: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 4648: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 4651: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 4654: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 4657: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 4660: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 4663: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 4666: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 4669: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 4672: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 4675: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 4678: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 4681: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 4684: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 4687: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 4690: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 4693: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 4696: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 4699: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 4702: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 4705: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 4708: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 4711: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 4714: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 4717: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 4720: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 4723: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 4726: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 4729: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 4732: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 4735: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 4738: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 4741: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 4744: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 4747: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 4750: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 4753: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 4756: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 4759: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 4762: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 4765: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 4768: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 4771: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 4774: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 4777: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 4780: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 4783: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 4786: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 4789: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 4792: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 4795: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 4798: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 4801: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 4804: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 4807: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 4810: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 4813: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 4816: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 4819: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 4822: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 4825: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 4828: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 4830: [Instruction] v_add_u32_e32 "v17":reg, "s25":reg, "v13":reg
Line 4832: [Instruction] ds_read_b32 "v126":reg, "v17":reg
Line 4835: [Instruction] v_add_u32_e32 "v17":reg, "s39":reg, "v13":reg
Line 4837: [Instruction] ds_read_b32 "v127":reg, "v17":reg
Line 4841: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 4844: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 4847: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 4850: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 4853: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 4856: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 4859: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 4862: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 4865: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 4868: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 4871: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 4874: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 4877: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 4880: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 4883: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 4886: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 4889: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 4892: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 4895: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 4897: [Instruction] s_barrier
Line 4899: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 4902: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 4905: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 4908: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 4911: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 4913: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s13":reg
Line 4915: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 4917: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 4919: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 4921: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 4923: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 4925: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s0":reg
Line 4927: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 4930: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 4933: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 4935: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s1":reg
Line 4937: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 4940: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 4943: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 4946: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 4949: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 4952: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 4955: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 4958: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 4961: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 4964: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 4967: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 4970: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 4973: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 4976: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 4979: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 4982: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 4985: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 4988: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 4991: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 4994: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 4997: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 5000: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 5003: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 5006: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 5009: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 5012: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 5015: [Instruction] s_waitcnt "vmcnt(4) lgkmcnt(6)":expr
Line 5017: [Instruction] s_barrier
Line 5019: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 5022: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 5025: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 5028: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 5031: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 5034: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 5037: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 5040: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 5043: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 5046: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 5049: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 5052: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 5055: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 5057: [Instruction] v_add_u32_e32 "v17":reg, "s19":reg, "v11":reg
Line 5059: [Instruction] ds_read_b128 "a[112:115]":reg, "v17":reg
Line 5062: [Instruction] ds_read_b128 "a[116:119]":reg, "v17 offset:1024":expr
Line 5065: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 5068: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 5070: [Instruction] s_barrier
Line 5072: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 5075: [Instruction] ds_read_b128 "a[120:123]":reg, "v17 offset:2048":expr
Line 5078: [Instruction] ds_read_b128 "a[124:127]":reg, "v17 offset:3072":expr
Line 5081: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 5084: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 5087: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 5090: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 5093: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 5096: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 5099: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 5102: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 5105: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 5108: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 5111: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 5114: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 5117: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 5120: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 5123: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 5126: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 5129: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 5132: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 5135: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 5138: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 5141: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 5143: [Instruction] s_movk_i32 "s17":reg, "0x80":imm
Line 5144: [Instruction] s_add_i32 "s19":reg, "s66":reg, "32":imm
Line 5145: [Instruction] s_add_i32 "s25":reg, "s67":reg, "32":imm
Line 5146: [Instruction] v_lshlrev_b32_e32 "v2":reg, "1":imm, "v2":reg
Line 5148: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 5151: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 5153: [Label] .LBB0_1:                                ; =>This Inner Loop Header: Depth=1
Line 5154: [Instruction] s_add_i32 "s1":reg, "s37":reg, "-1":imm
Line 5155: [Instruction] s_and_b32 "s8":reg, "s1":reg, "0xffff":imm
Line 5156: [Instruction] s_and_b32 "s36":reg, "s17":reg, "0x1fc0":imm
Line 5157: [Instruction] s_add_i32 "s8":reg, "s8":reg, "0xffff":imm
Line 5158: [Instruction] s_lshr_b32 "s39":reg, "s37":reg, "7":imm
Line 5159: [Instruction] s_add_i32 "s9":reg, "s36":reg, "s66":reg
Line 5160: [Instruction] s_sext_i32_i16 "s28":reg, "s8":reg
Line 5161: [Instruction] s_add_i32 "s39":reg, "s39":reg, "s61":reg
Line 5162: [Instruction] s_mul_i32 "s9":reg, "s9":reg, "s22":reg
Line 5163: [Instruction] s_bfe_u32 "s29":reg, "s28":reg, "0x70018":imm
Line 5164: [Instruction] s_add_i32 "s9":reg, "s9":reg, "s39":reg
Line 5165: [Instruction] s_add_i32 "s41":reg, "s8":reg, "s29":reg
Line 5166: [Instruction] s_mul_i32 "s28":reg, "s9":reg, "s33":reg
Line 5167: [Instruction] s_sext_i32_i16 "s41":reg, "s41":reg
Line 5168: [Instruction] s_lshl_b32 "s0":reg, "s59":reg, "14":imm
Line 5169: [Instruction] s_ashr_i32 "s29":reg, "s28":reg, "31":imm
Line 5170: [Instruction] s_ashr_i32 "s44":reg, "s41":reg, "7":imm
Line 5171: [Instruction] s_and_b32 "s41":reg, "s41":reg, "0xffffff80":imm
Line 5172: [Instruction] s_lshr_b32 "s68":reg, "s1":reg, "7":imm
Line 5173: [Instruction] s_add_i32 "s1":reg, "s27":reg, "s0":reg
Line 5174: [Instruction] s_lshl_b64 "s[28:29]":reg, "s[28:29]":reg, "1":imm
Line 5175: [Instruction] s_sub_i32 "s8":reg, "s8":reg, "s41":reg
Line 5176: [Instruction] s_add_u32 "s28":reg, "s50":reg, "s28":reg
Line 5177: [Instruction] v_add_u32_e32 "v18":reg, "s1":reg, "v2":reg
Line 5178: [Instruction] s_sext_i32_i16 "s45":reg, "s8":reg
Line 5179: [Instruction] s_addc_u32 "s29":reg, "s51":reg, "s29":reg
Line 5180: [Instruction] s_add_i32 "s8":reg, "s39":reg, "s58":reg
Line 5181: [Instruction] v_readfirstlane_b32 "s40":reg, "v18":reg
Line 5182: [Instruction] v_add_u32_e32 "v18":reg, "0x1000":imm, "v18":reg
Line 5183: [Instruction] s_mul_i32 "s8":reg, "s63":reg, "s8":reg
Line 5184: [Instruction] v_readfirstlane_b32 "s9":reg, "v18":reg
Line 5185: [Instruction] s_mov_b32 "m0":label, "s40":reg
Line 5186: [Instruction] s_add_i32 "s8":reg, "s8":reg, "s36":reg
Line 5187: [Instruction] s_lshl_b32 "s72":reg, "s59":reg, "8":imm
Line 5188: [Instruction] buffer_load_dwordx4 "v14":reg, "s[28:31]":reg, "0 offen lds":label
Line 5189: [Instruction] s_mov_b32 "m0":label, "s9":reg
Line 5190: [Instruction] s_ashr_i32 "s9":reg, "s8":reg, "31":imm
Line 5191: [Instruction] s_add_i32 "s69":reg, "s5":reg, "s72":reg
Line 5192: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[8:9]":reg, "2":imm
Line 5193: [Instruction] s_add_u32 "s40":reg, "s54":reg, "s8":reg
Line 5194: [Instruction] s_mov_b32 "s43":reg, "s31":reg
Line 5195: [Instruction] buffer_load_dwordx4 "v15":reg, "s[28:31]":reg, "0 offen lds":label
Line 5197: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 5200: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 5202: [Instruction] s_addc_u32 "s41":reg, "s55":reg, "s9":reg
Line 5203: [Instruction] s_mov_b32 "m0":label, "s69":reg
Line 5205: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 5208: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 5210: [Instruction] s_lshl_b32 "s8":reg, "s35":reg, "14":imm
Line 5211: [Instruction] buffer_load_dword "v16":reg, "s[40:43]":reg, "0 offen lds":label
Line 5213: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 5216: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 5219: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 5222: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 5225: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 5228: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 5231: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 5234: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 5236: [Instruction] v_add_u32_e32 "v18":reg, "s69":reg, "v13":reg
Line 5237: [Instruction] s_add_i32 "s69":reg, "s62":reg, "s8":reg
Line 5239: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 5242: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 5245: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 5248: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 5251: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 5254: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 5256: [Instruction] v_add_u32_e32 "v21":reg, "s69":reg, "v11":reg
Line 5258: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 5261: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 5264: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 5267: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 5270: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 5273: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 5276: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 5279: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 5282: [Instruction] ds_read_b128 "v[78:81]":reg, "v21":reg
Line 5285: [Instruction] ds_read_b128 "v[82:85]":reg, "v21 offset:1024":expr
Line 5288: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 5291: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 5294: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 5297: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 5300: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 5303: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 5306: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 5309: [Instruction] ds_read_b128 "v[86:89]":reg, "v21 offset:2048":expr
Line 5311: [Instruction] v_add_u32_e32 "v20":reg, "s69":reg, "v12":reg
Line 5313: [Instruction] ds_read_b128 "v[90:93]":reg, "v21 offset:3072":expr
Line 5316: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 5319: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 5322: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 5325: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 5328: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 5331: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 5334: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 5337: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v20":reg
Line 5340: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v20 offset:256":expr
Line 5343: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v20 offset:1024":expr
Line 5346: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v20 offset:1280":expr
Line 5349: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 5352: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 5355: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 5358: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 5361: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 5364: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 5367: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 5370: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v20 offset:2048":expr
Line 5373: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v20 offset:2304":expr
Line 5375: [Instruction] s_add_i32 "s70":reg, "s27":reg, "s8":reg
Line 5377: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v20 offset:3072":expr
Line 5379: [Instruction] v_add_u32_e32 "v19":reg, "s70":reg, "v12":reg
Line 5381: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v20 offset:3328":expr
Line 5384: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 5387: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 5390: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 5393: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 5396: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 5399: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 5402: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 5405: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 5408: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 5411: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 5414: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 5417: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 5420: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 5423: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 5426: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 5429: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 5432: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 5435: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v19":reg
Line 5438: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v19 offset:256":expr
Line 5441: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 5444: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 5447: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 5450: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 5453: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 5456: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 5459: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v19 offset:1024":expr
Line 5462: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v19 offset:1280":expr
Line 5465: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 5468: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 5471: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 5474: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 5477: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 5480: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 5483: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 5486: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 5489: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 5492: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 5495: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 5498: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 5501: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 5504: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 5507: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 5510: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 5513: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 5516: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 5519: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 5522: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 5525: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 5528: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 5531: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v19 offset:2048":expr
Line 5534: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v19 offset:2304":expr
Line 5537: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 5540: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 5543: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 5546: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 5549: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 5552: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 5555: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v19 offset:3072":expr
Line 5558: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v19 offset:3328":expr
Line 5561: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 5564: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 5567: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 5570: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 5573: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 5576: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 5579: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 5582: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 5585: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 5588: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 5591: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 5594: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 5597: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 5600: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 5603: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 5606: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 5609: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 5612: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 5615: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 5618: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 5621: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 5624: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 5627: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 5630: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 5633: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 5636: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 5639: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 5642: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 5645: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 5648: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 5651: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 5654: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 5657: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 5660: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 5663: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 5666: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 5669: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 5672: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 5675: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 5678: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 5681: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 5684: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 5687: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 5690: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 5693: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 5696: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 5699: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 5702: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 5705: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 5708: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 5710: [Instruction] s_lshl_b32 "s9":reg, "s35":reg, "8":imm
Line 5712: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 5714: [Instruction] s_add_i32 "s74":reg, "s5":reg, "s9":reg
Line 5716: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 5718: [Instruction] s_add_i32 "s75":reg, "s23":reg, "s9":reg
Line 5719: [Instruction] v_add3_u32 "v24":reg, "s74":reg, "64":imm, "v13":reg
Line 5721: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 5724: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 5727: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 5730: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 5733: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 5736: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 5739: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 5742: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 5745: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 5748: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 5751: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 5754: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 5757: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 5760: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 5763: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 5766: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 5769: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 5772: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 5775: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 5778: [Instruction] ds_read_b32 "v126":reg, "v24":reg
Line 5781: [Instruction] v_add3_u32 "v22":reg, "s75":reg, "64":imm, "v13":reg
Line 5783: [Instruction] ds_read_b32 "v127":reg, "v22":reg
Line 5787: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 5790: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 5793: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 5796: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 5799: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 5802: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 5805: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 5808: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 5811: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 5814: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 5817: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 5820: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 5823: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 5826: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 5829: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 5831: [Instruction] s_add_i32 "s29":reg, "s15":reg, "s44":reg
Line 5833: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 5835: [Instruction] s_lshl_b32 "s28":reg, "s45":reg, "6":imm
Line 5836: [Instruction] s_mul_i32 "s8":reg, "s29":reg, "s38":reg
Line 5838: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 5841: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 5844: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 5846: [Instruction] s_barrier
Line 5848: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 5851: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 5853: [Instruction] s_add_i32 "s8":reg, "s8":reg, "s28":reg
Line 5855: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 5857: [Instruction] s_add_i32 "s8":reg, "s8":reg, "48":imm
Line 5859: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 5861: [Instruction] s_mul_i32 "s8":reg, "s8":reg, "s3":reg
Line 5863: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 5865: [Instruction] s_ashr_i32 "s9":reg, "s8":reg, "31":imm
Line 5867: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 5869: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[8:9]":reg, "1":imm
Line 5871: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 5873: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s8":reg
Line 5875: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 5877: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s9":reg
Line 5879: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 5882: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 5885: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 5888: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 5891: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 5894: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 5897: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 5900: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 5903: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 5906: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 5909: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 5912: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 5915: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 5918: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 5920: [Instruction] s_add_i32 "s71":reg, "s62":reg, "s0":reg
Line 5921: [Instruction] s_add_i32 "s0":reg, "s36":reg, "s67":reg
Line 5923: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 5925: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s26":reg
Line 5927: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 5930: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 5933: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 5936: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 5939: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 5941: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s39":reg
Line 5943: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 5946: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 5949: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 5951: [Instruction] s_mul_i32 "s40":reg, "s0":reg, "s60":reg
Line 5953: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 5955: [Instruction] s_ashr_i32 "s41":reg, "s40":reg, "31":imm
Line 5957: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 5959: [Instruction] s_lshl_b64 "s[40:41]":reg, "s[40:41]":reg, "1":imm
Line 5961: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 5963: [Instruction] s_add_u32 "s44":reg, "s52":reg, "s40":reg
Line 5965: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 5967: [Instruction] v_add_u32_e32 "v21":reg, "s71":reg, "v2":reg
Line 5968: [Instruction] s_addc_u32 "s45":reg, "s53":reg, "s41":reg
Line 5969: [Instruction] s_add_i32 "s28":reg, "s39":reg, "s64":reg
Line 5971: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 5974: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 5977: [Instruction] s_waitcnt "vmcnt(4) lgkmcnt(6)":expr
Line 5979: [Instruction] s_barrier
Line 5981: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 5984: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 5986: [Instruction] v_readfirstlane_b32 "s29":reg, "v21":reg
Line 5987: [Instruction] v_add_u32_e32 "v21":reg, "0x1000":imm, "v21":reg
Line 5988: [Instruction] s_mul_i32 "s28":reg, "s65":reg, "s28":reg
Line 5990: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 5992: [Instruction] s_mov_b32 "s47":reg, "s31":reg
Line 5993: [Instruction] v_readfirstlane_b32 "s0":reg, "v21":reg
Line 5994: [Instruction] s_add_i32 "s40":reg, "s28":reg, "s36":reg
Line 5996: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 5998: [Instruction] s_mov_b32 "m0":label, "s29":reg
Line 5999: [Instruction] s_ashr_i32 "s41":reg, "s40":reg, "31":imm
Line 6001: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 6004: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 6006: [Instruction] buffer_load_dwordx4 "v14":reg, "s[44:47]":reg, "0 offen lds":label
Line 6007: [Instruction] s_mov_b32 "m0":label, "s0":reg
Line 6008: [Instruction] s_add_i32 "s78":reg, "s23":reg, "s72":reg
Line 6009: [Instruction] s_lshl_b64 "s[40:41]":reg, "s[40:41]":reg, "2":imm
Line 6010: [Instruction] buffer_load_dwordx4 "v15":reg, "s[44:47]":reg, "0 offen lds":label
Line 6012: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 6015: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 6017: [Instruction] s_add_u32 "s40":reg, "s56":reg, "s40":reg
Line 6019: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 6021: [Instruction] s_addc_u32 "s41":reg, "s57":reg, "s41":reg
Line 6022: [Instruction] s_add_i32 "s28":reg, "s70":reg, "0x1000":imm
Line 6024: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 6026: [Instruction] s_mov_b32 "m0":label, "s78":reg
Line 6027: [Instruction] v_add_u32_e32 "v27":reg, "s28":reg, "v11":reg
Line 6029: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 6032: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 6034: [Instruction] buffer_load_dword "v16":reg, "s[40:43]":reg, "0 offen lds":label
Line 6036: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 6039: [Instruction] ds_read_b128 "a[112:115]":reg, "v27":reg
Line 6042: [Instruction] ds_read_b128 "a[116:119]":reg, "v27 offset:1024":expr
Line 6045: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 6048: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 6050: [Instruction] s_barrier
Line 6052: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 6055: [Instruction] ds_read_b128 "a[120:123]":reg, "v27 offset:2048":expr
Line 6058: [Instruction] ds_read_b128 "a[124:127]":reg, "v27 offset:3072":expr
Line 6061: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 6064: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 6067: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 6070: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 6073: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 6076: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 6079: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 6082: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 6085: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 6088: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 6091: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 6094: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 6097: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 6100: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 6103: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 6106: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 6109: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 6112: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 6115: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 6118: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 6121: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 6124: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 6127: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 6130: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 6133: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 6136: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 6139: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 6142: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 6145: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 6148: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 6151: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 6154: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 6157: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 6160: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 6163: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 6165: [Instruction] s_add_i32 "s72":reg, "s69":reg, "0x1000":imm
Line 6167: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 6170: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 6173: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 6176: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 6179: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 6182: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 6185: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 6187: [Instruction] v_add_u32_e32 "v25":reg, "s72":reg, "v11":reg
Line 6189: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 6192: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 6195: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 6198: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 6201: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 6204: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 6207: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 6210: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 6213: [Instruction] ds_read_b128 "v[78:81]":reg, "v25":reg
Line 6216: [Instruction] ds_read_b128 "v[82:85]":reg, "v25 offset:1024":expr
Line 6219: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 6222: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 6225: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 6228: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 6231: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 6234: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 6237: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 6240: [Instruction] ds_read_b128 "v[86:89]":reg, "v25 offset:2048":expr
Line 6242: [Instruction] v_add_u32_e32 "v20":reg, "s72":reg, "v12":reg
Line 6244: [Instruction] ds_read_b128 "v[90:93]":reg, "v25 offset:3072":expr
Line 6247: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 6250: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 6253: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 6256: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 6259: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 6262: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 6265: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 6268: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v20":reg
Line 6271: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v20 offset:256":expr
Line 6274: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v20 offset:1024":expr
Line 6277: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v20 offset:1280":expr
Line 6280: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 6283: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 6286: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 6289: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 6292: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 6295: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 6298: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 6301: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v20 offset:2048":expr
Line 6304: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v20 offset:2304":expr
Line 6307: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v20 offset:3072":expr
Line 6309: [Instruction] v_add_u32_e32 "v26":reg, "s28":reg, "v12":reg
Line 6311: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v20 offset:3328":expr
Line 6314: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 6317: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 6320: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 6323: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 6326: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 6329: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 6332: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 6335: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 6338: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 6341: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 6344: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 6347: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 6350: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 6353: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 6356: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 6359: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 6362: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 6365: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v26":reg
Line 6368: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v26 offset:256":expr
Line 6371: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 6374: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 6377: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 6380: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 6383: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 6386: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 6389: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v26 offset:1024":expr
Line 6392: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v26 offset:1280":expr
Line 6395: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 6398: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 6401: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 6404: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 6407: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 6410: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 6413: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 6416: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 6419: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 6422: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 6425: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 6428: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 6431: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 6434: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 6437: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 6440: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 6443: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 6446: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 6449: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 6452: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 6455: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 6458: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 6461: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v26 offset:2048":expr
Line 6464: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v26 offset:2304":expr
Line 6467: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 6470: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 6473: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 6476: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 6479: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 6482: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 6485: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v26 offset:3072":expr
Line 6488: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v26 offset:3328":expr
Line 6491: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 6494: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 6497: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 6500: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 6503: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 6506: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 6509: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 6512: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 6515: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 6518: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 6521: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 6524: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 6527: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 6530: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 6533: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 6536: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 6539: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 6542: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 6545: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 6548: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 6551: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 6554: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 6557: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 6560: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 6563: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 6566: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 6569: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 6572: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 6575: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 6578: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 6581: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 6584: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 6587: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 6590: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 6593: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 6596: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 6599: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 6602: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 6605: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 6608: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 6611: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 6614: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 6617: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 6620: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 6623: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 6626: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 6629: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 6632: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 6635: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 6638: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 6641: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 6643: [Instruction] s_add_i32 "s73":reg, "s74":reg, "0x80":imm
Line 6645: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 6647: [Instruction] s_add_i32 "s76":reg, "s75":reg, "0x80":imm
Line 6648: [Instruction] v_add_u32_e32 "v21":reg, "s73":reg, "v13":reg
Line 6650: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 6653: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 6656: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 6659: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 6662: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 6665: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 6668: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 6671: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 6674: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 6677: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 6680: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 6683: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 6686: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 6689: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 6692: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 6695: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 6698: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 6701: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 6704: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 6707: [Instruction] ds_read_b32 "v126":reg, "v21":reg
Line 6710: [Instruction] v_add_u32_e32 "v23":reg, "s76":reg, "v13":reg
Line 6712: [Instruction] ds_read_b32 "v127":reg, "v23":reg
Line 6716: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 6719: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 6722: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 6725: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 6728: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 6731: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 6734: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 6737: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 6740: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 6743: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 6746: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 6749: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 6752: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 6755: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 6758: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 6761: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 6763: [Instruction] s_sub_i32 "s72":reg, "s17":reg, "64":imm
Line 6764: [Instruction] s_add_i32 "s68":reg, "s15":reg, "s68":reg
Line 6766: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 6769: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 6772: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 6774: [Instruction] s_barrier
Line 6776: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 6779: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 6781: [Instruction] s_and_b32 "s28":reg, "s72":reg, "0x1fc0":imm
Line 6782: [Instruction] s_mul_i32 "s68":reg, "s68":reg, "s38":reg
Line 6784: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 6786: [Instruction] s_add_i32 "s68":reg, "s68":reg, "s28":reg
Line 6788: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 6790: [Instruction] s_mul_i32 "s72":reg, "s68":reg, "s3":reg
Line 6792: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 6794: [Instruction] s_ashr_i32 "s73":reg, "s72":reg, "31":imm
Line 6796: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 6798: [Instruction] s_lshl_b64 "s[72:73]":reg, "s[72:73]":reg, "1":imm
Line 6800: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 6802: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s72":reg
Line 6804: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 6806: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s73":reg
Line 6808: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 6811: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 6814: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 6817: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 6820: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 6823: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 6826: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 6829: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 6832: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 6835: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 6838: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 6841: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 6844: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 6847: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 6850: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 6853: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 6856: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 6859: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 6862: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 6865: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 6867: [Instruction] s_add_i32 "s28":reg, "s36":reg, "s19":reg
Line 6869: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 6872: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 6875: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 6877: [Instruction] v_add_u32_e32 "v17":reg, "s1":reg, "v11":reg
Line 6878: [Instruction] s_addk_i32 "s1":reg, "0x2000":imm
Line 6879: [Instruction] s_mul_i32 "s28":reg, "s28":reg, "s22":reg
Line 6881: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 6883: [Instruction] v_add_u32_e32 "v22":reg, "s1":reg, "v2":reg
Line 6884: [Instruction] s_add_i32 "s1":reg, "s28":reg, "s39":reg
Line 6886: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 6888: [Instruction] s_mul_i32 "s76":reg, "s1":reg, "s33":reg
Line 6890: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 6892: [Instruction] s_ashr_i32 "s77":reg, "s76":reg, "31":imm
Line 6894: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 6896: [Instruction] s_lshl_b64 "s[76:77]":reg, "s[76:77]":reg, "1":imm
Line 6898: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 6901: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 6904: [Instruction] s_waitcnt "vmcnt(4) lgkmcnt(6)":expr
Line 6906: [Instruction] s_barrier
Line 6908: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 6911: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 6913: [Instruction] v_readfirstlane_b32 "s73":reg, "v22":reg
Line 6914: [Instruction] v_add_u32_e32 "v22":reg, "0x1000":imm, "v22":reg
Line 6915: [Instruction] s_add_u32 "s28":reg, "s50":reg, "s76":reg
Line 6917: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 6919: [Instruction] v_readfirstlane_b32 "s72":reg, "v22":reg
Line 6920: [Instruction] s_addc_u32 "s29":reg, "s51":reg, "s77":reg
Line 6922: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 6924: [Instruction] s_mov_b32 "m0":label, "s73":reg
Line 6926: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 6929: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 6931: [Instruction] s_add_i32 "s1":reg, "s70":reg, "0x2000":imm
Line 6932: [Instruction] buffer_load_dwordx4 "v14":reg, "s[28:31]":reg, "0 offen lds":label
Line 6933: [Instruction] s_mov_b32 "m0":label, "s72":reg
Line 6934: [Instruction] v_add_u32_e32 "v28":reg, "s1":reg, "v11":reg
Line 6935: [Instruction] buffer_load_dwordx4 "v15":reg, "s[28:31]":reg, "0 offen lds":label
Line 6937: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 6940: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 6943: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 6946: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 6949: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 6952: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 6955: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 6958: [Instruction] ds_read_b128 "a[112:115]":reg, "v28":reg
Line 6961: [Instruction] ds_read_b128 "a[116:119]":reg, "v28 offset:1024":expr
Line 6964: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 6967: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 6969: [Instruction] s_barrier
Line 6971: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 6974: [Instruction] ds_read_b128 "a[120:123]":reg, "v28 offset:2048":expr
Line 6977: [Instruction] ds_read_b128 "a[124:127]":reg, "v28 offset:3072":expr
Line 6980: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 6983: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 6986: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 6989: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 6992: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 6995: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 6998: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 7001: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 7004: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 7007: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 7010: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 7013: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 7016: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 7019: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 7022: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 7025: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 7028: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 7031: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 7034: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 7037: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 7040: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 7043: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 7046: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 7049: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 7052: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 7055: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 7058: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 7061: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 7064: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 7067: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 7070: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 7073: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 7076: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 7079: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 7082: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 7084: [Instruction] s_add_i32 "s76":reg, "s69":reg, "0x2000":imm
Line 7086: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 7089: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 7092: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 7095: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 7098: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 7101: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 7103: [Instruction] v_add_u32_e32 "v22":reg, "s76":reg, "v11":reg
Line 7105: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 7108: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 7111: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 7114: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 7117: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 7120: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 7123: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 7126: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 7129: [Instruction] ds_read_b128 "v[78:81]":reg, "v22":reg
Line 7132: [Instruction] ds_read_b128 "v[82:85]":reg, "v22 offset:1024":expr
Line 7135: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 7138: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 7141: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 7144: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 7147: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 7150: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 7153: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 7156: [Instruction] ds_read_b128 "v[86:89]":reg, "v22 offset:2048":expr
Line 7158: [Instruction] v_add_u32_e32 "v24":reg, "s76":reg, "v12":reg
Line 7160: [Instruction] ds_read_b128 "v[90:93]":reg, "v22 offset:3072":expr
Line 7163: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 7166: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 7169: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 7172: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 7175: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 7178: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 7181: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 7184: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v24":reg
Line 7187: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v24 offset:256":expr
Line 7190: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v24 offset:1024":expr
Line 7193: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v24 offset:1280":expr
Line 7196: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 7199: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 7202: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 7205: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 7208: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 7211: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 7214: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 7217: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v24 offset:2048":expr
Line 7220: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v24 offset:2304":expr
Line 7223: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v24 offset:3072":expr
Line 7225: [Instruction] v_add_u32_e32 "v25":reg, "s1":reg, "v12":reg
Line 7227: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v24 offset:3328":expr
Line 7230: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 7233: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 7236: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 7239: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 7242: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 7245: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 7248: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 7251: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 7254: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 7257: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 7260: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 7263: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 7266: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 7269: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 7272: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 7275: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 7278: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 7281: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v25":reg
Line 7284: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v25 offset:256":expr
Line 7287: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 7290: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 7293: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 7296: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 7299: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 7302: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 7305: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v25 offset:1024":expr
Line 7308: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v25 offset:1280":expr
Line 7311: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 7314: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 7317: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 7320: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 7323: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 7326: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 7329: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 7332: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 7335: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 7338: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 7341: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 7344: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 7347: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 7350: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 7353: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 7356: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 7359: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 7362: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 7365: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 7368: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 7371: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 7374: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 7377: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v25 offset:2048":expr
Line 7380: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v25 offset:2304":expr
Line 7383: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 7386: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 7389: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 7392: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 7395: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 7398: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 7401: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v25 offset:3072":expr
Line 7404: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v25 offset:3328":expr
Line 7407: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 7410: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 7413: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 7416: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 7419: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 7422: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 7425: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 7428: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 7431: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 7434: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 7437: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 7440: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 7443: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 7446: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 7449: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 7452: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 7455: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 7458: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 7461: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 7464: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 7467: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 7470: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 7473: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 7476: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 7479: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 7482: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 7485: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 7488: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 7491: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 7494: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 7497: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 7500: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 7503: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 7506: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 7509: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 7512: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 7515: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 7518: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 7521: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 7524: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 7527: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 7530: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 7533: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 7536: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 7539: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 7542: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 7545: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 7548: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 7551: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 7554: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 7557: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 7559: [Instruction] s_addk_i32 "s74":reg, "0xc0":imm
Line 7561: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 7563: [Instruction] s_addk_i32 "s75":reg, "0xc0":imm
Line 7564: [Instruction] v_add_u32_e32 "v20":reg, "s74":reg, "v13":reg
Line 7566: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 7569: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 7572: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 7575: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 7578: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 7581: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 7584: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 7587: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 7590: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 7593: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 7596: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 7599: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 7602: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 7605: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 7608: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 7611: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 7614: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 7617: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 7620: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 7623: [Instruction] ds_read_b32 "v126":reg, "v20":reg
Line 7626: [Instruction] v_add_u32_e32 "v26":reg, "s75":reg, "v13":reg
Line 7628: [Instruction] ds_read_b32 "v127":reg, "v26":reg
Line 7632: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 7635: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 7638: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 7641: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 7644: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 7647: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 7650: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 7653: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 7656: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 7659: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 7662: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 7665: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 7668: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 7671: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 7674: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 7677: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 7680: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 7683: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 7686: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 7688: [Instruction] s_barrier
Line 7690: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 7693: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 7696: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 7698: [Instruction] s_add_i32 "s77":reg, "s68":reg, "16":imm
Line 7700: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 7702: [Instruction] s_mul_i32 "s0":reg, "s77":reg, "s3":reg
Line 7704: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 7706: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 7708: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 7710: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 7712: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 7714: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s0":reg
Line 7716: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 7718: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s1":reg
Line 7720: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 7723: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 7726: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 7729: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 7732: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 7735: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 7738: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 7741: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 7744: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 7747: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 7750: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 7753: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 7756: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 7759: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 7762: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 7765: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 7768: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 7771: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 7774: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 7777: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 7779: [Instruction] s_add_i32 "s0":reg, "s36":reg, "s25":reg
Line 7781: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 7784: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 7787: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 7789: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s26":reg
Line 7791: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 7793: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s39":reg
Line 7795: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 7797: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s60":reg
Line 7799: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 7801: [Instruction] s_addk_i32 "s71":reg, "0x2000":imm
Line 7802: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 7804: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 7806: [Instruction] v_add_u32_e32 "v21":reg, "s71":reg, "v2":reg
Line 7807: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 7809: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 7812: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 7815: [Instruction] s_waitcnt "vmcnt(4) lgkmcnt(6)":expr
Line 7817: [Instruction] s_barrier
Line 7819: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 7822: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 7824: [Instruction] v_readfirstlane_b32 "s36":reg, "v21":reg
Line 7825: [Instruction] v_add_u32_e32 "v21":reg, "0x1000":imm, "v21":reg
Line 7826: [Instruction] s_add_u32 "s44":reg, "s52":reg, "s0":reg
Line 7828: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 7830: [Instruction] v_readfirstlane_b32 "s39":reg, "v21":reg
Line 7831: [Instruction] s_addc_u32 "s45":reg, "s53":reg, "s1":reg
Line 7833: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 7835: [Instruction] s_mov_b32 "m0":label, "s36":reg
Line 7837: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 7840: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 7842: [Instruction] s_addk_i32 "s70":reg, "0x3000":imm
Line 7843: [Instruction] buffer_load_dwordx4 "v14":reg, "s[44:47]":reg, "0 offen lds":label
Line 7844: [Instruction] s_mov_b32 "m0":label, "s39":reg
Line 7845: [Instruction] v_add_u32_e32 "v27":reg, "s70":reg, "v11":reg
Line 7846: [Instruction] buffer_load_dwordx4 "v15":reg, "s[44:47]":reg, "0 offen lds":label
Line 7848: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 7851: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 7854: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 7857: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 7860: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 7863: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 7866: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 7869: [Instruction] ds_read_b128 "a[112:115]":reg, "v27":reg
Line 7872: [Instruction] ds_read_b128 "a[116:119]":reg, "v27 offset:1024":expr
Line 7875: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 7878: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 7880: [Instruction] s_barrier
Line 7882: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 7885: [Instruction] ds_read_b128 "a[120:123]":reg, "v27 offset:2048":expr
Line 7888: [Instruction] ds_read_b128 "a[124:127]":reg, "v27 offset:3072":expr
Line 7891: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 7894: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 7897: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 7900: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 7903: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 7906: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 7909: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 7912: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 7915: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 7918: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 7921: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 7924: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 7927: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 7930: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 7933: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 7936: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 7939: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 7942: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 7945: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 7948: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 7951: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 7954: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 7957: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 7960: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 7963: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 7966: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 7969: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 7972: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 7975: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 7978: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 7981: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 7984: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 7987: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 7990: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 7993: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 7995: [Instruction] s_addk_i32 "s69":reg, "0x3000":imm
Line 7997: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 8000: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 8003: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 8006: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 8009: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 8012: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 8014: [Instruction] v_add_u32_e32 "v23":reg, "s69":reg, "v11":reg
Line 8016: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 8019: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 8022: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 8025: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 8028: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 8031: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 8034: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 8037: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 8040: [Instruction] ds_read_b128 "v[78:81]":reg, "v23":reg
Line 8043: [Instruction] ds_read_b128 "v[82:85]":reg, "v23 offset:1024":expr
Line 8046: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 8049: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8052: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8055: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8058: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8061: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 8064: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 8067: [Instruction] ds_read_b128 "v[86:89]":reg, "v23 offset:2048":expr
Line 8069: [Instruction] v_add_u32_e32 "v21":reg, "s69":reg, "v12":reg
Line 8071: [Instruction] ds_read_b128 "v[90:93]":reg, "v23 offset:3072":expr
Line 8074: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 8077: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 8080: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 8083: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 8086: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 8089: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 8092: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 8095: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v21":reg
Line 8098: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v21 offset:256":expr
Line 8101: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v21 offset:1024":expr
Line 8104: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v21 offset:1280":expr
Line 8107: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 8110: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8113: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8116: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8119: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8122: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 8125: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 8128: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v21 offset:2048":expr
Line 8131: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v21 offset:2304":expr
Line 8134: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v21 offset:3072":expr
Line 8136: [Instruction] v_add_u32_e32 "v22":reg, "s70":reg, "v12":reg
Line 8138: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v21 offset:3328":expr
Line 8141: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 8144: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 8147: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 8150: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 8153: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 8156: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 8159: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 8162: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8165: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8168: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8171: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8174: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 8177: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 8180: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 8183: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 8186: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 8189: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 8192: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v22":reg
Line 8195: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v22 offset:256":expr
Line 8198: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 8201: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 8204: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 8207: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 8210: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 8213: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 8216: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v22 offset:1024":expr
Line 8219: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v22 offset:1280":expr
Line 8222: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 8225: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 8228: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 8231: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 8234: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 8237: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 8240: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8243: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8246: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8249: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8252: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 8255: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 8258: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 8261: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 8264: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 8267: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 8270: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 8273: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 8276: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 8279: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 8282: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 8285: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 8288: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v22 offset:2048":expr
Line 8291: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v22 offset:2304":expr
Line 8294: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 8297: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 8300: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 8303: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 8306: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 8309: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 8312: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v22 offset:3072":expr
Line 8315: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v22 offset:3328":expr
Line 8318: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 8321: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 8324: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 8327: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 8330: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 8333: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 8336: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 8339: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 8342: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 8345: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 8348: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 8351: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 8354: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 8357: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 8360: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 8363: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 8366: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 8369: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 8372: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8375: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8378: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8381: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8384: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8387: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8390: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8393: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8396: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 8399: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 8402: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 8405: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 8408: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 8411: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 8414: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 8417: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 8420: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 8423: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 8426: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 8429: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 8432: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 8435: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 8438: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 8441: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 8444: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 8447: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 8450: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8453: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8456: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8459: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8462: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 8465: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 8468: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 8471: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 8474: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 8477: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 8480: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8483: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8486: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8489: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8492: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 8495: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 8498: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 8501: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 8504: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 8507: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 8510: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 8513: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 8516: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 8519: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 8522: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 8525: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 8528: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 8531: [Instruction] ds_read_b32 "v126":reg, "v18":reg
Line 8534: [Instruction] v_add_u32_e32 "v19":reg, "s78":reg, "v13":reg
Line 8536: [Instruction] ds_read_b32 "v127":reg, "v19":reg
Line 8540: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 8543: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 8546: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 8549: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 8552: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 8555: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 8558: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 8561: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 8564: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 8567: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 8570: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 8573: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 8576: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 8579: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 8582: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 8585: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 8588: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 8591: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 8594: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 8596: [Instruction] s_barrier
Line 8598: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 8601: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 8604: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 8606: [Instruction] s_add_i32 "s0":reg, "s68":reg, "32":imm
Line 8608: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 8610: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s3":reg
Line 8612: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 8614: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 8616: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 8618: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 8620: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 8622: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s0":reg
Line 8624: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 8626: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s1":reg
Line 8628: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 8631: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 8634: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 8637: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 8640: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 8643: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 8646: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 8649: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 8652: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 8655: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 8658: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 8661: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 8664: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 8667: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 8670: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 8673: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 8676: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 8679: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 8682: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 8685: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 8688: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 8691: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 8694: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 8697: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 8700: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 8703: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 8706: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 8709: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 8712: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 8715: [Instruction] s_waitcnt "vmcnt(4) lgkmcnt(6)":expr
Line 8717: [Instruction] s_barrier
Line 8719: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 8722: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 8725: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 8728: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 8731: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 8734: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 8737: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 8740: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 8743: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 8746: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 8749: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 8752: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 8755: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 8758: [Instruction] ds_read_b128 "a[112:115]":reg, "v17":reg
Line 8761: [Instruction] ds_read_b128 "a[116:119]":reg, "v17 offset:1024":expr
Line 8764: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 8767: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 8769: [Instruction] s_barrier
Line 8771: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 8774: [Instruction] ds_read_b128 "a[120:123]":reg, "v17 offset:2048":expr
Line 8777: [Instruction] ds_read_b128 "a[124:127]":reg, "v17 offset:3072":expr
Line 8780: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 8783: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 8786: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 8789: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 8792: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 8795: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 8798: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 8801: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 8804: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 8807: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 8810: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 8813: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 8816: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 8819: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 8822: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 8825: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 8828: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 8831: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 8834: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 8837: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 8840: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 8842: [Instruction] s_xor_b32 "s35":reg, "s35":reg, "1":imm
Line 8843: [Instruction] s_xor_b32 "s59":reg, "s59":reg, "1":imm
Line 8844: [Instruction] s_add_i32 "s37":reg, "s37":reg, "1":imm
Line 8845: [Instruction] s_add_i32 "s17":reg, "s17":reg, "64":imm
Line 8846: [Instruction] s_cmpk_eq_i32 "s37":reg, "0x400":imm
Line 8848: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 8851: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 8853: [Instruction] s_cbranch_scc0 ".LBB0_1":label
Line 8856: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 8859: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 8862: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 8865: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 8868: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 8871: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 8874: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 8877: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 8880: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 8883: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 8886: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 8889: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 8891: [Instruction] s_lshl_b32 "s0":reg, "s35":reg, "14":imm
Line 8893: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 8896: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 8899: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 8902: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 8905: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 8908: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 8910: [Instruction] s_add_i32 "s17":reg, "s62":reg, "s0":reg
Line 8912: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 8915: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 8918: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 8921: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 8924: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 8927: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 8930: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 8933: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 8935: [Instruction] v_add_u32_e32 "v2":reg, "s17":reg, "v11":reg
Line 8937: [Instruction] ds_read_b128 "v[78:81]":reg, "v2":reg
Line 8940: [Instruction] ds_read_b128 "v[82:85]":reg, "v2 offset:1024":expr
Line 8943: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 8946: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 8949: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 8952: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 8955: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 8958: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 8961: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 8964: [Instruction] ds_read_b128 "v[86:89]":reg, "v2 offset:2048":expr
Line 8967: [Instruction] ds_read_b128 "v[90:93]":reg, "v2 offset:3072":expr
Line 8970: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 8973: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 8976: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 8979: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 8982: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 8985: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 8988: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 8990: [Instruction] v_add_u32_e32 "v2":reg, "s17":reg, "v12":reg
Line 8992: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v2":reg
Line 8995: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v2 offset:256":expr
Line 8998: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v2 offset:1024":expr
Line 9001: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v2 offset:1280":expr
Line 9004: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 9007: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9010: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9013: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9016: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9019: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 9022: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 9025: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v2 offset:2048":expr
Line 9028: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v2 offset:2304":expr
Line 9031: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v2 offset:3072":expr
Line 9033: [Instruction] s_add_i32 "s19":reg, "s27":reg, "s0":reg
Line 9035: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v2 offset:3328":expr
Line 9038: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 9041: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 9044: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 9047: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 9050: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 9053: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 9056: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 9059: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9062: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9065: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9068: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9071: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 9074: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 9077: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 9080: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 9083: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 9086: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 9088: [Instruction] v_add_u32_e32 "v2":reg, "s19":reg, "v12":reg
Line 9090: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v2":reg
Line 9093: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v2 offset:256":expr
Line 9096: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 9099: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 9102: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 9105: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 9108: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 9111: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 9114: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v2 offset:1024":expr
Line 9117: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v2 offset:1280":expr
Line 9120: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 9123: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 9126: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 9129: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 9132: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 9135: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 9138: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9141: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9144: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9147: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9150: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 9153: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 9156: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 9159: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 9162: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 9165: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 9168: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 9171: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 9174: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 9177: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 9180: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 9183: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 9186: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v2 offset:2048":expr
Line 9189: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v2 offset:2304":expr
Line 9192: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 9195: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 9198: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 9201: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 9204: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 9207: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 9210: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v2 offset:3072":expr
Line 9213: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v2 offset:3328":expr
Line 9216: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 9219: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 9222: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 9225: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 9228: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 9231: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 9234: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 9237: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 9240: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 9243: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 9246: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 9249: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 9252: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 9255: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 9258: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 9261: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 9264: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 9267: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 9270: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9273: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9276: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9279: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9282: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9285: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9288: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9291: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9294: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 9297: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 9300: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 9303: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 9306: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 9309: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 9312: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 9315: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 9318: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 9321: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 9324: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 9327: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 9330: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 9333: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 9336: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 9339: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 9342: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 9345: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 9348: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9351: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9354: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9357: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9360: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 9363: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 9366: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 9368: [Instruction] s_lshl_b32 "s0":reg, "s35":reg, "8":imm
Line 9370: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 9372: [Instruction] s_add_i32 "s22":reg, "s5":reg, "s0":reg
Line 9374: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 9377: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 9380: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9383: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9386: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9389: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9392: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 9395: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 9398: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 9401: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 9404: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 9407: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 9410: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 9413: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 9416: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 9419: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 9422: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 9425: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 9428: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 9430: [Instruction] v_add3_u32 "v2":reg, "s22":reg, "64":imm, "v13":reg
Line 9432: [Instruction] ds_read_b32 "v126":reg, "v2":reg
Line 9435: [Instruction] s_add_i32 "s23":reg, "s23":reg, "s0":reg
Line 9436: [Instruction] v_add3_u32 "v2":reg, "s23":reg, "64":imm, "v13":reg
Line 9438: [Instruction] ds_read_b32 "v127":reg, "v2":reg
Line 9442: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 9445: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 9448: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 9451: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 9454: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 9457: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 9460: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 9463: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 9466: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 9469: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 9472: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 9475: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 9478: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 9481: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 9484: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 9487: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 9490: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 9493: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 9496: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 9498: [Instruction] s_barrier
Line 9500: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 9503: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 9505: [Instruction] s_add_i32 "s5":reg, "s15":reg, "7":imm
Line 9507: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 9509: [Instruction] s_mul_i32 "s5":reg, "s5":reg, "s38":reg
Line 9511: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 9513: [Instruction] s_add_i32 "s0":reg, "s5":reg, "0x1fb0":imm
Line 9515: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 9517: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s3":reg
Line 9519: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 9521: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 9523: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 9525: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[0:1]":reg, "1":imm
Line 9527: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 9529: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s8":reg
Line 9531: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 9534: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 9537: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 9539: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s9":reg
Line 9540: [Instruction] s_mov_b32 "s11":reg, "0x20000":imm
Line 9542: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 9545: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 9548: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 9551: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 9554: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 9557: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 9560: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 9563: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 9566: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 9569: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 9572: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 9575: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 9578: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 9581: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 9584: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 9587: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 9590: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 9593: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 9596: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 9599: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 9602: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 9605: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 9608: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 9611: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 9614: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 9617: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 9620: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 9622: [Instruction] s_barrier
Line 9624: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 9627: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 9630: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 9633: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 9636: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 9639: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 9642: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 9645: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 9648: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 9651: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 9653: [Instruction] s_add_i32 "s1":reg, "s19":reg, "0x1000":imm
Line 9655: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 9658: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 9661: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 9663: [Instruction] v_add_u32_e32 "v2":reg, "s1":reg, "v11":reg
Line 9665: [Instruction] ds_read_b128 "a[112:115]":reg, "v2":reg
Line 9668: [Instruction] ds_read_b128 "a[116:119]":reg, "v2 offset:1024":expr
Line 9671: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 9674: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 9676: [Instruction] s_barrier
Line 9678: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 9681: [Instruction] ds_read_b128 "a[120:123]":reg, "v2 offset:2048":expr
Line 9684: [Instruction] ds_read_b128 "a[124:127]":reg, "v2 offset:3072":expr
Line 9687: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 9690: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 9693: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 9696: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 9699: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 9702: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 9705: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 9708: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 9711: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 9714: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 9717: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 9720: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 9723: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 9726: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 9729: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 9732: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 9735: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 9738: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 9741: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 9744: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 9747: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 9750: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 9753: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 9756: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 9759: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 9762: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 9765: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 9768: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 9771: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 9774: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 9777: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 9780: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 9783: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 9786: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 9789: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 9792: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 9795: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 9798: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 9801: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 9804: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 9807: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 9809: [Instruction] s_add_i32 "s8":reg, "s17":reg, "0x1000":imm
Line 9811: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 9814: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 9817: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 9820: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 9823: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 9826: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 9829: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 9832: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 9834: [Instruction] v_add_u32_e32 "v2":reg, "s8":reg, "v11":reg
Line 9836: [Instruction] ds_read_b128 "v[78:81]":reg, "v2":reg
Line 9839: [Instruction] ds_read_b128 "v[82:85]":reg, "v2 offset:1024":expr
Line 9842: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 9845: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9848: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9851: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9854: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9857: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 9860: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 9863: [Instruction] ds_read_b128 "v[86:89]":reg, "v2 offset:2048":expr
Line 9866: [Instruction] ds_read_b128 "v[90:93]":reg, "v2 offset:3072":expr
Line 9869: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 9872: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 9875: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 9878: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 9881: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 9884: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 9887: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 9889: [Instruction] v_add_u32_e32 "v2":reg, "s8":reg, "v12":reg
Line 9891: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v2":reg
Line 9894: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v2 offset:256":expr
Line 9897: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v2 offset:1024":expr
Line 9900: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v2 offset:1280":expr
Line 9903: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 9906: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9909: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9912: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9915: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9918: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 9921: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 9924: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v2 offset:2048":expr
Line 9927: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v2 offset:2304":expr
Line 9930: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v2 offset:3072":expr
Line 9933: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v2 offset:3328":expr
Line 9936: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 9939: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 9942: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 9945: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 9948: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 9951: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 9954: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 9957: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 9960: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 9963: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 9966: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 9969: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 9972: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 9975: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 9978: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 9981: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 9984: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 9986: [Instruction] v_add_u32_e32 "v2":reg, "s1":reg, "v12":reg
Line 9988: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v2":reg
Line 9991: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v2 offset:256":expr
Line 9994: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 9997: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 10000: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 10003: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 10006: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 10009: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 10012: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v2 offset:1024":expr
Line 10015: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v2 offset:1280":expr
Line 10018: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 10021: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 10024: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 10027: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 10030: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 10033: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 10036: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10039: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10042: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10045: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10048: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 10051: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 10054: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 10057: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 10060: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 10063: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 10066: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 10069: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 10072: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 10075: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 10078: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 10081: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 10084: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v2 offset:2048":expr
Line 10087: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v2 offset:2304":expr
Line 10090: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 10093: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 10096: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 10099: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 10102: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 10105: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 10108: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v2 offset:3072":expr
Line 10111: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v2 offset:3328":expr
Line 10114: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 10117: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 10120: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 10123: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 10126: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 10129: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 10132: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 10135: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 10138: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 10141: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 10144: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 10147: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 10150: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 10153: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 10156: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 10159: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 10162: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 10165: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 10168: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10171: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10174: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10177: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10180: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10183: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10186: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10189: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10192: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 10195: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 10198: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 10201: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 10204: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 10207: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 10210: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 10213: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 10216: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 10219: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 10222: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 10225: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 10228: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 10231: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 10234: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 10237: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 10240: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 10243: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 10246: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10249: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10252: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10255: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10258: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 10261: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 10264: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 10267: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 10269: [Instruction] s_add_i32 "s1":reg, "s22":reg, "0x80":imm
Line 10271: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 10274: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 10277: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10280: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10283: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10286: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10289: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 10292: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 10295: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 10298: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 10301: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 10304: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 10307: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 10310: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 10313: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 10316: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 10319: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 10322: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 10325: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 10327: [Instruction] v_add_u32_e32 "v2":reg, "s1":reg, "v13":reg
Line 10329: [Instruction] ds_read_b32 "v126":reg, "v2":reg
Line 10332: [Instruction] s_add_i32 "s1":reg, "s23":reg, "0x80":imm
Line 10333: [Instruction] v_add_u32_e32 "v2":reg, "s1":reg, "v13":reg
Line 10335: [Instruction] ds_read_b32 "v127":reg, "v2":reg
Line 10339: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 10342: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 10345: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 10348: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 10351: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 10354: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 10357: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 10360: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 10363: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 10366: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 10369: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 10372: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 10375: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 10378: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 10381: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 10384: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 10387: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 10390: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 10393: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 10395: [Instruction] s_barrier
Line 10397: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 10400: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 10403: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 10406: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 10409: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 10411: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s13":reg
Line 10413: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 10415: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 10417: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 10419: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[0:1]":reg, "1":imm
Line 10421: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 10423: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s8":reg
Line 10425: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 10428: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 10431: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 10433: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s9":reg
Line 10435: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 10438: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 10441: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 10444: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 10447: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 10450: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 10453: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 10456: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 10459: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 10462: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 10465: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 10468: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 10471: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 10474: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 10477: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 10480: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 10483: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 10486: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 10489: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 10492: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 10495: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 10498: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 10501: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 10504: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 10507: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 10510: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 10513: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 10515: [Instruction] s_barrier
Line 10517: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 10520: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 10523: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 10526: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 10529: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 10532: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 10535: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 10538: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 10541: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 10544: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 10546: [Instruction] s_add_i32 "s1":reg, "s19":reg, "0x2000":imm
Line 10548: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 10551: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 10554: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 10556: [Instruction] v_add_u32_e32 "v2":reg, "s1":reg, "v11":reg
Line 10558: [Instruction] ds_read_b128 "a[112:115]":reg, "v2":reg
Line 10561: [Instruction] ds_read_b128 "a[116:119]":reg, "v2 offset:1024":expr
Line 10564: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 10567: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 10569: [Instruction] s_barrier
Line 10571: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 10574: [Instruction] ds_read_b128 "a[120:123]":reg, "v2 offset:2048":expr
Line 10577: [Instruction] ds_read_b128 "a[124:127]":reg, "v2 offset:3072":expr
Line 10580: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 10583: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 10586: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 10589: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 10592: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 10595: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 10598: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 10601: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 10604: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 10607: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 10610: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 10613: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 10616: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 10619: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 10622: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 10625: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 10628: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 10631: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 10634: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 10637: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 10640: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 10643: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 10646: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 10649: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 10652: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 10655: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 10658: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 10661: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 10664: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 10667: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 10670: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 10673: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 10676: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 10679: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 10682: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 10685: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 10688: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 10691: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 10694: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 10697: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 10700: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 10702: [Instruction] s_add_i32 "s8":reg, "s17":reg, "0x2000":imm
Line 10704: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 10707: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 10710: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 10713: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 10716: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 10719: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 10722: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 10725: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 10727: [Instruction] v_add_u32_e32 "v2":reg, "s8":reg, "v11":reg
Line 10729: [Instruction] ds_read_b128 "v[78:81]":reg, "v2":reg
Line 10732: [Instruction] ds_read_b128 "v[82:85]":reg, "v2 offset:1024":expr
Line 10735: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 10738: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10741: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10744: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10747: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10750: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 10753: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 10756: [Instruction] ds_read_b128 "v[86:89]":reg, "v2 offset:2048":expr
Line 10759: [Instruction] ds_read_b128 "v[90:93]":reg, "v2 offset:3072":expr
Line 10762: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 10765: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 10768: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 10771: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 10774: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 10777: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 10780: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 10782: [Instruction] v_add_u32_e32 "v2":reg, "s8":reg, "v12":reg
Line 10784: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v2":reg
Line 10787: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v2 offset:256":expr
Line 10790: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v2 offset:1024":expr
Line 10793: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v2 offset:1280":expr
Line 10796: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 10799: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10802: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10805: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10808: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10811: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 10814: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 10817: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v2 offset:2048":expr
Line 10820: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v2 offset:2304":expr
Line 10823: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v2 offset:3072":expr
Line 10826: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v2 offset:3328":expr
Line 10829: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 10832: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 10835: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 10838: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 10841: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 10844: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 10847: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 10850: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10853: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10856: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10859: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10862: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 10865: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 10868: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 10871: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 10874: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 10877: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 10879: [Instruction] v_add_u32_e32 "v2":reg, "s1":reg, "v12":reg
Line 10881: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v2":reg
Line 10884: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v2 offset:256":expr
Line 10887: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 10890: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 10893: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 10896: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 10899: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 10902: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 10905: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v2 offset:1024":expr
Line 10908: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v2 offset:1280":expr
Line 10911: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 10914: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 10917: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 10920: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 10923: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 10926: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 10929: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 10932: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 10935: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 10938: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 10941: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 10944: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 10947: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 10950: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 10953: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 10956: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 10959: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 10962: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 10965: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 10968: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 10971: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 10974: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 10977: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v2 offset:2048":expr
Line 10980: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v2 offset:2304":expr
Line 10983: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 10986: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 10989: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 10992: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 10995: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 10998: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 11001: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v2 offset:3072":expr
Line 11004: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v2 offset:3328":expr
Line 11007: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 11010: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 11013: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 11016: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 11019: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 11022: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 11025: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 11028: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 11031: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 11034: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 11037: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 11040: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 11043: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 11046: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 11049: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 11052: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 11055: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 11058: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 11061: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11064: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11067: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11070: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11073: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11076: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11079: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11082: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11085: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 11088: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 11091: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 11094: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 11097: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 11100: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 11103: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 11106: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 11109: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 11112: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 11115: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 11118: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 11121: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 11124: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 11127: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 11130: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 11133: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 11136: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 11139: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11142: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11145: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11148: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11151: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 11154: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 11157: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 11160: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 11162: [Instruction] s_addk_i32 "s22":reg, "0xc0":imm
Line 11164: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 11167: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 11170: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11173: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11176: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11179: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11182: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 11185: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 11188: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 11191: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 11194: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 11197: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 11200: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 11203: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 11206: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 11209: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 11212: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 11215: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 11218: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 11220: [Instruction] v_add_u32_e32 "v2":reg, "s22":reg, "v13":reg
Line 11222: [Instruction] ds_read_b32 "v126":reg, "v2":reg
Line 11225: [Instruction] s_addk_i32 "s23":reg, "0xc0":imm
Line 11226: [Instruction] v_add_u32_e32 "v2":reg, "s23":reg, "v13":reg
Line 11228: [Instruction] ds_read_b32 "v127":reg, "v2":reg
Line 11232: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 11235: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 11238: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 11241: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 11244: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 11247: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 11250: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 11253: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 11256: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 11259: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 11262: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 11265: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 11268: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 11271: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 11274: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 11277: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 11280: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 11283: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 11286: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 11288: [Instruction] s_barrier
Line 11290: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 11293: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 11296: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 11299: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 11302: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 11304: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s13":reg
Line 11306: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 11308: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 11310: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 11312: [Instruction] s_lshl_b64 "s[8:9]":reg, "s[0:1]":reg, "1":imm
Line 11314: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 11316: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s8":reg
Line 11318: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 11321: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 11324: [Instruction] v_mul_f32_e32 "v126":reg, "0x3fb8aa3b":imm, "v126":reg
Line 11326: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s9":reg
Line 11328: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 11331: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 11334: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 11337: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 11340: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 11343: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 11346: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 11349: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 11352: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 11355: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 11358: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 11361: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 11364: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 11367: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 11370: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 11373: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 11376: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 11379: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 11382: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 11385: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 11388: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 11391: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 11394: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 11397: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 11400: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 11403: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 11406: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 11408: [Instruction] s_barrier
Line 11410: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 11413: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 11416: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 11419: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 11422: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 11425: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 11428: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 11431: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 11434: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 11437: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 11439: [Instruction] s_addk_i32 "s19":reg, "0x3000":imm
Line 11441: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 11444: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 11447: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 11449: [Instruction] v_add_u32_e32 "v2":reg, "s19":reg, "v11":reg
Line 11451: [Instruction] ds_read_b128 "a[112:115]":reg, "v2":reg
Line 11454: [Instruction] ds_read_b128 "a[116:119]":reg, "v2 offset:1024":expr
Line 11457: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 11460: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 11462: [Instruction] s_barrier
Line 11464: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 11467: [Instruction] ds_read_b128 "a[120:123]":reg, "v2 offset:2048":expr
Line 11470: [Instruction] ds_read_b128 "a[124:127]":reg, "v2 offset:3072":expr
Line 11473: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 11476: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 11479: [Instruction] ds_read_b128 "a[0:3]":reg, "v10":reg
Line 11482: [Instruction] ds_read_b128 "a[4:7]":reg, "v10 offset:1024":expr
Line 11485: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 11488: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 11491: [Instruction] ds_read_b128 "a[8:11]":reg, "v10 offset:2048":expr
Line 11494: [Instruction] ds_read_b128 "a[12:15]":reg, "v10 offset:3072":expr
Line 11497: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 11500: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 11503: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 11506: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 11509: [Instruction] ds_read_b128 "a[16:19]":reg, "v10 offset:4096":expr
Line 11512: [Instruction] ds_read_b128 "a[20:23]":reg, "v10 offset:5120":expr
Line 11515: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 11518: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 11521: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 11524: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 11527: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 11530: [Instruction] ds_read_b128 "a[24:27]":reg, "v10 offset:6144":expr
Line 11533: [Instruction] ds_read_b128 "a[28:31]":reg, "v10 offset:7168":expr
Line 11536: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 11539: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 11542: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[112:115]":reg, "a[0:3]":reg, "0":imm
Line 11545: [Instruction] ds_read_b128 "a[32:35]":reg, "v10 offset:8192":expr
Line 11548: [Instruction] ds_read_b128 "a[36:39]":reg, "v10 offset:9216":expr
Line 11551: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[116:119]":reg, "a[4:7]":reg, "v[46:49]":reg
Line 11554: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[120:123]":reg, "a[8:11]":reg, "v[46:49]":reg
Line 11557: [Instruction] ds_read_b128 "a[40:43]":reg, "v10 offset:10240":expr
Line 11560: [Instruction] ds_read_b128 "a[44:47]":reg, "v10 offset:11264":expr
Line 11563: [Instruction] v_mfma_f32_16x16x32_bf16 "v[46:49]":reg, "a[124:127]":reg, "a[12:15]":reg, "v[46:49]":reg
Line 11566: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 11569: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 11572: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[112:115]":reg, "a[16:19]":reg, "0":imm
Line 11575: [Instruction] ds_read_b128 "v[62:65]":reg, "v10 offset:12288":expr
Line 11578: [Instruction] ds_read_b128 "v[66:69]":reg, "v10 offset:13312":expr
Line 11581: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[116:119]":reg, "a[20:23]":reg, "v[50:53]":reg
Line 11584: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 11587: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 11590: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[120:123]":reg, "a[24:27]":reg, "v[50:53]":reg
Line 11593: [Instruction] ds_read_b128 "v[70:73]":reg, "v10 offset:14336":expr
Line 11595: [Instruction] s_addk_i32 "s17":reg, "0x3000":imm
Line 11597: [Instruction] ds_read_b128 "v[74:77]":reg, "v10 offset:15360":expr
Line 11600: [Instruction] v_mfma_f32_16x16x32_bf16 "v[50:53]":reg, "a[124:127]":reg, "a[28:31]":reg, "v[50:53]":reg
Line 11603: [Instruction] v_mul_f32_e32 "v46":reg, "0x3e0293ee":imm, "v46":reg
Line 11606: [Instruction] v_mul_f32_e32 "v47":reg, "0x3e0293ee":imm, "v47":reg
Line 11609: [Instruction] v_mul_f32_e32 "v48":reg, "0x3e0293ee":imm, "v48":reg
Line 11612: [Instruction] v_mul_f32_e32 "v49":reg, "0x3e0293ee":imm, "v49":reg
Line 11615: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 11618: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[112:115]":reg, "a[32:35]":reg, "0":imm
Line 11620: [Instruction] v_add_u32_e32 "v2":reg, "s17":reg, "v11":reg
Line 11622: [Instruction] ds_read_b128 "v[78:81]":reg, "v2":reg
Line 11625: [Instruction] ds_read_b128 "v[82:85]":reg, "v2 offset:1024":expr
Line 11628: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[116:119]":reg, "a[36:39]":reg, "v[54:57]":reg
Line 11631: [Instruction] v_subrev_f32_dpp "v46":reg, "v126":reg, "v46 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11634: [Instruction] v_subrev_f32_dpp "v47":reg, "v126":reg, "v47 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11637: [Instruction] v_subrev_f32_dpp "v48":reg, "v126":reg, "v48 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11640: [Instruction] v_subrev_f32_dpp "v49":reg, "v126":reg, "v49 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11643: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 11646: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[120:123]":reg, "a[40:43]":reg, "v[54:57]":reg
Line 11649: [Instruction] ds_read_b128 "v[86:89]":reg, "v2 offset:2048":expr
Line 11652: [Instruction] ds_read_b128 "v[90:93]":reg, "v2 offset:3072":expr
Line 11655: [Instruction] v_mfma_f32_16x16x32_bf16 "v[54:57]":reg, "a[124:127]":reg, "a[44:47]":reg, "v[54:57]":reg
Line 11658: [Instruction] v_mul_f32_e32 "v50":reg, "0x3e0293ee":imm, "v50":reg
Line 11661: [Instruction] v_mul_f32_e32 "v51":reg, "0x3e0293ee":imm, "v51":reg
Line 11664: [Instruction] v_mul_f32_e32 "v52":reg, "0x3e0293ee":imm, "v52":reg
Line 11667: [Instruction] v_mul_f32_e32 "v53":reg, "0x3e0293ee":imm, "v53":reg
Line 11670: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 11673: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[112:115]":reg, "v[62:65]":reg, "0":imm
Line 11675: [Instruction] v_add_u32_e32 "v2":reg, "s17":reg, "v12":reg
Line 11677: [Instruction] ds_read_b64_tr_b16 "v[94:95]":reg, "v2":reg
Line 11680: [Instruction] ds_read_b64_tr_b16 "v[96:97]":reg, "v2 offset:256":expr
Line 11683: [Instruction] ds_read_b64_tr_b16 "v[98:99]":reg, "v2 offset:1024":expr
Line 11686: [Instruction] ds_read_b64_tr_b16 "v[100:101]":reg, "v2 offset:1280":expr
Line 11689: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[116:119]":reg, "v[66:69]":reg, "v[58:61]":reg
Line 11692: [Instruction] v_subrev_f32_dpp "v50":reg, "v126":reg, "v50 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11695: [Instruction] v_subrev_f32_dpp "v51":reg, "v126":reg, "v51 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11698: [Instruction] v_subrev_f32_dpp "v52":reg, "v126":reg, "v52 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11701: [Instruction] v_subrev_f32_dpp "v53":reg, "v126":reg, "v53 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11704: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 11707: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[120:123]":reg, "v[70:73]":reg, "v[58:61]":reg
Line 11710: [Instruction] ds_read_b64_tr_b16 "v[102:103]":reg, "v2 offset:2048":expr
Line 11713: [Instruction] ds_read_b64_tr_b16 "v[104:105]":reg, "v2 offset:2304":expr
Line 11716: [Instruction] ds_read_b64_tr_b16 "v[106:107]":reg, "v2 offset:3072":expr
Line 11719: [Instruction] ds_read_b64_tr_b16 "v[108:109]":reg, "v2 offset:3328":expr
Line 11722: [Instruction] v_mfma_f32_16x16x32_bf16 "v[58:61]":reg, "a[124:127]":reg, "v[74:77]":reg, "v[58:61]":reg
Line 11725: [Instruction] v_mul_f32_e32 "v54":reg, "0x3e0293ee":imm, "v54":reg
Line 11728: [Instruction] v_mul_f32_e32 "v55":reg, "0x3e0293ee":imm, "v55":reg
Line 11731: [Instruction] v_mul_f32_e32 "v56":reg, "0x3e0293ee":imm, "v56":reg
Line 11734: [Instruction] v_mul_f32_e32 "v57":reg, "0x3e0293ee":imm, "v57":reg
Line 11737: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 11740: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[78:81]":reg, "a[48:51]":reg, "0":imm
Line 11743: [Instruction] v_subrev_f32_dpp "v54":reg, "v126":reg, "v54 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11746: [Instruction] v_subrev_f32_dpp "v55":reg, "v126":reg, "v55 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11749: [Instruction] v_subrev_f32_dpp "v56":reg, "v126":reg, "v56 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11752: [Instruction] v_subrev_f32_dpp "v57":reg, "v126":reg, "v57 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11755: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[82:85]":reg, "a[52:55]":reg, "v[62:65]":reg
Line 11758: [Instruction] v_exp_f32_e32 "v46":reg, "v46":reg
Line 11761: [Instruction] v_exp_f32_e32 "v47":reg, "v47":reg
Line 11764: [Instruction] v_exp_f32_e32 "v48":reg, "v48":reg
Line 11767: [Instruction] v_exp_f32_e32 "v49":reg, "v49":reg
Line 11770: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[86:89]":reg, "a[56:59]":reg, "v[62:65]":reg
Line 11772: [Instruction] v_add_u32_e32 "v2":reg, "s19":reg, "v12":reg
Line 11774: [Instruction] ds_read_b64_tr_b16 "a[112:113]":reg, "v2":reg
Line 11777: [Instruction] ds_read_b64_tr_b16 "a[114:115]":reg, "v2 offset:256":expr
Line 11780: [Instruction] v_mfma_f32_16x16x32_bf16 "v[62:65]":reg, "v[90:93]":reg, "a[60:63]":reg, "v[62:65]":reg
Line 11783: [Instruction] v_exp_f32_e32 "v50":reg, "v50":reg
Line 11786: [Instruction] v_exp_f32_e32 "v51":reg, "v51":reg
Line 11789: [Instruction] v_exp_f32_e32 "v52":reg, "v52":reg
Line 11792: [Instruction] v_exp_f32_e32 "v53":reg, "v53":reg
Line 11795: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[78:81]":reg, "a[64:67]":reg, "0":imm
Line 11798: [Instruction] ds_read_b64_tr_b16 "a[116:117]":reg, "v2 offset:1024":expr
Line 11801: [Instruction] ds_read_b64_tr_b16 "a[118:119]":reg, "v2 offset:1280":expr
Line 11804: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[82:85]":reg, "a[68:71]":reg, "v[66:69]":reg
Line 11807: [Instruction] v_mul_f32_e32 "v58":reg, "0x3e0293ee":imm, "v58":reg
Line 11810: [Instruction] v_mul_f32_e32 "v59":reg, "0x3e0293ee":imm, "v59":reg
Line 11813: [Instruction] v_mul_f32_e32 "v60":reg, "0x3e0293ee":imm, "v60":reg
Line 11816: [Instruction] v_mul_f32_e32 "v61":reg, "0x3e0293ee":imm, "v61":reg
Line 11819: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[86:89]":reg, "a[72:75]":reg, "v[66:69]":reg
Line 11822: [Instruction] v_subrev_f32_dpp "v58":reg, "v126":reg, "v58 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11825: [Instruction] v_subrev_f32_dpp "v59":reg, "v126":reg, "v59 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11828: [Instruction] v_subrev_f32_dpp "v60":reg, "v126":reg, "v60 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11831: [Instruction] v_subrev_f32_dpp "v61":reg, "v126":reg, "v61 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11834: [Instruction] v_mfma_f32_16x16x32_bf16 "v[66:69]":reg, "v[90:93]":reg, "a[76:79]":reg, "v[66:69]":reg
Line 11837: [Instruction] v_cvt_pk_bf16_f32 "v118":reg, "v46":reg, "v47":reg
Line 11840: [Instruction] v_cvt_pk_bf16_f32 "v119":reg, "v48":reg, "v49":reg
Line 11843: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[78:81]":reg, "a[80:83]":reg, "0":imm
Line 11846: [Instruction] v_exp_f32_e32 "v54":reg, "v54":reg
Line 11849: [Instruction] v_exp_f32_e32 "v55":reg, "v55":reg
Line 11852: [Instruction] v_exp_f32_e32 "v56":reg, "v56":reg
Line 11855: [Instruction] v_exp_f32_e32 "v57":reg, "v57":reg
Line 11858: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[82:85]":reg, "a[84:87]":reg, "v[70:73]":reg
Line 11861: [Instruction] v_cvt_pk_bf16_f32 "v120":reg, "v50":reg, "v51":reg
Line 11864: [Instruction] v_cvt_pk_bf16_f32 "v121":reg, "v52":reg, "v53":reg
Line 11867: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[86:89]":reg, "a[88:91]":reg, "v[70:73]":reg
Line 11870: [Instruction] ds_read_b64_tr_b16 "a[120:121]":reg, "v2 offset:2048":expr
Line 11873: [Instruction] ds_read_b64_tr_b16 "a[122:123]":reg, "v2 offset:2304":expr
Line 11876: [Instruction] v_mfma_f32_16x16x32_bf16 "v[70:73]":reg, "v[90:93]":reg, "a[92:95]":reg, "v[70:73]":reg
Line 11879: [Instruction] v_exp_f32_e32 "v58":reg, "v58":reg
Line 11882: [Instruction] v_exp_f32_e32 "v59":reg, "v59":reg
Line 11885: [Instruction] v_exp_f32_e32 "v60":reg, "v60":reg
Line 11888: [Instruction] v_exp_f32_e32 "v61":reg, "v61":reg
Line 11891: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[78:81]":reg, "a[96:99]":reg, "0":imm
Line 11894: [Instruction] ds_read_b64_tr_b16 "a[124:125]":reg, "v2 offset:3072":expr
Line 11897: [Instruction] ds_read_b64_tr_b16 "a[126:127]":reg, "v2 offset:3328":expr
Line 11900: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[82:85]":reg, "a[100:103]":reg, "v[74:77]":reg
Line 11903: [Instruction] v_cvt_pk_bf16_f32 "v122":reg, "v54":reg, "v55":reg
Line 11906: [Instruction] v_cvt_pk_bf16_f32 "v123":reg, "v56":reg, "v57":reg
Line 11909: [Instruction] v_cvt_pk_bf16_f32 "v124":reg, "v58":reg, "v59":reg
Line 11912: [Instruction] v_cvt_pk_bf16_f32 "v125":reg, "v60":reg, "v61":reg
Line 11915: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[86:89]":reg, "a[104:107]":reg, "v[74:77]":reg
Line 11918: [Instruction] v_permlane16_swap_b32_e32 "v118":reg, "v120":reg
Line 11921: [Instruction] v_permlane16_swap_b32_e32 "v119":reg, "v121":reg
Line 11924: [Instruction] v_permlane16_swap_b32_e32 "v122":reg, "v124":reg
Line 11927: [Instruction] v_permlane16_swap_b32_e32 "v123":reg, "v125":reg
Line 11930: [Instruction] v_mfma_f32_16x16x32_bf16 "v[74:77]":reg, "v[90:93]":reg, "a[108:111]":reg, "v[74:77]":reg
Line 11933: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 11936: [Instruction] v_mfma_f32_32x32x16_bf16 "v[128:143]":reg, "v[94:97]":reg, "v[118:121]":reg, "v[128:143]":reg
Line 11939: [Instruction] ds_read_b64_tr_b16 "a[0:1]":reg, "v1":reg
Line 11942: [Instruction] ds_read_b64_tr_b16 "a[2:3]":reg, "v1 offset:4096":expr
Line 11945: [Instruction] ds_read_b64_tr_b16 "a[4:5]":reg, "v1 offset:512":expr
Line 11948: [Instruction] ds_read_b64_tr_b16 "a[6:7]":reg, "v1 offset:4608":expr
Line 11951: [Instruction] v_mfma_f32_32x32x16_bf16 "v[144:159]":reg, "v[94:97]":reg, "v[122:125]":reg, "v[144:159]":reg
Line 11954: [Instruction] v_subrev_f32_dpp "v62":reg, "v127":reg, "v62 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11957: [Instruction] v_subrev_f32_dpp "v63":reg, "v127":reg, "v63 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11960: [Instruction] v_subrev_f32_dpp "v64":reg, "v127":reg, "v64 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11963: [Instruction] v_subrev_f32_dpp "v65":reg, "v127":reg, "v65 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11966: [Instruction] v_subrev_f32_dpp "v66":reg, "v127":reg, "v66 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 11969: [Instruction] v_subrev_f32_dpp "v67":reg, "v127":reg, "v67 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 11972: [Instruction] v_subrev_f32_dpp "v68":reg, "v127":reg, "v68 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 11975: [Instruction] v_subrev_f32_dpp "v69":reg, "v127":reg, "v69 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 11978: [Instruction] v_mfma_f32_32x32x16_bf16 "v[160:175]":reg, "v[98:101]":reg, "v[118:121]":reg, "v[160:175]":reg
Line 11981: [Instruction] ds_read_b64_tr_b16 "a[8:9]":reg, "v1 offset:8192":expr
Line 11984: [Instruction] ds_read_b64_tr_b16 "a[10:11]":reg, "v1 offset:12288":expr
Line 11987: [Instruction] ds_read_b64_tr_b16 "a[12:13]":reg, "v1 offset:8704":expr
Line 11990: [Instruction] ds_read_b64_tr_b16 "a[14:15]":reg, "v1 offset:12800":expr
Line 11993: [Instruction] v_mfma_f32_32x32x16_bf16 "v[176:191]":reg, "v[98:101]":reg, "v[122:125]":reg, "v[176:191]":reg
Line 11996: [Instruction] v_mul_f32_e32 "v62":reg, "v46":reg, "v62":reg
Line 11999: [Instruction] v_mul_f32_e32 "v63":reg, "v47":reg, "v63":reg
Line 12002: [Instruction] v_mul_f32_e32 "v64":reg, "v48":reg, "v64":reg
Line 12005: [Instruction] v_mul_f32_e32 "v65":reg, "v49":reg, "v65":reg
Line 12008: [Instruction] v_mul_f32_e32 "v66":reg, "v50":reg, "v66":reg
Line 12011: [Instruction] v_mul_f32_e32 "v67":reg, "v51":reg, "v67":reg
Line 12014: [Instruction] v_mul_f32_e32 "v68":reg, "v52":reg, "v68":reg
Line 12017: [Instruction] v_mul_f32_e32 "v69":reg, "v53":reg, "v69":reg
Line 12020: [Instruction] v_cvt_pk_bf16_f32 "v62":reg, "v62":reg, "v63":reg
Line 12023: [Instruction] v_cvt_pk_bf16_f32 "v63":reg, "v64":reg, "v65":reg
Line 12026: [Instruction] v_cvt_pk_bf16_f32 "v64":reg, "v66":reg, "v67":reg
Line 12029: [Instruction] v_cvt_pk_bf16_f32 "v65":reg, "v68":reg, "v69":reg
Line 12032: [Instruction] v_subrev_f32_dpp "v70":reg, "v127":reg, "v70 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 12035: [Instruction] v_subrev_f32_dpp "v71":reg, "v127":reg, "v71 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 12038: [Instruction] v_subrev_f32_dpp "v72":reg, "v127":reg, "v72 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 12041: [Instruction] v_subrev_f32_dpp "v73":reg, "v127":reg, "v73 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 12044: [Instruction] v_mfma_f32_32x32x16_bf16 "v[192:207]":reg, "v[102:105]":reg, "v[118:121]":reg, "v[192:207]":reg
Line 12047: [Instruction] ds_read_b64_tr_b16 "a[16:17]":reg, "v1 offset:16384":expr
Line 12050: [Instruction] ds_read_b64_tr_b16 "a[18:19]":reg, "v1 offset:20480":expr
Line 12053: [Instruction] ds_write_b64 "v9":reg, "v[62:63]":reg
Line 12056: [Instruction] ds_write_b64 "v9":reg, "v[64:65] offset:512":reg
Line 12059: [Instruction] v_mfma_f32_32x32x16_bf16 "v[208:223]":reg, "v[102:105]":reg, "v[122:125]":reg, "v[208:223]":reg
Line 12062: [Instruction] v_subrev_f32_dpp "v74":reg, "v127":reg, "v74 quad_perm:[0":expr, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr
Line 12065: [Instruction] v_subrev_f32_dpp "v75":reg, "v127":reg, "v75 quad_perm:[1":expr, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr
Line 12068: [Instruction] v_subrev_f32_dpp "v76":reg, "v127":reg, "v76 quad_perm:[2":expr, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr
Line 12071: [Instruction] v_subrev_f32_dpp "v77":reg, "v127":reg, "v77 quad_perm:[3":expr, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr
Line 12074: [Instruction] v_mul_f32_e32 "v70":reg, "v54":reg, "v70":reg
Line 12077: [Instruction] v_mul_f32_e32 "v71":reg, "v55":reg, "v71":reg
Line 12080: [Instruction] v_mul_f32_e32 "v72":reg, "v56":reg, "v72":reg
Line 12083: [Instruction] v_mul_f32_e32 "v73":reg, "v57":reg, "v73":reg
Line 12086: [Instruction] v_mul_f32_e32 "v74":reg, "v58":reg, "v74":reg
Line 12089: [Instruction] v_mul_f32_e32 "v75":reg, "v59":reg, "v75":reg
Line 12092: [Instruction] v_mul_f32_e32 "v76":reg, "v60":reg, "v76":reg
Line 12095: [Instruction] v_mul_f32_e32 "v77":reg, "v61":reg, "v77":reg
Line 12098: [Instruction] v_cvt_pk_bf16_f32 "v66":reg, "v70":reg, "v71":reg
Line 12101: [Instruction] v_cvt_pk_bf16_f32 "v67":reg, "v72":reg, "v73":reg
Line 12104: [Instruction] v_cvt_pk_bf16_f32 "v68":reg, "v74":reg, "v75":reg
Line 12107: [Instruction] v_cvt_pk_bf16_f32 "v69":reg, "v76":reg, "v77":reg
Line 12110: [Instruction] v_mfma_f32_32x32x16_bf16 "v[224:239]":reg, "v[106:109]":reg, "v[118:121]":reg, "v[224:239]":reg
Line 12113: [Instruction] ds_write_b64 "v9":reg, "v[66:67] offset:1024":reg
Line 12116: [Instruction] ds_write_b64 "v9":reg, "v[68:69] offset:1536":reg
Line 12119: [Instruction] v_mfma_f32_32x32x16_bf16 "v[240:255]":reg, "v[106:109]":reg, "v[122:125]":reg, "v[240:255]":reg
Line 12122: [Instruction] v_permlane16_swap_b32_e32 "v62":reg, "v64":reg
Line 12125: [Instruction] v_permlane16_swap_b32_e32 "v63":reg, "v65":reg
Line 12128: [Instruction] v_permlane16_swap_b32_e32 "v66":reg, "v68":reg
Line 12131: [Instruction] v_permlane16_swap_b32_e32 "v67":reg, "v69":reg
Line 12134: [Instruction] s_waitcnt "lgkmcnt(12)":expr
Line 12137: [Instruction] v_mfma_f32_32x32x16_bf16 "a[128:143]":reg, "a[112:115]":reg, "v[62:65]":reg, "a[128:143]":reg
Line 12140: [Instruction] ds_read_b64_tr_b16 "a[20:21]":reg, "v1 offset:16896":expr
Line 12143: [Instruction] ds_read_b64_tr_b16 "a[22:23]":reg, "v1 offset:20992":expr
Line 12146: [Instruction] ds_read_b64_tr_b16 "a[24:25]":reg, "v1 offset:24576":expr
Line 12149: [Instruction] ds_read_b64_tr_b16 "a[26:27]":reg, "v1 offset:28672":expr
Line 12152: [Instruction] ds_read_b64_tr_b16 "a[28:29]":reg, "v1 offset:25088":expr
Line 12155: [Instruction] ds_read_b64_tr_b16 "a[30:31]":reg, "v1 offset:29184":expr
Line 12158: [Instruction] ds_read_b64_tr_b16 "a[32:33]":reg, "v1 offset:32768":expr
Line 12161: [Instruction] ds_read_b64_tr_b16 "a[34:35]":reg, "v1 offset:36864":expr
Line 12164: [Instruction] v_mfma_f32_32x32x16_bf16 "a[144:159]":reg, "a[112:115]":reg, "v[66:69]":reg, "a[144:159]":reg
Line 12167: [Instruction] s_waitcnt "lgkmcnt(8)":expr
Line 12169: [Instruction] s_barrier
Line 12171: [Instruction] v_mfma_f32_32x32x16_bf16 "a[160:175]":reg, "a[116:119]":reg, "v[62:65]":reg, "a[160:175]":reg
Line 12174: [Instruction] ds_read_b64_tr_b16 "v[30:31]":reg, "v4":reg
Line 12177: [Instruction] ds_read_b64_tr_b16 "v[32:33]":reg, "v4 offset:512":expr
Line 12180: [Instruction] ds_read_b64_tr_b16 "v[34:35]":reg, "v4 offset:1024":expr
Line 12183: [Instruction] ds_read_b64_tr_b16 "v[36:37]":reg, "v4 offset:1536":expr
Line 12185: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s13":reg
Line 12187: [Instruction] ds_read_b64_tr_b16 "v[38:39]":reg, "v4 offset:2048":expr
Line 12189: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 12191: [Instruction] ds_read_b64_tr_b16 "v[40:41]":reg, "v4 offset:2560":expr
Line 12193: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 12195: [Instruction] ds_read_b64_tr_b16 "v[42:43]":reg, "v4 offset:3072":expr
Line 12197: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s0":reg
Line 12199: [Instruction] ds_read_b64_tr_b16 "v[44:45]":reg, "v4 offset:3584":expr
Line 12202: [Instruction] v_mfma_f32_32x32x16_bf16 "a[176:191]":reg, "a[116:119]":reg, "v[66:69]":reg, "a[176:191]":reg
Line 12204: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s1":reg
Line 12206: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 12209: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 12212: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 12215: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 12218: [Instruction] v_mfma_f32_32x32x16_bf16 "a[192:207]":reg, "a[120:123]":reg, "v[62:65]":reg, "a[192:207]":reg
Line 12221: [Instruction] ds_read_b64_tr_b16 "v[46:47]":reg, "v4 offset:4096":expr
Line 12224: [Instruction] ds_read_b64_tr_b16 "v[48:49]":reg, "v4 offset:4608":expr
Line 12227: [Instruction] ds_read_b64_tr_b16 "v[50:51]":reg, "v4 offset:5120":expr
Line 12230: [Instruction] ds_read_b64_tr_b16 "v[52:53]":reg, "v4 offset:5632":expr
Line 12233: [Instruction] ds_read_b64_tr_b16 "a[36:37]":reg, "v1 offset:33280":expr
Line 12236: [Instruction] ds_read_b64_tr_b16 "a[38:39]":reg, "v1 offset:37376":expr
Line 12239: [Instruction] ds_read_b64_tr_b16 "a[40:41]":reg, "v1 offset:40960":expr
Line 12242: [Instruction] ds_read_b64_tr_b16 "a[42:43]":reg, "v1 offset:45056":expr
Line 12245: [Instruction] v_mfma_f32_32x32x16_bf16 "a[208:223]":reg, "a[120:123]":reg, "v[66:69]":reg, "a[208:223]":reg
Line 12248: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 12251: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 12254: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 12257: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 12260: [Instruction] v_mfma_f32_32x32x16_bf16 "a[224:239]":reg, "a[124:127]":reg, "v[62:65]":reg, "a[224:239]":reg
Line 12263: [Instruction] ds_read_b64_tr_b16 "v[54:55]":reg, "v4 offset:6144":expr
Line 12266: [Instruction] ds_read_b64_tr_b16 "v[56:57]":reg, "v4 offset:6656":expr
Line 12269: [Instruction] ds_read_b64_tr_b16 "v[58:59]":reg, "v4 offset:7168":expr
Line 12272: [Instruction] ds_read_b64_tr_b16 "v[60:61]":reg, "v4 offset:7680":expr
Line 12275: [Instruction] ds_read_b64_tr_b16 "a[44:45]":reg, "v1 offset:41472":expr
Line 12277: [Instruction] s_mul_i32 "s0":reg, "s4":reg, "s16":reg
Line 12279: [Instruction] ds_read_b64_tr_b16 "a[46:47]":reg, "v1 offset:45568":expr
Line 12282: [Instruction] v_mfma_f32_32x32x16_bf16 "a[240:255]":reg, "a[124:127]":reg, "v[66:69]":reg, "a[240:255]":reg
Line 12285: [Instruction] s_waitcnt "lgkmcnt(6)":expr
Line 12287: [Instruction] s_barrier
Line 12289: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm
Line 12292: [Instruction] ds_read_b64_tr_b16 "v[62:63]":reg, "v1 offset:49152":expr
Line 12294: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s18":reg
Line 12296: [Instruction] ds_read_b64_tr_b16 "v[64:65]":reg, "v1 offset:53248":expr
Line 12298: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s2":reg
Line 12300: [Instruction] ds_read_b64_tr_b16 "v[66:67]":reg, "v1 offset:49664":expr
Line 12302: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s34":reg
Line 12304: [Instruction] ds_read_b64_tr_b16 "v[68:69]":reg, "v1 offset:53760":expr
Line 12307: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[110:113]":reg
Line 12310: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[110:113]":reg
Line 12313: [Instruction] ds_read_b64_tr_b16 "v[70:71]":reg, "v1 offset:57344":expr
Line 12315: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 12317: [Instruction] ds_read_b64_tr_b16 "v[72:73]":reg, "v1 offset:61440":expr
Line 12319: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 12320: [Instruction] s_mul_i32 "s8":reg, "s18":reg, "s34":reg
Line 12322: [Instruction] ds_read_b64_tr_b16 "v[74:75]":reg, "v1 offset:57856":expr
Line 12324: [Instruction] s_add_u32 "s16":reg, "s48":reg, "s0":reg
Line 12325: [Instruction] v_mul_lo_u32 "v4":reg, "s8":reg, "v3":reg
Line 12326: [Instruction] v_and_b32_e32 "v23":reg, "31":imm, "v0":reg
Line 12327: [Instruction] v_lshrrev_b32_e32 "v0":reg, "3":imm, "v0":reg
Line 12329: [Instruction] ds_read_b64_tr_b16 "v[76:77]":reg, "v1 offset:61952":expr
Line 12331: [Instruction] s_addc_u32 "s17":reg, "s49":reg, "s1":reg
Line 12332: [Instruction] v_and_b32_e32 "v2":reg, "4":imm, "v0":reg
Line 12333: [Instruction] v_mad_u64_u32 "v[0:1]":reg, "s[0:1]":reg, "v23":reg, "s8":reg, "v[4:5]":reg
Line 12334: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v2":reg, "1":imm
Line 12335: [Instruction] v_or_b32_e32 "v10":reg, "8":imm, "v2":reg
Line 12337: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[110:113]":reg
Line 12340: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[110:113]":reg
Line 12343: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[110:113]":reg
Line 12346: [Instruction] s_waitcnt "lgkmcnt(4)":expr
Line 12348: [Instruction] s_barrier
Line 12350: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[62:65]":reg, "v[54:57]":reg, "v[110:113]":reg
Line 12353: [Instruction] v_mfma_f32_16x16x32_bf16 "v[110:113]":reg, "v[70:73]":reg, "v[58:61]":reg, "v[110:113]":reg
Line 12356: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm
Line 12359: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[114:117]":reg
Line 12362: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[114:117]":reg
Line 12365: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[114:117]":reg
Line 12368: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[114:117]":reg
Line 12371: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[114:117]":reg
Line 12374: [Instruction] s_waitcnt "lgkmcnt(10)":expr
Line 12377: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[66:69]":reg, "v[54:57]":reg, "v[114:117]":reg
Line 12380: [Instruction] v_mfma_f32_16x16x32_bf16 "v[114:117]":reg, "v[74:77]":reg, "v[58:61]":reg, "v[114:117]":reg
Line 12383: [Instruction] s_waitcnt "lgkmcnt(2)":expr
Line 12385: [Instruction] s_mov_b32 "s18":reg, "-1":imm
Line 12386: [Instruction] s_mov_b32 "s19":reg, "s11":reg
Line 12388: [Instruction] v_cvt_pk_bf16_f32 "v128":reg, "v128":reg, "v129":reg
Line 12391: [Instruction] v_cvt_pk_bf16_f32 "v129":reg, "v130":reg, "v131":reg
Line 12394: [Instruction] v_cvt_pk_bf16_f32 "v130":reg, "v132":reg, "v133":reg
Line 12397: [Instruction] v_cvt_pk_bf16_f32 "v131":reg, "v134":reg, "v135":reg
Line 12400: [Instruction] v_cvt_pk_bf16_f32 "v132":reg, "v136":reg, "v137":reg
Line 12403: [Instruction] v_cvt_pk_bf16_f32 "v133":reg, "v138":reg, "v139":reg
Line 12406: [Instruction] v_cvt_pk_bf16_f32 "v134":reg, "v140":reg, "v141":reg
Line 12409: [Instruction] v_cvt_pk_bf16_f32 "v135":reg, "v142":reg, "v143":reg
Line 12412: [Instruction] buffer_store_dwordx2 "v[128:129]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12414: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v10":reg, "1":imm
Line 12415: [Instruction] v_or_b32_e32 "v11":reg, "16":imm, "v2":reg
Line 12417: [Instruction] buffer_store_dwordx2 "v[130:131]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12419: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v11":reg, "1":imm
Line 12420: [Instruction] v_or_b32_e32 "v12":reg, "24":imm, "v2":reg
Line 12422: [Instruction] buffer_store_dwordx2 "v[132:133]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12424: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v12":reg, "1":imm
Line 12425: [Instruction] v_or_b32_e32 "v4":reg, "32":imm, "v2":reg
Line 12427: [Instruction] buffer_store_dwordx2 "v[134:135]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12429: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v4":reg, "1":imm
Line 12430: [Instruction] v_or_b32_e32 "v14":reg, "40":imm, "v2":reg
Line 12432: [Instruction] v_cvt_pk_bf16_f32 "v160":reg, "v160":reg, "v161":reg
Line 12435: [Instruction] v_cvt_pk_bf16_f32 "v161":reg, "v162":reg, "v163":reg
Line 12438: [Instruction] v_cvt_pk_bf16_f32 "v162":reg, "v164":reg, "v165":reg
Line 12441: [Instruction] v_cvt_pk_bf16_f32 "v163":reg, "v166":reg, "v167":reg
Line 12444: [Instruction] v_cvt_pk_bf16_f32 "v164":reg, "v168":reg, "v169":reg
Line 12447: [Instruction] v_cvt_pk_bf16_f32 "v165":reg, "v170":reg, "v171":reg
Line 12450: [Instruction] v_cvt_pk_bf16_f32 "v166":reg, "v172":reg, "v173":reg
Line 12453: [Instruction] v_cvt_pk_bf16_f32 "v167":reg, "v174":reg, "v175":reg
Line 12456: [Instruction] buffer_store_dwordx2 "v[160:161]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12458: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v14":reg, "1":imm
Line 12459: [Instruction] v_or_b32_e32 "v15":reg, "48":imm, "v2":reg
Line 12461: [Instruction] buffer_store_dwordx2 "v[162:163]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12463: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v15":reg, "1":imm
Line 12464: [Instruction] v_or_b32_e32 "v16":reg, "56":imm, "v2":reg
Line 12466: [Instruction] buffer_store_dwordx2 "v[164:165]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12468: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v16":reg, "1":imm
Line 12469: [Instruction] v_or_b32_e32 "v9":reg, "64":imm, "v2":reg
Line 12471: [Instruction] buffer_store_dwordx2 "v[166:167]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12473: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v9":reg, "1":imm
Line 12474: [Instruction] v_or_b32_e32 "v17":reg, "0x48":imm, "v2":reg
Line 12476: [Instruction] v_cvt_pk_bf16_f32 "v192":reg, "v192":reg, "v193":reg
Line 12479: [Instruction] v_cvt_pk_bf16_f32 "v193":reg, "v194":reg, "v195":reg
Line 12482: [Instruction] v_cvt_pk_bf16_f32 "v194":reg, "v196":reg, "v197":reg
Line 12485: [Instruction] v_cvt_pk_bf16_f32 "v195":reg, "v198":reg, "v199":reg
Line 12488: [Instruction] v_cvt_pk_bf16_f32 "v196":reg, "v200":reg, "v201":reg
Line 12491: [Instruction] v_cvt_pk_bf16_f32 "v197":reg, "v202":reg, "v203":reg
Line 12494: [Instruction] v_cvt_pk_bf16_f32 "v198":reg, "v204":reg, "v205":reg
Line 12497: [Instruction] v_cvt_pk_bf16_f32 "v199":reg, "v206":reg, "v207":reg
Line 12500: [Instruction] buffer_store_dwordx2 "v[192:193]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12502: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v17":reg, "1":imm
Line 12503: [Instruction] v_or_b32_e32 "v18":reg, "0x50":imm, "v2":reg
Line 12505: [Instruction] buffer_store_dwordx2 "v[194:195]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12507: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v18":reg, "1":imm
Line 12508: [Instruction] v_or_b32_e32 "v19":reg, "0x58":imm, "v2":reg
Line 12510: [Instruction] buffer_store_dwordx2 "v[196:197]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12512: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v19":reg, "1":imm
Line 12513: [Instruction] v_or_b32_e32 "v13":reg, "0x60":imm, "v2":reg
Line 12515: [Instruction] buffer_store_dwordx2 "v[198:199]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12517: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v13":reg, "1":imm
Line 12518: [Instruction] v_or_b32_e32 "v20":reg, "0x68":imm, "v2":reg
Line 12520: [Instruction] v_cvt_pk_bf16_f32 "v224":reg, "v224":reg, "v225":reg
Line 12523: [Instruction] v_cvt_pk_bf16_f32 "v225":reg, "v226":reg, "v227":reg
Line 12526: [Instruction] v_cvt_pk_bf16_f32 "v226":reg, "v228":reg, "v229":reg
Line 12529: [Instruction] v_cvt_pk_bf16_f32 "v227":reg, "v230":reg, "v231":reg
Line 12532: [Instruction] v_cvt_pk_bf16_f32 "v228":reg, "v232":reg, "v233":reg
Line 12535: [Instruction] v_cvt_pk_bf16_f32 "v229":reg, "v234":reg, "v235":reg
Line 12538: [Instruction] v_cvt_pk_bf16_f32 "v230":reg, "v236":reg, "v237":reg
Line 12541: [Instruction] v_cvt_pk_bf16_f32 "v231":reg, "v238":reg, "v239":reg
Line 12544: [Instruction] buffer_store_dwordx2 "v[224:225]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12546: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v20":reg, "1":imm
Line 12547: [Instruction] v_or_b32_e32 "v21":reg, "0x70":imm, "v2":reg
Line 12549: [Instruction] buffer_store_dwordx2 "v[226:227]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12551: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v21":reg, "1":imm
Line 12552: [Instruction] v_or_b32_e32 "v22":reg, "0x78":imm, "v2":reg
Line 12554: [Instruction] buffer_store_dwordx2 "v[228:229]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12556: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v22":reg, "1":imm
Line 12557: [Instruction] v_lshl_add_u32 "v0":reg, "s8":reg, "5":imm, "v0":reg
Line 12559: [Instruction] buffer_store_dwordx2 "v[230:231]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12561: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v2":reg, "1":imm
Line 12563: [Instruction] v_cvt_pk_bf16_f32 "v144":reg, "v144":reg, "v145":reg
Line 12566: [Instruction] v_cvt_pk_bf16_f32 "v145":reg, "v146":reg, "v147":reg
Line 12569: [Instruction] v_cvt_pk_bf16_f32 "v146":reg, "v148":reg, "v149":reg
Line 12572: [Instruction] v_cvt_pk_bf16_f32 "v147":reg, "v150":reg, "v151":reg
Line 12575: [Instruction] v_cvt_pk_bf16_f32 "v148":reg, "v152":reg, "v153":reg
Line 12578: [Instruction] v_cvt_pk_bf16_f32 "v149":reg, "v154":reg, "v155":reg
Line 12581: [Instruction] v_cvt_pk_bf16_f32 "v150":reg, "v156":reg, "v157":reg
Line 12584: [Instruction] v_cvt_pk_bf16_f32 "v151":reg, "v158":reg, "v159":reg
Line 12587: [Instruction] buffer_store_dwordx2 "v[144:145]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12589: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v10":reg, "1":imm
Line 12591: [Instruction] buffer_store_dwordx2 "v[146:147]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12593: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v11":reg, "1":imm
Line 12595: [Instruction] buffer_store_dwordx2 "v[148:149]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12597: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v12":reg, "1":imm
Line 12599: [Instruction] buffer_store_dwordx2 "v[150:151]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12601: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v4":reg, "1":imm
Line 12603: [Instruction] v_cvt_pk_bf16_f32 "v176":reg, "v176":reg, "v177":reg
Line 12606: [Instruction] v_cvt_pk_bf16_f32 "v177":reg, "v178":reg, "v179":reg
Line 12609: [Instruction] v_cvt_pk_bf16_f32 "v178":reg, "v180":reg, "v181":reg
Line 12612: [Instruction] v_cvt_pk_bf16_f32 "v179":reg, "v182":reg, "v183":reg
Line 12615: [Instruction] v_cvt_pk_bf16_f32 "v180":reg, "v184":reg, "v185":reg
Line 12618: [Instruction] v_cvt_pk_bf16_f32 "v181":reg, "v186":reg, "v187":reg
Line 12621: [Instruction] v_cvt_pk_bf16_f32 "v182":reg, "v188":reg, "v189":reg
Line 12624: [Instruction] v_cvt_pk_bf16_f32 "v183":reg, "v190":reg, "v191":reg
Line 12627: [Instruction] buffer_store_dwordx2 "v[176:177]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12629: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v14":reg, "1":imm
Line 12631: [Instruction] buffer_store_dwordx2 "v[178:179]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12633: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v15":reg, "1":imm
Line 12635: [Instruction] buffer_store_dwordx2 "v[180:181]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12637: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v16":reg, "1":imm
Line 12639: [Instruction] buffer_store_dwordx2 "v[182:183]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12641: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v9":reg, "1":imm
Line 12643: [Instruction] v_cvt_pk_bf16_f32 "v208":reg, "v208":reg, "v209":reg
Line 12646: [Instruction] v_cvt_pk_bf16_f32 "v209":reg, "v210":reg, "v211":reg
Line 12649: [Instruction] v_cvt_pk_bf16_f32 "v210":reg, "v212":reg, "v213":reg
Line 12652: [Instruction] v_cvt_pk_bf16_f32 "v211":reg, "v214":reg, "v215":reg
Line 12655: [Instruction] v_cvt_pk_bf16_f32 "v212":reg, "v216":reg, "v217":reg
Line 12658: [Instruction] v_cvt_pk_bf16_f32 "v213":reg, "v218":reg, "v219":reg
Line 12661: [Instruction] v_cvt_pk_bf16_f32 "v214":reg, "v220":reg, "v221":reg
Line 12664: [Instruction] v_cvt_pk_bf16_f32 "v215":reg, "v222":reg, "v223":reg
Line 12667: [Instruction] buffer_store_dwordx2 "v[208:209]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12669: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v17":reg, "1":imm
Line 12670: [Instruction] s_mul_i32 "s0":reg, "s4":reg, "s12":reg
Line 12672: [Instruction] buffer_store_dwordx2 "v[210:211]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12674: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v18":reg, "1":imm
Line 12675: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s14":reg
Line 12677: [Instruction] buffer_store_dwordx2 "v[212:213]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12679: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v19":reg, "1":imm
Line 12680: [Instruction] s_add_i32 "s0":reg, "s0":reg, "s2":reg
Line 12682: [Instruction] buffer_store_dwordx2 "v[214:215]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12685: [Instruction] v_cvt_pk_bf16_f32 "v240":reg, "v240":reg, "v241":reg
Line 12688: [Instruction] v_cvt_pk_bf16_f32 "v241":reg, "v242":reg, "v243":reg
Line 12691: [Instruction] v_cvt_pk_bf16_f32 "v242":reg, "v244":reg, "v245":reg
Line 12694: [Instruction] v_cvt_pk_bf16_f32 "v243":reg, "v246":reg, "v247":reg
Line 12697: [Instruction] v_cvt_pk_bf16_f32 "v244":reg, "v248":reg, "v249":reg
Line 12700: [Instruction] v_cvt_pk_bf16_f32 "v245":reg, "v250":reg, "v251":reg
Line 12703: [Instruction] v_cvt_pk_bf16_f32 "v246":reg, "v252":reg, "v253":reg
Line 12706: [Instruction] v_cvt_pk_bf16_f32 "v247":reg, "v254":reg, "v255":reg
Line 12708: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v13":reg, "1":imm
Line 12710: [Instruction] buffer_store_dwordx2 "v[240:241]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12712: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s24":reg
Line 12713: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v20":reg, "1":imm
Line 12715: [Instruction] buffer_store_dwordx2 "v[242:243]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12717: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 12718: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v21":reg, "1":imm
Line 12720: [Instruction] buffer_store_dwordx2 "v[244:245]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 12722: [Instruction] v_add_lshl_u32 "v0":reg, "v0":reg, "v22":reg, "1":imm
Line 12723: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 12724: [Instruction] s_mul_i32 "s2":reg, "s14":reg, "s24":reg
Line 12726: [Instruction] buffer_store_dwordx2 "v[246:247]":reg, "v0":reg, "s[16:19]":reg, "0 offen":label
Line 12728: [Instruction] s_add_u32 "s16":reg, "s20":reg, "s0":reg
Line 12729: [Instruction] v_mul_lo_u32 "v0":reg, "s2":reg, "v3":reg
Line 12730: [Instruction] s_addc_u32 "s17":reg, "s21":reg, "s1":reg
Line 12731: [Instruction] v_mad_u64_u32 "v[0:1]":reg, "s[0:1]":reg, "v23":reg, "s2":reg, "v[0:1]":reg
Line 12732: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v2":reg, "1":imm
Line 12733: [Instruction] s_waitcnt "vmcnt(0) expcnt(0) lgkmcnt(0)":expr
Line 12734: [Instruction] s_barrier
Line 12736: [Instruction] v_accvgpr_read_b32 "v128":reg, "a128":reg
Line 12739: [Instruction] v_accvgpr_read_b32 "v129":reg, "a129":reg
Line 12742: [Instruction] v_accvgpr_read_b32 "v130":reg, "a130":reg
Line 12745: [Instruction] v_accvgpr_read_b32 "v131":reg, "a131":reg
Line 12748: [Instruction] v_accvgpr_read_b32 "v132":reg, "a132":reg
Line 12751: [Instruction] v_accvgpr_read_b32 "v133":reg, "a133":reg
Line 12754: [Instruction] v_accvgpr_read_b32 "v134":reg, "a134":reg
Line 12757: [Instruction] v_accvgpr_read_b32 "v135":reg, "a135":reg
Line 12760: [Instruction] v_accvgpr_read_b32 "v136":reg, "a136":reg
Line 12763: [Instruction] v_accvgpr_read_b32 "v137":reg, "a137":reg
Line 12766: [Instruction] v_accvgpr_read_b32 "v138":reg, "a138":reg
Line 12769: [Instruction] v_accvgpr_read_b32 "v139":reg, "a139":reg
Line 12772: [Instruction] v_accvgpr_read_b32 "v140":reg, "a140":reg
Line 12775: [Instruction] v_accvgpr_read_b32 "v141":reg, "a141":reg
Line 12778: [Instruction] v_accvgpr_read_b32 "v142":reg, "a142":reg
Line 12781: [Instruction] v_accvgpr_read_b32 "v143":reg, "a143":reg
Line 12784: [Instruction] v_accvgpr_read_b32 "v144":reg, "a144":reg
Line 12787: [Instruction] v_accvgpr_read_b32 "v145":reg, "a145":reg
Line 12790: [Instruction] v_accvgpr_read_b32 "v146":reg, "a146":reg
Line 12793: [Instruction] v_accvgpr_read_b32 "v147":reg, "a147":reg
Line 12796: [Instruction] v_accvgpr_read_b32 "v148":reg, "a148":reg
Line 12799: [Instruction] v_accvgpr_read_b32 "v149":reg, "a149":reg
Line 12802: [Instruction] v_accvgpr_read_b32 "v150":reg, "a150":reg
Line 12805: [Instruction] v_accvgpr_read_b32 "v151":reg, "a151":reg
Line 12808: [Instruction] v_accvgpr_read_b32 "v152":reg, "a152":reg
Line 12811: [Instruction] v_accvgpr_read_b32 "v153":reg, "a153":reg
Line 12814: [Instruction] v_accvgpr_read_b32 "v154":reg, "a154":reg
Line 12817: [Instruction] v_accvgpr_read_b32 "v155":reg, "a155":reg
Line 12820: [Instruction] v_accvgpr_read_b32 "v156":reg, "a156":reg
Line 12823: [Instruction] v_accvgpr_read_b32 "v157":reg, "a157":reg
Line 12826: [Instruction] v_accvgpr_read_b32 "v158":reg, "a158":reg
Line 12829: [Instruction] v_accvgpr_read_b32 "v159":reg, "a159":reg
Line 12832: [Instruction] v_accvgpr_read_b32 "v160":reg, "a160":reg
Line 12835: [Instruction] v_accvgpr_read_b32 "v161":reg, "a161":reg
Line 12838: [Instruction] v_accvgpr_read_b32 "v162":reg, "a162":reg
Line 12841: [Instruction] v_accvgpr_read_b32 "v163":reg, "a163":reg
Line 12844: [Instruction] v_accvgpr_read_b32 "v164":reg, "a164":reg
Line 12847: [Instruction] v_accvgpr_read_b32 "v165":reg, "a165":reg
Line 12850: [Instruction] v_accvgpr_read_b32 "v166":reg, "a166":reg
Line 12853: [Instruction] v_accvgpr_read_b32 "v167":reg, "a167":reg
Line 12856: [Instruction] v_accvgpr_read_b32 "v168":reg, "a168":reg
Line 12859: [Instruction] v_accvgpr_read_b32 "v169":reg, "a169":reg
Line 12862: [Instruction] v_accvgpr_read_b32 "v170":reg, "a170":reg
Line 12865: [Instruction] v_accvgpr_read_b32 "v171":reg, "a171":reg
Line 12868: [Instruction] v_accvgpr_read_b32 "v172":reg, "a172":reg
Line 12871: [Instruction] v_accvgpr_read_b32 "v173":reg, "a173":reg
Line 12874: [Instruction] v_accvgpr_read_b32 "v174":reg, "a174":reg
Line 12877: [Instruction] v_accvgpr_read_b32 "v175":reg, "a175":reg
Line 12880: [Instruction] v_accvgpr_read_b32 "v176":reg, "a176":reg
Line 12883: [Instruction] v_accvgpr_read_b32 "v177":reg, "a177":reg
Line 12886: [Instruction] v_accvgpr_read_b32 "v178":reg, "a178":reg
Line 12889: [Instruction] v_accvgpr_read_b32 "v179":reg, "a179":reg
Line 12892: [Instruction] v_accvgpr_read_b32 "v180":reg, "a180":reg
Line 12895: [Instruction] v_accvgpr_read_b32 "v181":reg, "a181":reg
Line 12898: [Instruction] v_accvgpr_read_b32 "v182":reg, "a182":reg
Line 12901: [Instruction] v_accvgpr_read_b32 "v183":reg, "a183":reg
Line 12904: [Instruction] v_accvgpr_read_b32 "v184":reg, "a184":reg
Line 12907: [Instruction] v_accvgpr_read_b32 "v185":reg, "a185":reg
Line 12910: [Instruction] v_accvgpr_read_b32 "v186":reg, "a186":reg
Line 12913: [Instruction] v_accvgpr_read_b32 "v187":reg, "a187":reg
Line 12916: [Instruction] v_accvgpr_read_b32 "v188":reg, "a188":reg
Line 12919: [Instruction] v_accvgpr_read_b32 "v189":reg, "a189":reg
Line 12922: [Instruction] v_accvgpr_read_b32 "v190":reg, "a190":reg
Line 12925: [Instruction] v_accvgpr_read_b32 "v191":reg, "a191":reg
Line 12928: [Instruction] v_accvgpr_read_b32 "v192":reg, "a192":reg
Line 12931: [Instruction] v_accvgpr_read_b32 "v193":reg, "a193":reg
Line 12934: [Instruction] v_accvgpr_read_b32 "v194":reg, "a194":reg
Line 12937: [Instruction] v_accvgpr_read_b32 "v195":reg, "a195":reg
Line 12940: [Instruction] v_accvgpr_read_b32 "v196":reg, "a196":reg
Line 12943: [Instruction] v_accvgpr_read_b32 "v197":reg, "a197":reg
Line 12946: [Instruction] v_accvgpr_read_b32 "v198":reg, "a198":reg
Line 12949: [Instruction] v_accvgpr_read_b32 "v199":reg, "a199":reg
Line 12952: [Instruction] v_accvgpr_read_b32 "v200":reg, "a200":reg
Line 12955: [Instruction] v_accvgpr_read_b32 "v201":reg, "a201":reg
Line 12958: [Instruction] v_accvgpr_read_b32 "v202":reg, "a202":reg
Line 12961: [Instruction] v_accvgpr_read_b32 "v203":reg, "a203":reg
Line 12964: [Instruction] v_accvgpr_read_b32 "v204":reg, "a204":reg
Line 12967: [Instruction] v_accvgpr_read_b32 "v205":reg, "a205":reg
Line 12970: [Instruction] v_accvgpr_read_b32 "v206":reg, "a206":reg
Line 12973: [Instruction] v_accvgpr_read_b32 "v207":reg, "a207":reg
Line 12976: [Instruction] v_accvgpr_read_b32 "v208":reg, "a208":reg
Line 12979: [Instruction] v_accvgpr_read_b32 "v209":reg, "a209":reg
Line 12982: [Instruction] v_accvgpr_read_b32 "v210":reg, "a210":reg
Line 12985: [Instruction] v_accvgpr_read_b32 "v211":reg, "a211":reg
Line 12988: [Instruction] v_accvgpr_read_b32 "v212":reg, "a212":reg
Line 12991: [Instruction] v_accvgpr_read_b32 "v213":reg, "a213":reg
Line 12994: [Instruction] v_accvgpr_read_b32 "v214":reg, "a214":reg
Line 12997: [Instruction] v_accvgpr_read_b32 "v215":reg, "a215":reg
Line 13000: [Instruction] v_accvgpr_read_b32 "v216":reg, "a216":reg
Line 13003: [Instruction] v_accvgpr_read_b32 "v217":reg, "a217":reg
Line 13006: [Instruction] v_accvgpr_read_b32 "v218":reg, "a218":reg
Line 13009: [Instruction] v_accvgpr_read_b32 "v219":reg, "a219":reg
Line 13012: [Instruction] v_accvgpr_read_b32 "v220":reg, "a220":reg
Line 13015: [Instruction] v_accvgpr_read_b32 "v221":reg, "a221":reg
Line 13018: [Instruction] v_accvgpr_read_b32 "v222":reg, "a222":reg
Line 13021: [Instruction] v_accvgpr_read_b32 "v223":reg, "a223":reg
Line 13024: [Instruction] v_accvgpr_read_b32 "v224":reg, "a224":reg
Line 13027: [Instruction] v_accvgpr_read_b32 "v225":reg, "a225":reg
Line 13030: [Instruction] v_accvgpr_read_b32 "v226":reg, "a226":reg
Line 13033: [Instruction] v_accvgpr_read_b32 "v227":reg, "a227":reg
Line 13036: [Instruction] v_accvgpr_read_b32 "v228":reg, "a228":reg
Line 13039: [Instruction] v_accvgpr_read_b32 "v229":reg, "a229":reg
Line 13042: [Instruction] v_accvgpr_read_b32 "v230":reg, "a230":reg
Line 13045: [Instruction] v_accvgpr_read_b32 "v231":reg, "a231":reg
Line 13048: [Instruction] v_accvgpr_read_b32 "v232":reg, "a232":reg
Line 13051: [Instruction] v_accvgpr_read_b32 "v233":reg, "a233":reg
Line 13054: [Instruction] v_accvgpr_read_b32 "v234":reg, "a234":reg
Line 13057: [Instruction] v_accvgpr_read_b32 "v235":reg, "a235":reg
Line 13060: [Instruction] v_accvgpr_read_b32 "v236":reg, "a236":reg
Line 13063: [Instruction] v_accvgpr_read_b32 "v237":reg, "a237":reg
Line 13066: [Instruction] v_accvgpr_read_b32 "v238":reg, "a238":reg
Line 13069: [Instruction] v_accvgpr_read_b32 "v239":reg, "a239":reg
Line 13072: [Instruction] v_accvgpr_read_b32 "v240":reg, "a240":reg
Line 13075: [Instruction] v_accvgpr_read_b32 "v241":reg, "a241":reg
Line 13078: [Instruction] v_accvgpr_read_b32 "v242":reg, "a242":reg
Line 13081: [Instruction] v_accvgpr_read_b32 "v243":reg, "a243":reg
Line 13084: [Instruction] v_accvgpr_read_b32 "v244":reg, "a244":reg
Line 13087: [Instruction] v_accvgpr_read_b32 "v245":reg, "a245":reg
Line 13090: [Instruction] v_accvgpr_read_b32 "v246":reg, "a246":reg
Line 13093: [Instruction] v_accvgpr_read_b32 "v247":reg, "a247":reg
Line 13096: [Instruction] v_accvgpr_read_b32 "v248":reg, "a248":reg
Line 13099: [Instruction] v_accvgpr_read_b32 "v249":reg, "a249":reg
Line 13102: [Instruction] v_accvgpr_read_b32 "v250":reg, "a250":reg
Line 13105: [Instruction] v_accvgpr_read_b32 "v251":reg, "a251":reg
Line 13108: [Instruction] v_accvgpr_read_b32 "v252":reg, "a252":reg
Line 13111: [Instruction] v_accvgpr_read_b32 "v253":reg, "a253":reg
Line 13114: [Instruction] v_accvgpr_read_b32 "v254":reg, "a254":reg
Line 13117: [Instruction] v_accvgpr_read_b32 "v255":reg, "a255":reg
Line 13120: [Instruction] v_mul_f32_e32 "v128":reg, "0x3db504f3":imm, "v128":reg
Line 13123: [Instruction] v_mul_f32_e32 "v129":reg, "0x3db504f3":imm, "v129":reg
Line 13126: [Instruction] v_mul_f32_e32 "v130":reg, "0x3db504f3":imm, "v130":reg
Line 13129: [Instruction] v_mul_f32_e32 "v131":reg, "0x3db504f3":imm, "v131":reg
Line 13132: [Instruction] v_mul_f32_e32 "v132":reg, "0x3db504f3":imm, "v132":reg
Line 13135: [Instruction] v_mul_f32_e32 "v133":reg, "0x3db504f3":imm, "v133":reg
Line 13138: [Instruction] v_mul_f32_e32 "v134":reg, "0x3db504f3":imm, "v134":reg
Line 13141: [Instruction] v_mul_f32_e32 "v135":reg, "0x3db504f3":imm, "v135":reg
Line 13144: [Instruction] v_mul_f32_e32 "v136":reg, "0x3db504f3":imm, "v136":reg
Line 13147: [Instruction] v_mul_f32_e32 "v137":reg, "0x3db504f3":imm, "v137":reg
Line 13150: [Instruction] v_mul_f32_e32 "v138":reg, "0x3db504f3":imm, "v138":reg
Line 13153: [Instruction] v_mul_f32_e32 "v139":reg, "0x3db504f3":imm, "v139":reg
Line 13156: [Instruction] v_mul_f32_e32 "v140":reg, "0x3db504f3":imm, "v140":reg
Line 13159: [Instruction] v_mul_f32_e32 "v141":reg, "0x3db504f3":imm, "v141":reg
Line 13162: [Instruction] v_mul_f32_e32 "v142":reg, "0x3db504f3":imm, "v142":reg
Line 13165: [Instruction] v_mul_f32_e32 "v143":reg, "0x3db504f3":imm, "v143":reg
Line 13168: [Instruction] v_mul_f32_e32 "v144":reg, "0x3db504f3":imm, "v144":reg
Line 13171: [Instruction] v_mul_f32_e32 "v145":reg, "0x3db504f3":imm, "v145":reg
Line 13174: [Instruction] v_mul_f32_e32 "v146":reg, "0x3db504f3":imm, "v146":reg
Line 13177: [Instruction] v_mul_f32_e32 "v147":reg, "0x3db504f3":imm, "v147":reg
Line 13180: [Instruction] v_mul_f32_e32 "v148":reg, "0x3db504f3":imm, "v148":reg
Line 13183: [Instruction] v_mul_f32_e32 "v149":reg, "0x3db504f3":imm, "v149":reg
Line 13186: [Instruction] v_mul_f32_e32 "v150":reg, "0x3db504f3":imm, "v150":reg
Line 13189: [Instruction] v_mul_f32_e32 "v151":reg, "0x3db504f3":imm, "v151":reg
Line 13192: [Instruction] v_mul_f32_e32 "v152":reg, "0x3db504f3":imm, "v152":reg
Line 13195: [Instruction] v_mul_f32_e32 "v153":reg, "0x3db504f3":imm, "v153":reg
Line 13198: [Instruction] v_mul_f32_e32 "v154":reg, "0x3db504f3":imm, "v154":reg
Line 13201: [Instruction] v_mul_f32_e32 "v155":reg, "0x3db504f3":imm, "v155":reg
Line 13204: [Instruction] v_mul_f32_e32 "v156":reg, "0x3db504f3":imm, "v156":reg
Line 13207: [Instruction] v_mul_f32_e32 "v157":reg, "0x3db504f3":imm, "v157":reg
Line 13210: [Instruction] v_mul_f32_e32 "v158":reg, "0x3db504f3":imm, "v158":reg
Line 13213: [Instruction] v_mul_f32_e32 "v159":reg, "0x3db504f3":imm, "v159":reg
Line 13216: [Instruction] v_mul_f32_e32 "v160":reg, "0x3db504f3":imm, "v160":reg
Line 13219: [Instruction] v_mul_f32_e32 "v161":reg, "0x3db504f3":imm, "v161":reg
Line 13222: [Instruction] v_mul_f32_e32 "v162":reg, "0x3db504f3":imm, "v162":reg
Line 13225: [Instruction] v_mul_f32_e32 "v163":reg, "0x3db504f3":imm, "v163":reg
Line 13228: [Instruction] v_mul_f32_e32 "v164":reg, "0x3db504f3":imm, "v164":reg
Line 13231: [Instruction] v_mul_f32_e32 "v165":reg, "0x3db504f3":imm, "v165":reg
Line 13234: [Instruction] v_mul_f32_e32 "v166":reg, "0x3db504f3":imm, "v166":reg
Line 13237: [Instruction] v_mul_f32_e32 "v167":reg, "0x3db504f3":imm, "v167":reg
Line 13240: [Instruction] v_mul_f32_e32 "v168":reg, "0x3db504f3":imm, "v168":reg
Line 13243: [Instruction] v_mul_f32_e32 "v169":reg, "0x3db504f3":imm, "v169":reg
Line 13246: [Instruction] v_mul_f32_e32 "v170":reg, "0x3db504f3":imm, "v170":reg
Line 13249: [Instruction] v_mul_f32_e32 "v171":reg, "0x3db504f3":imm, "v171":reg
Line 13252: [Instruction] v_mul_f32_e32 "v172":reg, "0x3db504f3":imm, "v172":reg
Line 13255: [Instruction] v_mul_f32_e32 "v173":reg, "0x3db504f3":imm, "v173":reg
Line 13258: [Instruction] v_mul_f32_e32 "v174":reg, "0x3db504f3":imm, "v174":reg
Line 13261: [Instruction] v_mul_f32_e32 "v175":reg, "0x3db504f3":imm, "v175":reg
Line 13264: [Instruction] v_mul_f32_e32 "v176":reg, "0x3db504f3":imm, "v176":reg
Line 13267: [Instruction] v_mul_f32_e32 "v177":reg, "0x3db504f3":imm, "v177":reg
Line 13270: [Instruction] v_mul_f32_e32 "v178":reg, "0x3db504f3":imm, "v178":reg
Line 13273: [Instruction] v_mul_f32_e32 "v179":reg, "0x3db504f3":imm, "v179":reg
Line 13276: [Instruction] v_mul_f32_e32 "v180":reg, "0x3db504f3":imm, "v180":reg
Line 13279: [Instruction] v_mul_f32_e32 "v181":reg, "0x3db504f3":imm, "v181":reg
Line 13282: [Instruction] v_mul_f32_e32 "v182":reg, "0x3db504f3":imm, "v182":reg
Line 13285: [Instruction] v_mul_f32_e32 "v183":reg, "0x3db504f3":imm, "v183":reg
Line 13288: [Instruction] v_mul_f32_e32 "v184":reg, "0x3db504f3":imm, "v184":reg
Line 13291: [Instruction] v_mul_f32_e32 "v185":reg, "0x3db504f3":imm, "v185":reg
Line 13294: [Instruction] v_mul_f32_e32 "v186":reg, "0x3db504f3":imm, "v186":reg
Line 13297: [Instruction] v_mul_f32_e32 "v187":reg, "0x3db504f3":imm, "v187":reg
Line 13300: [Instruction] v_mul_f32_e32 "v188":reg, "0x3db504f3":imm, "v188":reg
Line 13303: [Instruction] v_mul_f32_e32 "v189":reg, "0x3db504f3":imm, "v189":reg
Line 13306: [Instruction] v_mul_f32_e32 "v190":reg, "0x3db504f3":imm, "v190":reg
Line 13309: [Instruction] v_mul_f32_e32 "v191":reg, "0x3db504f3":imm, "v191":reg
Line 13312: [Instruction] v_mul_f32_e32 "v192":reg, "0x3db504f3":imm, "v192":reg
Line 13315: [Instruction] v_mul_f32_e32 "v193":reg, "0x3db504f3":imm, "v193":reg
Line 13318: [Instruction] v_mul_f32_e32 "v194":reg, "0x3db504f3":imm, "v194":reg
Line 13321: [Instruction] v_mul_f32_e32 "v195":reg, "0x3db504f3":imm, "v195":reg
Line 13324: [Instruction] v_mul_f32_e32 "v196":reg, "0x3db504f3":imm, "v196":reg
Line 13327: [Instruction] v_mul_f32_e32 "v197":reg, "0x3db504f3":imm, "v197":reg
Line 13330: [Instruction] v_mul_f32_e32 "v198":reg, "0x3db504f3":imm, "v198":reg
Line 13333: [Instruction] v_mul_f32_e32 "v199":reg, "0x3db504f3":imm, "v199":reg
Line 13336: [Instruction] v_mul_f32_e32 "v200":reg, "0x3db504f3":imm, "v200":reg
Line 13339: [Instruction] v_mul_f32_e32 "v201":reg, "0x3db504f3":imm, "v201":reg
Line 13342: [Instruction] v_mul_f32_e32 "v202":reg, "0x3db504f3":imm, "v202":reg
Line 13345: [Instruction] v_mul_f32_e32 "v203":reg, "0x3db504f3":imm, "v203":reg
Line 13348: [Instruction] v_mul_f32_e32 "v204":reg, "0x3db504f3":imm, "v204":reg
Line 13351: [Instruction] v_mul_f32_e32 "v205":reg, "0x3db504f3":imm, "v205":reg
Line 13354: [Instruction] v_mul_f32_e32 "v206":reg, "0x3db504f3":imm, "v206":reg
Line 13357: [Instruction] v_mul_f32_e32 "v207":reg, "0x3db504f3":imm, "v207":reg
Line 13360: [Instruction] v_mul_f32_e32 "v208":reg, "0x3db504f3":imm, "v208":reg
Line 13363: [Instruction] v_mul_f32_e32 "v209":reg, "0x3db504f3":imm, "v209":reg
Line 13366: [Instruction] v_mul_f32_e32 "v210":reg, "0x3db504f3":imm, "v210":reg
Line 13369: [Instruction] v_mul_f32_e32 "v211":reg, "0x3db504f3":imm, "v211":reg
Line 13372: [Instruction] v_mul_f32_e32 "v212":reg, "0x3db504f3":imm, "v212":reg
Line 13375: [Instruction] v_mul_f32_e32 "v213":reg, "0x3db504f3":imm, "v213":reg
Line 13378: [Instruction] v_mul_f32_e32 "v214":reg, "0x3db504f3":imm, "v214":reg
Line 13381: [Instruction] v_mul_f32_e32 "v215":reg, "0x3db504f3":imm, "v215":reg
Line 13384: [Instruction] v_mul_f32_e32 "v216":reg, "0x3db504f3":imm, "v216":reg
Line 13387: [Instruction] v_mul_f32_e32 "v217":reg, "0x3db504f3":imm, "v217":reg
Line 13390: [Instruction] v_mul_f32_e32 "v218":reg, "0x3db504f3":imm, "v218":reg
Line 13393: [Instruction] v_mul_f32_e32 "v219":reg, "0x3db504f3":imm, "v219":reg
Line 13396: [Instruction] v_mul_f32_e32 "v220":reg, "0x3db504f3":imm, "v220":reg
Line 13399: [Instruction] v_mul_f32_e32 "v221":reg, "0x3db504f3":imm, "v221":reg
Line 13402: [Instruction] v_mul_f32_e32 "v222":reg, "0x3db504f3":imm, "v222":reg
Line 13405: [Instruction] v_mul_f32_e32 "v223":reg, "0x3db504f3":imm, "v223":reg
Line 13408: [Instruction] v_mul_f32_e32 "v224":reg, "0x3db504f3":imm, "v224":reg
Line 13411: [Instruction] v_mul_f32_e32 "v225":reg, "0x3db504f3":imm, "v225":reg
Line 13414: [Instruction] v_mul_f32_e32 "v226":reg, "0x3db504f3":imm, "v226":reg
Line 13417: [Instruction] v_mul_f32_e32 "v227":reg, "0x3db504f3":imm, "v227":reg
Line 13420: [Instruction] v_mul_f32_e32 "v228":reg, "0x3db504f3":imm, "v228":reg
Line 13423: [Instruction] v_mul_f32_e32 "v229":reg, "0x3db504f3":imm, "v229":reg
Line 13426: [Instruction] v_mul_f32_e32 "v230":reg, "0x3db504f3":imm, "v230":reg
Line 13429: [Instruction] v_mul_f32_e32 "v231":reg, "0x3db504f3":imm, "v231":reg
Line 13432: [Instruction] v_mul_f32_e32 "v232":reg, "0x3db504f3":imm, "v232":reg
Line 13435: [Instruction] v_mul_f32_e32 "v233":reg, "0x3db504f3":imm, "v233":reg
Line 13438: [Instruction] v_mul_f32_e32 "v234":reg, "0x3db504f3":imm, "v234":reg
Line 13441: [Instruction] v_mul_f32_e32 "v235":reg, "0x3db504f3":imm, "v235":reg
Line 13444: [Instruction] v_mul_f32_e32 "v236":reg, "0x3db504f3":imm, "v236":reg
Line 13447: [Instruction] v_mul_f32_e32 "v237":reg, "0x3db504f3":imm, "v237":reg
Line 13450: [Instruction] v_mul_f32_e32 "v238":reg, "0x3db504f3":imm, "v238":reg
Line 13453: [Instruction] v_mul_f32_e32 "v239":reg, "0x3db504f3":imm, "v239":reg
Line 13456: [Instruction] v_mul_f32_e32 "v240":reg, "0x3db504f3":imm, "v240":reg
Line 13459: [Instruction] v_mul_f32_e32 "v241":reg, "0x3db504f3":imm, "v241":reg
Line 13462: [Instruction] v_mul_f32_e32 "v242":reg, "0x3db504f3":imm, "v242":reg
Line 13465: [Instruction] v_mul_f32_e32 "v243":reg, "0x3db504f3":imm, "v243":reg
Line 13468: [Instruction] v_mul_f32_e32 "v244":reg, "0x3db504f3":imm, "v244":reg
Line 13471: [Instruction] v_mul_f32_e32 "v245":reg, "0x3db504f3":imm, "v245":reg
Line 13474: [Instruction] v_mul_f32_e32 "v246":reg, "0x3db504f3":imm, "v246":reg
Line 13477: [Instruction] v_mul_f32_e32 "v247":reg, "0x3db504f3":imm, "v247":reg
Line 13480: [Instruction] v_mul_f32_e32 "v248":reg, "0x3db504f3":imm, "v248":reg
Line 13483: [Instruction] v_mul_f32_e32 "v249":reg, "0x3db504f3":imm, "v249":reg
Line 13486: [Instruction] v_mul_f32_e32 "v250":reg, "0x3db504f3":imm, "v250":reg
Line 13489: [Instruction] v_mul_f32_e32 "v251":reg, "0x3db504f3":imm, "v251":reg
Line 13492: [Instruction] v_mul_f32_e32 "v252":reg, "0x3db504f3":imm, "v252":reg
Line 13495: [Instruction] v_mul_f32_e32 "v253":reg, "0x3db504f3":imm, "v253":reg
Line 13498: [Instruction] v_mul_f32_e32 "v254":reg, "0x3db504f3":imm, "v254":reg
Line 13501: [Instruction] v_mul_f32_e32 "v255":reg, "0x3db504f3":imm, "v255":reg
Line 13504: [Instruction] v_cvt_pk_bf16_f32 "v128":reg, "v128":reg, "v129":reg
Line 13507: [Instruction] v_cvt_pk_bf16_f32 "v129":reg, "v130":reg, "v131":reg
Line 13510: [Instruction] v_cvt_pk_bf16_f32 "v130":reg, "v132":reg, "v133":reg
Line 13513: [Instruction] v_cvt_pk_bf16_f32 "v131":reg, "v134":reg, "v135":reg
Line 13516: [Instruction] v_cvt_pk_bf16_f32 "v132":reg, "v136":reg, "v137":reg
Line 13519: [Instruction] v_cvt_pk_bf16_f32 "v133":reg, "v138":reg, "v139":reg
Line 13522: [Instruction] v_cvt_pk_bf16_f32 "v134":reg, "v140":reg, "v141":reg
Line 13525: [Instruction] v_cvt_pk_bf16_f32 "v135":reg, "v142":reg, "v143":reg
Line 13528: [Instruction] buffer_store_dwordx2 "v[128:129]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13530: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v10":reg, "1":imm
Line 13532: [Instruction] buffer_store_dwordx2 "v[130:131]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13534: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v11":reg, "1":imm
Line 13536: [Instruction] buffer_store_dwordx2 "v[132:133]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13538: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v12":reg, "1":imm
Line 13540: [Instruction] buffer_store_dwordx2 "v[134:135]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13542: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v4":reg, "1":imm
Line 13544: [Instruction] v_cvt_pk_bf16_f32 "v160":reg, "v160":reg, "v161":reg
Line 13547: [Instruction] v_cvt_pk_bf16_f32 "v161":reg, "v162":reg, "v163":reg
Line 13550: [Instruction] v_cvt_pk_bf16_f32 "v162":reg, "v164":reg, "v165":reg
Line 13553: [Instruction] v_cvt_pk_bf16_f32 "v163":reg, "v166":reg, "v167":reg
Line 13556: [Instruction] v_cvt_pk_bf16_f32 "v164":reg, "v168":reg, "v169":reg
Line 13559: [Instruction] v_cvt_pk_bf16_f32 "v165":reg, "v170":reg, "v171":reg
Line 13562: [Instruction] v_cvt_pk_bf16_f32 "v166":reg, "v172":reg, "v173":reg
Line 13565: [Instruction] v_cvt_pk_bf16_f32 "v167":reg, "v174":reg, "v175":reg
Line 13568: [Instruction] buffer_store_dwordx2 "v[160:161]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13570: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v14":reg, "1":imm
Line 13572: [Instruction] buffer_store_dwordx2 "v[162:163]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13574: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v15":reg, "1":imm
Line 13576: [Instruction] buffer_store_dwordx2 "v[164:165]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13578: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v16":reg, "1":imm
Line 13580: [Instruction] buffer_store_dwordx2 "v[166:167]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13582: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v9":reg, "1":imm
Line 13584: [Instruction] v_cvt_pk_bf16_f32 "v192":reg, "v192":reg, "v193":reg
Line 13587: [Instruction] v_cvt_pk_bf16_f32 "v193":reg, "v194":reg, "v195":reg
Line 13590: [Instruction] v_cvt_pk_bf16_f32 "v194":reg, "v196":reg, "v197":reg
Line 13593: [Instruction] v_cvt_pk_bf16_f32 "v195":reg, "v198":reg, "v199":reg
Line 13596: [Instruction] v_cvt_pk_bf16_f32 "v196":reg, "v200":reg, "v201":reg
Line 13599: [Instruction] v_cvt_pk_bf16_f32 "v197":reg, "v202":reg, "v203":reg
Line 13602: [Instruction] v_cvt_pk_bf16_f32 "v198":reg, "v204":reg, "v205":reg
Line 13605: [Instruction] v_cvt_pk_bf16_f32 "v199":reg, "v206":reg, "v207":reg
Line 13608: [Instruction] buffer_store_dwordx2 "v[192:193]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13610: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v17":reg, "1":imm
Line 13612: [Instruction] buffer_store_dwordx2 "v[194:195]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13614: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v18":reg, "1":imm
Line 13616: [Instruction] buffer_store_dwordx2 "v[196:197]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13618: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v19":reg, "1":imm
Line 13620: [Instruction] buffer_store_dwordx2 "v[198:199]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13622: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v13":reg, "1":imm
Line 13624: [Instruction] v_cvt_pk_bf16_f32 "v224":reg, "v224":reg, "v225":reg
Line 13627: [Instruction] v_cvt_pk_bf16_f32 "v225":reg, "v226":reg, "v227":reg
Line 13630: [Instruction] v_cvt_pk_bf16_f32 "v226":reg, "v228":reg, "v229":reg
Line 13633: [Instruction] v_cvt_pk_bf16_f32 "v227":reg, "v230":reg, "v231":reg
Line 13636: [Instruction] v_cvt_pk_bf16_f32 "v228":reg, "v232":reg, "v233":reg
Line 13639: [Instruction] v_cvt_pk_bf16_f32 "v229":reg, "v234":reg, "v235":reg
Line 13642: [Instruction] v_cvt_pk_bf16_f32 "v230":reg, "v236":reg, "v237":reg
Line 13645: [Instruction] v_cvt_pk_bf16_f32 "v231":reg, "v238":reg, "v239":reg
Line 13648: [Instruction] buffer_store_dwordx2 "v[224:225]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13650: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v20":reg, "1":imm
Line 13652: [Instruction] buffer_store_dwordx2 "v[226:227]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13654: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v21":reg, "1":imm
Line 13656: [Instruction] buffer_store_dwordx2 "v[228:229]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13658: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v22":reg, "1":imm
Line 13659: [Instruction] v_lshl_add_u32 "v0":reg, "s2":reg, "5":imm, "v0":reg
Line 13661: [Instruction] buffer_store_dwordx2 "v[230:231]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13663: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v2":reg, "1":imm
Line 13665: [Instruction] v_cvt_pk_bf16_f32 "v144":reg, "v144":reg, "v145":reg
Line 13668: [Instruction] v_cvt_pk_bf16_f32 "v145":reg, "v146":reg, "v147":reg
Line 13671: [Instruction] v_cvt_pk_bf16_f32 "v146":reg, "v148":reg, "v149":reg
Line 13674: [Instruction] v_cvt_pk_bf16_f32 "v147":reg, "v150":reg, "v151":reg
Line 13677: [Instruction] v_cvt_pk_bf16_f32 "v148":reg, "v152":reg, "v153":reg
Line 13680: [Instruction] v_cvt_pk_bf16_f32 "v149":reg, "v154":reg, "v155":reg
Line 13683: [Instruction] v_cvt_pk_bf16_f32 "v150":reg, "v156":reg, "v157":reg
Line 13686: [Instruction] v_cvt_pk_bf16_f32 "v151":reg, "v158":reg, "v159":reg
Line 13689: [Instruction] buffer_store_dwordx2 "v[144:145]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13691: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v10":reg, "1":imm
Line 13693: [Instruction] buffer_store_dwordx2 "v[146:147]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13695: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v11":reg, "1":imm
Line 13697: [Instruction] buffer_store_dwordx2 "v[148:149]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13699: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v12":reg, "1":imm
Line 13701: [Instruction] buffer_store_dwordx2 "v[150:151]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13703: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v4":reg, "1":imm
Line 13705: [Instruction] v_cvt_pk_bf16_f32 "v176":reg, "v176":reg, "v177":reg
Line 13708: [Instruction] v_cvt_pk_bf16_f32 "v177":reg, "v178":reg, "v179":reg
Line 13711: [Instruction] v_cvt_pk_bf16_f32 "v178":reg, "v180":reg, "v181":reg
Line 13714: [Instruction] v_cvt_pk_bf16_f32 "v179":reg, "v182":reg, "v183":reg
Line 13717: [Instruction] v_cvt_pk_bf16_f32 "v180":reg, "v184":reg, "v185":reg
Line 13720: [Instruction] v_cvt_pk_bf16_f32 "v181":reg, "v186":reg, "v187":reg
Line 13723: [Instruction] v_cvt_pk_bf16_f32 "v182":reg, "v188":reg, "v189":reg
Line 13726: [Instruction] v_cvt_pk_bf16_f32 "v183":reg, "v190":reg, "v191":reg
Line 13729: [Instruction] buffer_store_dwordx2 "v[176:177]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13731: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v14":reg, "1":imm
Line 13733: [Instruction] buffer_store_dwordx2 "v[178:179]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13735: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v15":reg, "1":imm
Line 13737: [Instruction] buffer_store_dwordx2 "v[180:181]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13739: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v16":reg, "1":imm
Line 13741: [Instruction] buffer_store_dwordx2 "v[182:183]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13743: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v9":reg, "1":imm
Line 13745: [Instruction] v_cvt_pk_bf16_f32 "v208":reg, "v208":reg, "v209":reg
Line 13748: [Instruction] v_cvt_pk_bf16_f32 "v209":reg, "v210":reg, "v211":reg
Line 13751: [Instruction] v_cvt_pk_bf16_f32 "v210":reg, "v212":reg, "v213":reg
Line 13754: [Instruction] v_cvt_pk_bf16_f32 "v211":reg, "v214":reg, "v215":reg
Line 13757: [Instruction] v_cvt_pk_bf16_f32 "v212":reg, "v216":reg, "v217":reg
Line 13760: [Instruction] v_cvt_pk_bf16_f32 "v213":reg, "v218":reg, "v219":reg
Line 13763: [Instruction] v_cvt_pk_bf16_f32 "v214":reg, "v220":reg, "v221":reg
Line 13766: [Instruction] v_cvt_pk_bf16_f32 "v215":reg, "v222":reg, "v223":reg
Line 13769: [Instruction] buffer_store_dwordx2 "v[208:209]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13771: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v17":reg, "1":imm
Line 13773: [Instruction] buffer_store_dwordx2 "v[210:211]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13775: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v18":reg, "1":imm
Line 13777: [Instruction] buffer_store_dwordx2 "v[212:213]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13779: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v19":reg, "1":imm
Line 13780: [Instruction] s_add_i32 "s0":reg, "s5":reg, "0x1ff0":imm
Line 13782: [Instruction] buffer_store_dwordx2 "v[214:215]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13785: [Instruction] v_cvt_pk_bf16_f32 "v240":reg, "v240":reg, "v241":reg
Line 13788: [Instruction] v_cvt_pk_bf16_f32 "v241":reg, "v242":reg, "v243":reg
Line 13791: [Instruction] v_cvt_pk_bf16_f32 "v242":reg, "v244":reg, "v245":reg
Line 13794: [Instruction] v_cvt_pk_bf16_f32 "v243":reg, "v246":reg, "v247":reg
Line 13797: [Instruction] v_cvt_pk_bf16_f32 "v244":reg, "v248":reg, "v249":reg
Line 13800: [Instruction] v_cvt_pk_bf16_f32 "v245":reg, "v250":reg, "v251":reg
Line 13803: [Instruction] v_cvt_pk_bf16_f32 "v246":reg, "v252":reg, "v253":reg
Line 13806: [Instruction] v_cvt_pk_bf16_f32 "v247":reg, "v254":reg, "v255":reg
Line 13808: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v13":reg, "1":imm
Line 13810: [Instruction] buffer_store_dwordx2 "v[240:241]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13812: [Instruction] s_mul_i32 "s0":reg, "s0":reg, "s3":reg
Line 13813: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v20":reg, "1":imm
Line 13815: [Instruction] buffer_store_dwordx2 "v[242:243]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13817: [Instruction] s_ashr_i32 "s1":reg, "s0":reg, "31":imm
Line 13818: [Instruction] v_add_lshl_u32 "v1":reg, "v0":reg, "v21":reg, "1":imm
Line 13820: [Instruction] buffer_store_dwordx2 "v[244:245]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label
Line 13822: [Instruction] s_lshl_b64 "s[0:1]":reg, "s[0:1]":reg, "1":imm
Line 13823: [Instruction] v_add_lshl_u32 "v0":reg, "v0":reg, "v22":reg, "1":imm
Line 13825: [Instruction] buffer_store_dwordx2 "v[246:247]":reg, "v0":reg, "s[16:19]":reg, "0 offen":label
Line 13827: [Instruction] s_add_u32 "s8":reg, "s6":reg, "s0":reg
Line 13829: [Instruction] v_mul_f32_e32 "v110":reg, "0x3db504f3":imm, "v110":reg
Line 13832: [Instruction] v_mul_f32_e32 "v111":reg, "0x3db504f3":imm, "v111":reg
Line 13835: [Instruction] v_mul_f32_e32 "v112":reg, "0x3db504f3":imm, "v112":reg
Line 13838: [Instruction] v_mul_f32_e32 "v113":reg, "0x3db504f3":imm, "v113":reg
Line 13841: [Instruction] v_mul_f32_e32 "v114":reg, "0x3db504f3":imm, "v114":reg
Line 13844: [Instruction] v_mul_f32_e32 "v115":reg, "0x3db504f3":imm, "v115":reg
Line 13847: [Instruction] v_mul_f32_e32 "v116":reg, "0x3db504f3":imm, "v116":reg
Line 13850: [Instruction] v_mul_f32_e32 "v117":reg, "0x3db504f3":imm, "v117":reg
Line 13852: [Instruction] s_addc_u32 "s9":reg, "s7":reg, "s1":reg
Line 13854: [Instruction] v_cvt_pk_bf16_f32 "v110":reg, "v110":reg, "v111":reg
Line 13857: [Instruction] v_cvt_pk_bf16_f32 "v111":reg, "v112":reg, "v113":reg
Line 13860: [Instruction] buffer_atomic_pk_add_bf16 "v110":reg, "v5":reg, "s[8:11]":reg, "0 offen":label
Line 13863: [Instruction] buffer_atomic_pk_add_bf16 "v111":reg, "v6":reg, "s[8:11]":reg, "0 offen":label
Line 13866: [Instruction] v_cvt_pk_bf16_f32 "v114":reg, "v114":reg, "v115":reg
Line 13869: [Instruction] v_cvt_pk_bf16_f32 "v115":reg, "v116":reg, "v117":reg
Line 13872: [Instruction] buffer_atomic_pk_add_bf16 "v114":reg, "v7":reg, "s[8:11]":reg, "0 offen":label
Line 13875: [Instruction] buffer_atomic_pk_add_bf16 "v115":reg, "v8":reg, "s[8:11]":reg, "0 offen":label
Line 13877: [Instruction] s_endpgm
Line 13878: [Directive] Name:.section Content:.rodata,"a",@progbits
Line 13879: [Directive] Name:.p2align Content:6, 0x0
Line 13880: [Directive] Name:.amdhsa_kernel Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 13881: [Directive] Name:.amdhsa_group_segment_fixed_size Content:0
Line 13882: [Directive] Name:.amdhsa_private_segment_fixed_size Content:0
Line 13883: [Directive] Name:.amdhsa_kernarg_size Content:440
Line 13884: [Directive] Name:.amdhsa_user_sgpr_count Content:2
Line 13885: [Directive] Name:.amdhsa_user_sgpr_dispatch_ptr Content:0
Line 13886: [Directive] Name:.amdhsa_user_sgpr_queue_ptr Content:0
Line 13887: [Directive] Name:.amdhsa_user_sgpr_kernarg_segment_ptr Content:1
Line 13888: [Directive] Name:.amdhsa_user_sgpr_dispatch_id Content:0
Line 13889: [Directive] Name:.amdhsa_user_sgpr_kernarg_preload_length Content:0
Line 13890: [Directive] Name:.amdhsa_user_sgpr_kernarg_preload_offset Content:0
Line 13891: [Directive] Name:.amdhsa_user_sgpr_private_segment_size Content:0
Line 13892: [Directive] Name:.amdhsa_uses_dynamic_stack Content:0
Line 13893: [Directive] Name:.amdhsa_enable_private_segment Content:0
Line 13894: [Directive] Name:.amdhsa_system_sgpr_workgroup_id_x Content:1
Line 13895: [Directive] Name:.amdhsa_system_sgpr_workgroup_id_y Content:1
Line 13896: [Directive] Name:.amdhsa_system_sgpr_workgroup_id_z Content:1
Line 13897: [Directive] Name:.amdhsa_system_sgpr_workgroup_info Content:0
Line 13898: [Directive] Name:.amdhsa_system_vgpr_workitem_id Content:0
Line 13899: [Directive] Name:.amdhsa_next_free_vgpr Content:512
Line 13900: [Directive] Name:.amdhsa_next_free_sgpr Content:79
Line 13901: [Directive] Name:.amdhsa_accum_offset Content:256
Line 13902: [Directive] Name:.amdhsa_reserve_vcc Content:0
Line 13903: [Directive] Name:.amdhsa_float_round_mode_32 Content:0
Line 13904: [Directive] Name:.amdhsa_float_round_mode_16_64 Content:0
Line 13905: [Directive] Name:.amdhsa_float_denorm_mode_32 Content:3
Line 13906: [Directive] Name:.amdhsa_float_denorm_mode_16_64 Content:3
Line 13907: [Directive] Name:.amdhsa_dx10_clamp Content:1
Line 13908: [Directive] Name:.amdhsa_ieee_mode Content:1
Line 13909: [Directive] Name:.amdhsa_fp16_overflow Content:0
Line 13910: [Directive] Name:.amdhsa_tg_split Content:0
Line 13911: [Directive] Name:.amdhsa_exception_fp_ieee_invalid_op Content:0
Line 13912: [Directive] Name:.amdhsa_exception_fp_denorm_src Content:0
Line 13913: [Directive] Name:.amdhsa_exception_fp_ieee_div_zero Content:0
Line 13914: [Directive] Name:.amdhsa_exception_fp_ieee_overflow Content:0
Line 13915: [Directive] Name:.amdhsa_exception_fp_ieee_underflow Content:0
Line 13916: [Directive] Name:.amdhsa_exception_fp_ieee_inexact Content:0
Line 13917: [Directive] Name:.amdhsa_exception_int_div_zero Content:0
Line 13918: [Directive] Name:.end_amdhsa_kernel Content:
Line 13919: [Directive] Name:.section Content:.text._Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,"axG",@progbits,_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,comdat
Line 13920: [Label] .Lfunc_end0
Line 13921: [Directive] Name:.size Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE, .Lfunc_end0-_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 13923: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.num_vgpr, 256
Line 13924: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.num_agpr, 256
Line 13925: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.numbered_sgpr, 79
Line 13926: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.private_seg_size, 0
Line 13927: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.uses_vcc, 0
Line 13928: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.uses_flat_scratch, 0
Line 13929: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.has_dyn_sized_stack, 0
Line 13930: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.has_recursion, 0
Line 13931: [Directive] Name:.set Content:_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.has_indirect_call, 0
Line 13932: [Directive] Name:.section Content:.AMDGPU.csdata,"",@progbits
Line 13960: [Directive] Name:.text Content:
Line 13961: [Directive] Name:.p2alignl Content:6, 3212836864
Line 13962: [Directive] Name:.fill Content:256, 4, 3212836864
Line 13963: [Directive] Name:.section Content:.AMDGPU.gpr_maximums,"",@progbits
Line 13964: [Directive] Name:.set Content:amdgpu.max_num_vgpr, 0
Line 13965: [Directive] Name:.set Content:amdgpu.max_num_agpr, 0
Line 13966: [Directive] Name:.set Content:amdgpu.max_num_sgpr, 0
Line 13967: [Directive] Name:.text Content:
Line 13968: [Directive] Name:.type Content:__hip_cuid_d4519934d15c1d39,@object ; @__hip_cuid_d4519934d15c1d39
Line 13969: [Directive] Name:.section Content:.bss,"aw",@nobits
Line 13970: [KernelName] __hip_cuid_d4519934d15c1d39
Line 13971: [Label] __hip_cuid_d4519934d15c1d39
Line 13972: [Directive] Name:.byte Content:0                               ; 0x0
Line 13973: [Directive] Name:.size Content:__hip_cuid_d4519934d15c1d39, 1
Line 13975: [Directive] Name:.ident Content:"AMD clang version 20.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-7.0.0 25304 82aed4e69d70bef3c89c38a2ee85c8c41294dfc9)"
Line 13976: [Directive] Name:.section Content:".note.GNU-stack","",@progbits
Line 13977: [Directive] Name:.addrsig Content:
Line 13978: [Directive] Name:.addrsig_sym Content:__shm
Line 13979: [Directive] Name:.addrsig_sym Content:__hip_cuid_d4519934d15c1d39

=== Alternative: Using switch statement ===

Line 1: [AmdgcnTarget] "amdgcn-amd-amdhsa--gfx950"
Line 2: [AmdhsaCodeObjectVersion] 6
Line 3: [Directive] .section .text._Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,"axG",@progbits,_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,comdat
Line 4: [Directive] .protected _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE ; -- Begin function _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 5: [KernelName] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 6: [Directive] .p2align 8
Line 7: [Directive] .type _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,@function
Line 8: [Label] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE: ; @_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
Line 9: [Comment]
Line 10: [Instruction] s_load_dwordx2
Line 11: [Instruction] s_load_dwordx4
Line 12: [Instruction] s_load_dword
Line 13: [Instruction] s_load_dwordx2
Line 14: [Instruction] s_load_dwordx4
Line 15: [Instruction] s_lshl_b32
Line 16: [Instruction] s_waitcnt
Line 17: [Instruction] s_load_dword
Line 18: [Instruction] s_load_dwordx8
Line 19: [Instruction] s_cmp_lg_u32
Line 20: [Instruction] s_mov_b64
