<dec f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.h' l='112' type='void llvm::GCNIterativeScheduler::scheduleMinReg(bool force = false)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='311' u='c' c='_ZN4llvm21GCNIterativeScheduler16finalizeScheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='312' u='c' c='_ZN4llvm21GCNIterativeScheduler16finalizeScheduleEv'/>
<def f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='526' ll='554' type='void llvm::GCNIterativeScheduler::scheduleMinReg(bool force = false)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='523'>///////////////////////////////////////////////////////////////////////////////
// Minimal Register Strategy</doc>
