######################################################################

# Created by Genus(TM) Synthesis Solution 19.15-s090_1 on Wed Jun 12 00:27:13 PDT 2024

# This file contains the RC script for design:riscv_top

######################################################################

set_db -quiet design_mode_process 170.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_hum false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet lp_insert_clock_gating true
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 17 0.0 16.0} {to_generic 22 40 23 39} {first_condense 28 71 37 81} {PBS_Generic_Opt-Post 55 72 56.56359800000001 72.56359800000001} {{PBS_Generic-Postgen HBO Optimizations} 1 73 0.0 72.56359800000001} {PBS_TechMap-Start 0 76 0.0 76.56359800000001} {{PBS_TechMap-Premap HBO Optimizations} 1 77 0.0 76.56359800000001} {second_condense 13 90 22 110} {reify 57 147 89 199} {global_incr_map 15 162 15 216} {{PBS_Techmap-Global Mapping} 85 162 89.23687100000006 165.80046900000008} {{PBS_TechMap-Datapath Postmap Operations} 4 166 3.8440109999999947 169.64448000000007} {{PBS_TechMap-Postmap HBO Optimizations} 0 166 -0.15303600000001438 169.49144400000006} {{PBS_TechMap-Postmap Clock Gating} 2 168 2.0 171.49144400000006} {{PBS_TechMap-Postmap Cleanup} 1 169 0.818587999999977 172.31003200000004} {PBS_Techmap-Post_MBCI 0 169 1.0 173.31003200000004}}
set_db -quiet hdl_error_on_blackbox true
set_db -quiet tinfo_tstamp_file .rs_cs199-aly.tstamp
set_db -quiet metric_enable true
set_db -quiet max_cpus_per_server 4
set_db -quiet lp_clock_gating_prefix CLKGATE
set_db -quiet lp_insert_clock_gating_incremental true
set_db -quiet lp_clock_gating_register_aware true
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid b88b00a7-2219-4eae-9fe3-d019cf857a69
set_db -quiet read_qrc_tech_file_rc_corner true
set_db -quiet auto_ungroup none
set_db -quiet use_tiehilo_for_const duplicate
if {[vfind design:riscv_top -mode ss_100C_1v60.setup_view] eq ""} {
 create_mode -name ss_100C_1v60.setup_view -design design:riscv_top 
}
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_1 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_16 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_2 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_4 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkbufkapwr_8 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_1 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_16 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_2 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_4 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_clkinvkapwr_8 .is_always_on true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso0n_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso0p_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso1n_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputiso1p_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_inputisolatch_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_1 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_16 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_2 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_4 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrc_8 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 .is_isolation_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 .level_shifter_direction bidir
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .is_level_shifter true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_input_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_input_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .min_output_voltage 1.2000000476837158
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .max_output_voltage 2.0999999046325684
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_valid_location any
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 .level_shifter_direction up
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__probe_p_8 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__probec_p_8 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbn_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbn_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfbbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtn_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfrtp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfsbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfsbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfstp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxbp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxbp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_1 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_2 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/sky130_fd_sc_hd__sdfxtp_4 .avoid true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/sky130_ef_io__gpiov2_pad_wrapped .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vccd_lvc_clamped3_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vccd_lvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vdda_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vddio_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vssa_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/sky130_ef_io__vssd_lvc_clamped3_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/sky130_ef_io__vssd_lvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/sky130_ef_io__vssio_hvc_clamped_pad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/sky130_fd_io__top_gpiov2 .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_ground_hvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/sky130_fd_io__top_ground_lvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_power_hvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/sky130_fd_io__top_power_lvc_wpad .is_macro_cell true
set_db -quiet lib_cell:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/sky130_fd_io__top_xres4v2 .is_macro_cell true
set_db -quiet library_domain:ss_100C_1v60.setup_cond .wireload_selection none
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/ss_100C_1v60 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_sc_hd__ss_100C_1v60/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__gpiov2_pad_wrapped_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped3_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vccd_lvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vdda_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vddio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssa_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped3_pad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssd_lvc_clamped_pad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_ef_io__vssio_hvc_clamped_pad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_gpiov2_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_hvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/max_io_ind .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_ground_lvc_wpad_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_hvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/ss_1.60_3.00_3.00_100 .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_power_lvc_wpad_ss_100C_1v60_3v00_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/ss_ss_1p60v_x_3p00v_100C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sky130_fd_io__top_xres4v2_ss_ss_100C_1v60_3v00/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_1024x32m8w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w32/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w32/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_2048x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_2048x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x32m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x32m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x4m4w2/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x4m4w2/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_256x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_256x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x8m8w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_4096x8m8w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x32m4w8/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x24m4w24/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_64x24m4w24/_nominal_ .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x64m4w8/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:ss_100C_1v60.setup_set/sram22_512x64m4w8/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk -mode mode:riscv_top/ss_100C_1v60.setup_view -domain domain_1 -period 18000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:riscv_top port:riscv_top/clk
set_db -quiet clock:riscv_top/ss_100C_1v60.setup_view/clk .clock_setup_uncertainty {100.0 100.0}
set_db -quiet clock:riscv_top/ss_100C_1v60.setup_view/clk .clock_hold_uncertainty {100.0 100.0}
define_cost_group -design design:riscv_top -name cg_enable_group_clk
define_cost_group -design design:riscv_top -name clk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name create_clock_delay_domain_1_clk_R_0 port:riscv_top/clk
set_db -quiet external_delay:riscv_top/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0 port:riscv_top/clk
set_db -quiet external_delay:riscv_top/ss_100C_1v60.setup_view/create_clock_delay_domain_1_clk_F_0 .clock_network_latency_included true
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9 port:riscv_top/mem_req_ready
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_1_1 port:riscv_top/mem_req_data_ready
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_2_1 port:riscv_top/mem_resp_valid
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_3_1 {{port:riscv_top/mem_resp_tag[4]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_4_1 {{port:riscv_top/mem_resp_tag[3]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_5_1 {{port:riscv_top/mem_resp_tag[2]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_6_1 {{port:riscv_top/mem_resp_tag[1]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_7_1 {{port:riscv_top/mem_resp_tag[0]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_8_1 {{port:riscv_top/mem_resp_data[127]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_9_1 {{port:riscv_top/mem_resp_data[126]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_10_1 {{port:riscv_top/mem_resp_data[125]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_11_1 {{port:riscv_top/mem_resp_data[124]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_12_1 {{port:riscv_top/mem_resp_data[123]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_13_1 {{port:riscv_top/mem_resp_data[122]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_14_1 {{port:riscv_top/mem_resp_data[121]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_15_1 {{port:riscv_top/mem_resp_data[120]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_16_1 {{port:riscv_top/mem_resp_data[119]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_17_1 {{port:riscv_top/mem_resp_data[118]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_18_1 {{port:riscv_top/mem_resp_data[117]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_19_1 {{port:riscv_top/mem_resp_data[116]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_20_1 {{port:riscv_top/mem_resp_data[115]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_21_1 {{port:riscv_top/mem_resp_data[114]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_22_1 {{port:riscv_top/mem_resp_data[113]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_23_1 {{port:riscv_top/mem_resp_data[112]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_24_1 {{port:riscv_top/mem_resp_data[111]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_25_1 {{port:riscv_top/mem_resp_data[110]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_26_1 {{port:riscv_top/mem_resp_data[109]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_27_1 {{port:riscv_top/mem_resp_data[108]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_28_1 {{port:riscv_top/mem_resp_data[107]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_29_1 {{port:riscv_top/mem_resp_data[106]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_30_1 {{port:riscv_top/mem_resp_data[105]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_31_1 {{port:riscv_top/mem_resp_data[104]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_32_1 {{port:riscv_top/mem_resp_data[103]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_33_1 {{port:riscv_top/mem_resp_data[102]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_34_1 {{port:riscv_top/mem_resp_data[101]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_35_1 {{port:riscv_top/mem_resp_data[100]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_36_1 {{port:riscv_top/mem_resp_data[99]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_37_1 {{port:riscv_top/mem_resp_data[98]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_38_1 {{port:riscv_top/mem_resp_data[97]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_39_1 {{port:riscv_top/mem_resp_data[96]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_40_1 {{port:riscv_top/mem_resp_data[95]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_41_1 {{port:riscv_top/mem_resp_data[94]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_42_1 {{port:riscv_top/mem_resp_data[93]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_43_1 {{port:riscv_top/mem_resp_data[92]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_44_1 {{port:riscv_top/mem_resp_data[91]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_45_1 {{port:riscv_top/mem_resp_data[90]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_46_1 {{port:riscv_top/mem_resp_data[89]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_47_1 {{port:riscv_top/mem_resp_data[88]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_48_1 {{port:riscv_top/mem_resp_data[87]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_49_1 {{port:riscv_top/mem_resp_data[86]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_50_1 {{port:riscv_top/mem_resp_data[85]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_51_1 {{port:riscv_top/mem_resp_data[84]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_52_1 {{port:riscv_top/mem_resp_data[83]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_53_1 {{port:riscv_top/mem_resp_data[82]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_54_1 {{port:riscv_top/mem_resp_data[81]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_55_1 {{port:riscv_top/mem_resp_data[80]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_56_1 {{port:riscv_top/mem_resp_data[79]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_57_1 {{port:riscv_top/mem_resp_data[78]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_58_1 {{port:riscv_top/mem_resp_data[77]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_59_1 {{port:riscv_top/mem_resp_data[76]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_60_1 {{port:riscv_top/mem_resp_data[75]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_61_1 {{port:riscv_top/mem_resp_data[74]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_62_1 {{port:riscv_top/mem_resp_data[73]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_63_1 {{port:riscv_top/mem_resp_data[72]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_64_1 {{port:riscv_top/mem_resp_data[71]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_65_1 {{port:riscv_top/mem_resp_data[70]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_66_1 {{port:riscv_top/mem_resp_data[69]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_67_1 {{port:riscv_top/mem_resp_data[68]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_68_1 {{port:riscv_top/mem_resp_data[67]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_69_1 {{port:riscv_top/mem_resp_data[66]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_70_1 {{port:riscv_top/mem_resp_data[65]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_71_1 {{port:riscv_top/mem_resp_data[64]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_72_1 {{port:riscv_top/mem_resp_data[63]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_73_1 {{port:riscv_top/mem_resp_data[62]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_74_1 {{port:riscv_top/mem_resp_data[61]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_75_1 {{port:riscv_top/mem_resp_data[60]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_76_1 {{port:riscv_top/mem_resp_data[59]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_77_1 {{port:riscv_top/mem_resp_data[58]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_78_1 {{port:riscv_top/mem_resp_data[57]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_79_1 {{port:riscv_top/mem_resp_data[56]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_80_1 {{port:riscv_top/mem_resp_data[55]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_81_1 {{port:riscv_top/mem_resp_data[54]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_82_1 {{port:riscv_top/mem_resp_data[53]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_83_1 {{port:riscv_top/mem_resp_data[52]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_84_1 {{port:riscv_top/mem_resp_data[51]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_85_1 {{port:riscv_top/mem_resp_data[50]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_86_1 {{port:riscv_top/mem_resp_data[49]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_87_1 {{port:riscv_top/mem_resp_data[48]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_88_1 {{port:riscv_top/mem_resp_data[47]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_89_1 {{port:riscv_top/mem_resp_data[46]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_90_1 {{port:riscv_top/mem_resp_data[45]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_91_1 {{port:riscv_top/mem_resp_data[44]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_92_1 {{port:riscv_top/mem_resp_data[43]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_93_1 {{port:riscv_top/mem_resp_data[42]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_94_1 {{port:riscv_top/mem_resp_data[41]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_95_1 {{port:riscv_top/mem_resp_data[40]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_96_1 {{port:riscv_top/mem_resp_data[39]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_97_1 {{port:riscv_top/mem_resp_data[38]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_98_1 {{port:riscv_top/mem_resp_data[37]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_99_1 {{port:riscv_top/mem_resp_data[36]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_100_1 {{port:riscv_top/mem_resp_data[35]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_101_1 {{port:riscv_top/mem_resp_data[34]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_102_1 {{port:riscv_top/mem_resp_data[33]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_103_1 {{port:riscv_top/mem_resp_data[32]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_104_1 {{port:riscv_top/mem_resp_data[31]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_105_1 {{port:riscv_top/mem_resp_data[30]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_106_1 {{port:riscv_top/mem_resp_data[29]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_107_1 {{port:riscv_top/mem_resp_data[28]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_108_1 {{port:riscv_top/mem_resp_data[27]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_109_1 {{port:riscv_top/mem_resp_data[26]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_110_1 {{port:riscv_top/mem_resp_data[25]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_111_1 {{port:riscv_top/mem_resp_data[24]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_112_1 {{port:riscv_top/mem_resp_data[23]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_113_1 {{port:riscv_top/mem_resp_data[22]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_114_1 {{port:riscv_top/mem_resp_data[21]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_115_1 {{port:riscv_top/mem_resp_data[20]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_116_1 {{port:riscv_top/mem_resp_data[19]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_117_1 {{port:riscv_top/mem_resp_data[18]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_118_1 {{port:riscv_top/mem_resp_data[17]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_119_1 {{port:riscv_top/mem_resp_data[16]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_120_1 {{port:riscv_top/mem_resp_data[15]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_121_1 {{port:riscv_top/mem_resp_data[14]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_122_1 {{port:riscv_top/mem_resp_data[13]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_123_1 {{port:riscv_top/mem_resp_data[12]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_124_1 {{port:riscv_top/mem_resp_data[11]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_125_1 {{port:riscv_top/mem_resp_data[10]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_126_1 {{port:riscv_top/mem_resp_data[9]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_127_1 {{port:riscv_top/mem_resp_data[8]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_128_1 {{port:riscv_top/mem_resp_data[7]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_129_1 {{port:riscv_top/mem_resp_data[6]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_130_1 {{port:riscv_top/mem_resp_data[5]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_131_1 {{port:riscv_top/mem_resp_data[4]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_132_1 {{port:riscv_top/mem_resp_data[3]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_133_1 {{port:riscv_top/mem_resp_data[2]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_134_1 {{port:riscv_top/mem_resp_data[1]}}
external_delay -accumulate -input {3600.0 3600.0 3600.0 3600.0} -clock clock:riscv_top/ss_100C_1v60.setup_view/clk -name pin_constraints_frag_line_9_135_1 {{port:riscv_top/mem_resp_data[0]}}
path_group -paths [specify_paths -mode mode:riscv_top/ss_100C_1v60.setup_view -to clock:riscv_top/ss_100C_1v60.setup_view/clk]  -name clk -group cost_group:riscv_top/clk -user_priority -1047552
path_disable -paths [specify_paths -lenient -mode mode:riscv_top/ss_100C_1v60.setup_view -to clock:riscv_top/ss_100C_1v60.setup_view/clk]  -name set_clock_groups_exception_clock_constraints_fr_line_10 -user_priority -885760
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .sdc_filename_linenumber {{/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/clock_constraints_fragment.sdc 10}}
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .skip_in_write_sdc true
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .asynchronous true
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_one_group true
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_id 1
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .scg_name clock_groups_clk_to_others
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10 .unused true
path_disable -paths [specify_paths -lenient -mode mode:riscv_top/ss_100C_1v60.setup_view -from clock:riscv_top/ss_100C_1v60.setup_view/clk]  -name set_clock_groups_exception_clock_constraints_fr_line_10_1 -user_priority -886784
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .sdc_filename_linenumber {{/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/build/syn-rundir/clock_constraints_fragment.sdc 10}}
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .skip_in_write_sdc true
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .asynchronous true
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_one_group true
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .from_corresponds_to_group_option true
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_id 1
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .scg_name clock_groups_clk_to_others
set_db -quiet exception:riscv_top/ss_100C_1v60.setup_view/set_clock_groups_exception_clock_constraints_fr_line_10_1 .unused true
path_group -paths [specify_paths -mode mode:riscv_top/ss_100C_1v60.setup_view -through {hpin:riscv_top/cpu/alu_X_WB/CLKGATE_RC_CG_HIER_INST0/enable hpin:riscv_top/cpu/csr_reg/CLKGATE_RC_CG_HIER_INST1/enable hpin:riscv_top/cpu/csr_uImm_ID_X/CLKGATE_RC_CG_HIER_INST2/enable hpin:riscv_top/cpu/ctrl_ID_X/CLKGATE_RC_CG_HIER_INST3/enable hpin:riscv_top/cpu/ctrl_X_WB/CLKGATE_RC_CG_HIER_INST4/enable hpin:riscv_top/cpu/imm_ID_X/CLKGATE_RC_CG_HIER_INST5/enable hpin:riscv_top/cpu/instr_ID_X/CLKGATE_RC_CG_HIER_INST6/enable hpin:riscv_top/cpu/instr_X_WB/CLKGATE_RC_CG_HIER_INST7/enable hpin:riscv_top/cpu/pc_ID_X/CLKGATE_RC_CG_HIER_INST8/enable hpin:riscv_top/cpu/pc_IF_ID/CLKGATE_RC_CG_HIER_INST9/enable hpin:riscv_top/cpu/pc_X_WB/CLKGATE_RC_CG_HIER_INST10/enable hpin:riscv_top/cpu/pc_reg/CLKGATE_RC_CG_HIER_INST11/enable hpin:riscv_top/cpu/rs1_ID_X/CLKGATE_RC_CG_HIER_INST12/enable hpin:riscv_top/cpu/rs2_ID_X/CLKGATE_RC_CG_HIER_INST13/enable hpin:riscv_top/mem/dcache/hold_instr_reg/CLKGATE_RC_CG_HIER_INST16/enable hpin:riscv_top/mem/dcache/CLKGATE_RC_CG_HIER_INST14/enable hpin:riscv_top/mem/dcache/CLKGATE_RC_CG_HIER_INST15/enable hpin:riscv_top/mem/icache/hold_instr_reg/CLKGATE_RC_CG_HIER_INST17/enable}]  -name cg_enable_group_clk -group cost_group:riscv_top/cg_enable_group_clk
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:riscv_top .seq_reason_deleted_internal {{mem/icache/cpu_response_valid_reg unloaded mem/icache/cpu_response_valid} {mem/dcache/cpu_response_valid_reg unloaded mem/dcache/cpu_response_valid} {{cpu/bubble_X_WB/q_reg[0]} unloaded {cpu/bubble_X_WB/q[0]}} {{mem/icache/store_data_reg[0]} {{constant 0}} {mem/icache/store_data[0]}} {{mem/icache/store_data_reg[1]} {{constant 0}} {mem/icache/store_data[1]}} {{mem/icache/store_data_reg[2]} {{constant 0}} {mem/icache/store_data[2]}} {{mem/icache/store_data_reg[3]} {{constant 0}} {mem/icache/store_data[3]}} {{mem/icache/store_data_reg[4]} {{constant 0}} {mem/icache/store_data[4]}} {{mem/icache/store_data_reg[5]} {{constant 0}} {mem/icache/store_data[5]}} {{mem/icache/store_data_reg[6]} {{constant 0}} {mem/icache/store_data[6]}} {{mem/icache/store_data_reg[7]} {{constant 0}} {mem/icache/store_data[7]}} {{mem/icache/store_data_reg[8]} {{constant 0}} {mem/icache/store_data[8]}} {{mem/icache/store_data_reg[9]} {{constant 0}} {mem/icache/store_data[9]}} {{mem/icache/store_data_reg[10]} {{constant 0}} {mem/icache/store_data[10]}} {{mem/icache/store_data_reg[11]} {{constant 0}} {mem/icache/store_data[11]}} {{mem/icache/store_data_reg[12]} {{constant 0}} {mem/icache/store_data[12]}} {{mem/icache/store_data_reg[13]} {{constant 0}} {mem/icache/store_data[13]}} {{mem/icache/store_data_reg[14]} {{constant 0}} {mem/icache/store_data[14]}} {{mem/icache/store_data_reg[15]} {{constant 0}} {mem/icache/store_data[15]}} {{mem/icache/store_data_reg[16]} {{constant 0}} {mem/icache/store_data[16]}} {{mem/icache/store_data_reg[17]} {{constant 0}} {mem/icache/store_data[17]}} {{mem/icache/store_data_reg[18]} {{constant 0}} {mem/icache/store_data[18]}} {{mem/icache/store_data_reg[19]} {{constant 0}} {mem/icache/store_data[19]}} {{mem/icache/store_data_reg[20]} {{constant 0}} {mem/icache/store_data[20]}} {{mem/icache/store_data_reg[21]} {{constant 0}} {mem/icache/store_data[21]}} {{mem/icache/store_data_reg[22]} {{constant 0}} {mem/icache/store_data[22]}} {{mem/icache/store_data_reg[23]} {{constant 0}} {mem/icache/store_data[23]}} {{mem/icache/store_data_reg[24]} {{constant 0}} {mem/icache/store_data[24]}} {{mem/icache/store_data_reg[25]} {{constant 0}} {mem/icache/store_data[25]}} {{mem/icache/store_data_reg[26]} {{constant 0}} {mem/icache/store_data[26]}} {{mem/icache/store_data_reg[27]} {{constant 0}} {mem/icache/store_data[27]}} {{mem/icache/store_data_reg[28]} {{constant 0}} {mem/icache/store_data[28]}} {{mem/icache/store_data_reg[29]} {{constant 0}} {mem/icache/store_data[29]}} {{mem/icache/store_data_reg[30]} {{constant 0}} {mem/icache/store_data[30]}} {{mem/icache/store_data_reg[31]} {{constant 0}} {mem/icache/store_data[31]}} {{mem/icache/store_word_mask_reg[0]} {{constant 0}} {mem/icache/store_word_mask[0]}} {{mem/icache/store_word_mask_reg[1]} {{constant 0}} {mem/icache/store_word_mask[1]}} {{mem/icache/store_word_mask_reg[2]} {{constant 0}} {mem/icache/store_word_mask[2]}} {{mem/icache/store_word_mask_reg[3]} {{constant 0}} {mem/icache/store_word_mask[3]}} {{cpu/csr_uImm_ID_X/q_reg[5]} {{constant 0}} {cpu/csr_uImm_ID_X/q[5]}} {{cpu/csr_uImm_ID_X/q_reg[6]} {{constant 0}} {cpu/csr_uImm_ID_X/q[6]}} {{cpu/csr_uImm_ID_X/q_reg[7]} {{constant 0}} {cpu/csr_uImm_ID_X/q[7]}} {{cpu/csr_uImm_ID_X/q_reg[8]} {{constant 0}} {cpu/csr_uImm_ID_X/q[8]}} {{cpu/csr_uImm_ID_X/q_reg[9]} {{constant 0}} {cpu/csr_uImm_ID_X/q[9]}} {{cpu/csr_uImm_ID_X/q_reg[10]} {{constant 0}} {cpu/csr_uImm_ID_X/q[10]}} {{cpu/csr_uImm_ID_X/q_reg[11]} {{constant 0}} {cpu/csr_uImm_ID_X/q[11]}} {{cpu/csr_uImm_ID_X/q_reg[12]} {{constant 0}} {cpu/csr_uImm_ID_X/q[12]}} {{cpu/csr_uImm_ID_X/q_reg[13]} {{constant 0}} {cpu/csr_uImm_ID_X/q[13]}} {{cpu/csr_uImm_ID_X/q_reg[14]} {{constant 0}} {cpu/csr_uImm_ID_X/q[14]}} {{cpu/csr_uImm_ID_X/q_reg[15]} {{constant 0}} {cpu/csr_uImm_ID_X/q[15]}} {{cpu/csr_uImm_ID_X/q_reg[16]} {{constant 0}} {cpu/csr_uImm_ID_X/q[16]}} {{cpu/csr_uImm_ID_X/q_reg[17]} {{constant 0}} {cpu/csr_uImm_ID_X/q[17]}} {{cpu/csr_uImm_ID_X/q_reg[18]} {{constant 0}} {cpu/csr_uImm_ID_X/q[18]}} {{cpu/csr_uImm_ID_X/q_reg[19]} {{constant 0}} {cpu/csr_uImm_ID_X/q[19]}} {{cpu/csr_uImm_ID_X/q_reg[20]} {{constant 0}} {cpu/csr_uImm_ID_X/q[20]}} {{cpu/csr_uImm_ID_X/q_reg[21]} {{constant 0}} {cpu/csr_uImm_ID_X/q[21]}} {{cpu/csr_uImm_ID_X/q_reg[22]} {{constant 0}} {cpu/csr_uImm_ID_X/q[22]}} {{cpu/csr_uImm_ID_X/q_reg[23]} {{constant 0}} {cpu/csr_uImm_ID_X/q[23]}} {{cpu/csr_uImm_ID_X/q_reg[24]} {{constant 0}} {cpu/csr_uImm_ID_X/q[24]}} {{cpu/csr_uImm_ID_X/q_reg[25]} {{constant 0}} {cpu/csr_uImm_ID_X/q[25]}} {{cpu/csr_uImm_ID_X/q_reg[26]} {{constant 0}} {cpu/csr_uImm_ID_X/q[26]}} {{cpu/csr_uImm_ID_X/q_reg[27]} {{constant 0}} {cpu/csr_uImm_ID_X/q[27]}} {{cpu/csr_uImm_ID_X/q_reg[28]} {{constant 0}} {cpu/csr_uImm_ID_X/q[28]}} {{cpu/csr_uImm_ID_X/q_reg[29]} {{constant 0}} {cpu/csr_uImm_ID_X/q[29]}} {{cpu/csr_uImm_ID_X/q_reg[30]} {{constant 0}} {cpu/csr_uImm_ID_X/q[30]}} {{cpu/csr_uImm_ID_X/q_reg[31]} {{constant 0}} {cpu/csr_uImm_ID_X/q[31]}} {{cpu/pc_select_X_WB/q_reg[0]} {{constant 0}} {cpu/pc_select_X_WB/q[0]}} {{cpu/pc_sel_jal_ID_X/q_reg[1]} {{constant 0}} {cpu/pc_sel_jal_ID_X/q[1]}} {{cpu/ctrl_ID_X/q_reg[14]} {{constant 0}} {cpu/ctrl_ID_X/q[14]}} {{cpu/ctrl_ID_X/q_reg[15]} {{constant 0}} {cpu/ctrl_ID_X/q[15]}} {{cpu/ctrl_X_WB/q_reg[1]} unloaded {cpu/ctrl_X_WB/q[1]}} {{cpu/ctrl_X_WB/q_reg[2]} unloaded {cpu/ctrl_X_WB/q[2]}} {{cpu/ctrl_X_WB/q_reg[3]} unloaded {cpu/ctrl_X_WB/q[3]}} {{cpu/ctrl_X_WB/q_reg[4]} unloaded {cpu/ctrl_X_WB/q[4]}} {{cpu/ctrl_X_WB/q_reg[5]} unloaded {cpu/ctrl_X_WB/q[5]}} {{cpu/ctrl_X_WB/q_reg[6]} unloaded {cpu/ctrl_X_WB/q[6]}} {{cpu/ctrl_X_WB/q_reg[7]} unloaded {cpu/ctrl_X_WB/q[7]}} {{cpu/ctrl_X_WB/q_reg[8]} unloaded {cpu/ctrl_X_WB/q[8]}} {{cpu/ctrl_X_WB/q_reg[9]} unloaded {cpu/ctrl_X_WB/q[9]}} {{cpu/ctrl_X_WB/q_reg[10]} unloaded {cpu/ctrl_X_WB/q[10]}} {{cpu/ctrl_X_WB/q_reg[11]} unloaded {cpu/ctrl_X_WB/q[11]}} {{cpu/ctrl_X_WB/q_reg[14]} unloaded {cpu/ctrl_X_WB/q[14]}} {{cpu/ctrl_X_WB/q_reg[15]} unloaded {cpu/ctrl_X_WB/q[15]}} {{mem/icache/next_state_reg[3]} {{constant 0}} {mem/icache/next_state[3]}} {{mem/dcache/next_state_reg[3]} {{constant 0}} {mem/dcache/next_state[3]}} {{cpu/ctrl_ID_X/q_reg[1]} unloaded {cpu/ctrl_ID_X/q[1]}} {{cpu/ctrl_ID_X/q_reg[2]} unloaded {cpu/ctrl_ID_X/q[2]}} {{cpu/ctrl_ID_X/q_reg[3]} unloaded {cpu/ctrl_ID_X/q[3]}} {{mem/dcache/state_reg[3]} {{constant 0}} {mem/dcache/state[3]}} {{mem/icache/state_reg[3]} {{constant 0}} {mem/icache/state[3]}} {mem/icache/store_write_req_reg {{constant 0}} mem/icache/store_write_req} {{cpu/instr_ID_X/q_reg[25]} unloaded {cpu/instr_ID_X/q[25]}} {{cpu/instr_ID_X/q_reg[26]} unloaded {cpu/instr_ID_X/q[26]}} {{cpu/instr_ID_X/q_reg[27]} unloaded {cpu/instr_ID_X/q[27]}} {{cpu/instr_ID_X/q_reg[28]} unloaded {cpu/instr_ID_X/q[28]}} {{cpu/instr_ID_X/q_reg[29]} unloaded {cpu/instr_ID_X/q[29]}} {{cpu/instr_ID_X/q_reg[30]} unloaded {cpu/instr_ID_X/q[30]}} {{cpu/instr_ID_X/q_reg[31]} unloaded {cpu/instr_ID_X/q[31]}} {{cpu/instr_X_WB/q_reg[15]} unloaded {cpu/instr_X_WB/q[15]}} {{cpu/instr_X_WB/q_reg[16]} unloaded {cpu/instr_X_WB/q[16]}} {{cpu/instr_X_WB/q_reg[17]} unloaded {cpu/instr_X_WB/q[17]}} {{cpu/instr_X_WB/q_reg[18]} unloaded {cpu/instr_X_WB/q[18]}} {{cpu/instr_X_WB/q_reg[19]} unloaded {cpu/instr_X_WB/q[19]}} {{cpu/instr_X_WB/q_reg[20]} unloaded {cpu/instr_X_WB/q[20]}} {{cpu/instr_X_WB/q_reg[21]} unloaded {cpu/instr_X_WB/q[21]}} {{cpu/instr_X_WB/q_reg[22]} unloaded {cpu/instr_X_WB/q[22]}} {{cpu/instr_X_WB/q_reg[23]} unloaded {cpu/instr_X_WB/q[23]}} {{cpu/instr_X_WB/q_reg[24]} unloaded {cpu/instr_X_WB/q[24]}} {{cpu/instr_X_WB/q_reg[25]} unloaded {cpu/instr_X_WB/q[25]}} {{cpu/instr_X_WB/q_reg[26]} unloaded {cpu/instr_X_WB/q[26]}} {{cpu/instr_X_WB/q_reg[27]} unloaded {cpu/instr_X_WB/q[27]}} {{cpu/instr_X_WB/q_reg[28]} unloaded {cpu/instr_X_WB/q[28]}} {{cpu/instr_X_WB/q_reg[29]} unloaded {cpu/instr_X_WB/q[29]}} {{cpu/instr_X_WB/q_reg[30]} unloaded {cpu/instr_X_WB/q[30]}} {{cpu/instr_X_WB/q_reg[31]} unloaded {cpu/instr_X_WB/q[31]}} {{mem/icache/next_state_reg[0]} transparent {mem/icache/next_state[0]}} {{mem/icache/next_state_reg[1]} transparent {mem/icache/next_state[1]}} {{mem/icache/next_state_reg[2]} transparent {mem/icache/next_state[2]}} {{mem/dcache/next_state_reg[0]} transparent {mem/dcache/next_state[0]}} {{mem/dcache/next_state_reg[1]} transparent {mem/dcache/next_state[1]}} {{mem/dcache/next_state_reg[2]} transparent {mem/dcache/next_state[2]}}}
set_db -quiet design:riscv_top .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 1141947} {cell_count 7744} {utilization  0.00} {runtime 22 40 23 39} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 1166510} {cell_count 16203} {utilization  0.00} {runtime 28 71 37 81} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 1166462} {cell_count 16196} {utilization  0.00} {runtime 13 90 22 110} }{reify {wns 2665} {tns 0} {vep 0} {area 1074834} {cell_count 8354} {utilization  0.00} {runtime 57 147 89 200} }{global_incr_map {wns 957} {tns 0} {vep 0} {area 1075706} {cell_count 8697} {utilization  0.00} {runtime 15 162 15 216} }}
set_db -quiet design:riscv_top .seq_mbci_coverage 0.0
set_db -quiet design:riscv_top .hdl_user_name riscv_top
set_db -quiet design:riscv_top .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Memory151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_arbiter.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_top.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/BranchComp.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ImmGen.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ALU.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ForwardingUnit.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/InstrKillID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/JALTargetID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ControlDec.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/PCSelect.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/MemLoadMask.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/StoreMask.v} {} {}}}
set_db -quiet design:riscv_top .verification_directory fv/riscv_top
set_db -quiet design:riscv_top .seq_reason_deleted {{mem/icache/cpu_response_valid_reg unloaded} {mem/dcache/cpu_response_valid_reg unloaded} {{cpu/bubble_X_WB/q_reg[0]} unloaded} {{mem/icache/store_data_reg[0]} {{constant 0}}} {{mem/icache/store_data_reg[1]} {{constant 0}}} {{mem/icache/store_data_reg[2]} {{constant 0}}} {{mem/icache/store_data_reg[3]} {{constant 0}}} {{mem/icache/store_data_reg[4]} {{constant 0}}} {{mem/icache/store_data_reg[5]} {{constant 0}}} {{mem/icache/store_data_reg[6]} {{constant 0}}} {{mem/icache/store_data_reg[7]} {{constant 0}}} {{mem/icache/store_data_reg[8]} {{constant 0}}} {{mem/icache/store_data_reg[9]} {{constant 0}}} {{mem/icache/store_data_reg[10]} {{constant 0}}} {{mem/icache/store_data_reg[11]} {{constant 0}}} {{mem/icache/store_data_reg[12]} {{constant 0}}} {{mem/icache/store_data_reg[13]} {{constant 0}}} {{mem/icache/store_data_reg[14]} {{constant 0}}} {{mem/icache/store_data_reg[15]} {{constant 0}}} {{mem/icache/store_data_reg[16]} {{constant 0}}} {{mem/icache/store_data_reg[17]} {{constant 0}}} {{mem/icache/store_data_reg[18]} {{constant 0}}} {{mem/icache/store_data_reg[19]} {{constant 0}}} {{mem/icache/store_data_reg[20]} {{constant 0}}} {{mem/icache/store_data_reg[21]} {{constant 0}}} {{mem/icache/store_data_reg[22]} {{constant 0}}} {{mem/icache/store_data_reg[23]} {{constant 0}}} {{mem/icache/store_data_reg[24]} {{constant 0}}} {{mem/icache/store_data_reg[25]} {{constant 0}}} {{mem/icache/store_data_reg[26]} {{constant 0}}} {{mem/icache/store_data_reg[27]} {{constant 0}}} {{mem/icache/store_data_reg[28]} {{constant 0}}} {{mem/icache/store_data_reg[29]} {{constant 0}}} {{mem/icache/store_data_reg[30]} {{constant 0}}} {{mem/icache/store_data_reg[31]} {{constant 0}}} {{mem/icache/store_word_mask_reg[0]} {{constant 0}}} {{mem/icache/store_word_mask_reg[1]} {{constant 0}}} {{mem/icache/store_word_mask_reg[2]} {{constant 0}}} {{mem/icache/store_word_mask_reg[3]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[5]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[6]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[7]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[8]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[9]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[10]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[11]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[12]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[13]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[14]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[15]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[16]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[17]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[18]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[19]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[20]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[21]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[22]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[23]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[24]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[25]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[26]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[27]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[28]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[29]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[30]} {{constant 0}}} {{cpu/csr_uImm_ID_X/q_reg[31]} {{constant 0}}} {{cpu/pc_select_X_WB/q_reg[0]} {{constant 0}}} {{cpu/pc_sel_jal_ID_X/q_reg[1]} {{constant 0}}} {{cpu/ctrl_ID_X/q_reg[14]} {{constant 0}}} {{cpu/ctrl_ID_X/q_reg[15]} {{constant 0}}} {{cpu/ctrl_X_WB/q_reg[1]} unloaded} {{cpu/ctrl_X_WB/q_reg[2]} unloaded} {{cpu/ctrl_X_WB/q_reg[3]} unloaded} {{cpu/ctrl_X_WB/q_reg[4]} unloaded} {{cpu/ctrl_X_WB/q_reg[5]} unloaded} {{cpu/ctrl_X_WB/q_reg[6]} unloaded} {{cpu/ctrl_X_WB/q_reg[7]} unloaded} {{cpu/ctrl_X_WB/q_reg[8]} unloaded} {{cpu/ctrl_X_WB/q_reg[9]} unloaded} {{cpu/ctrl_X_WB/q_reg[10]} unloaded} {{cpu/ctrl_X_WB/q_reg[11]} unloaded} {{cpu/ctrl_X_WB/q_reg[14]} unloaded} {{cpu/ctrl_X_WB/q_reg[15]} unloaded} {{mem/icache/next_state_reg[3]} {{constant 0}}} {{mem/dcache/next_state_reg[3]} {{constant 0}}} {{cpu/ctrl_ID_X/q_reg[1]} unloaded} {{cpu/ctrl_ID_X/q_reg[2]} unloaded} {{cpu/ctrl_ID_X/q_reg[3]} unloaded} {{mem/dcache/state_reg[3]} {{constant 0}}} {{mem/icache/state_reg[3]} {{constant 0}}} {mem/icache/store_write_req_reg {{constant 0}}} {{cpu/instr_ID_X/q_reg[25]} unloaded} {{cpu/instr_ID_X/q_reg[26]} unloaded} {{cpu/instr_ID_X/q_reg[27]} unloaded} {{cpu/instr_ID_X/q_reg[28]} unloaded} {{cpu/instr_ID_X/q_reg[29]} unloaded} {{cpu/instr_ID_X/q_reg[30]} unloaded} {{cpu/instr_ID_X/q_reg[31]} unloaded} {{cpu/instr_X_WB/q_reg[15]} unloaded} {{cpu/instr_X_WB/q_reg[16]} unloaded} {{cpu/instr_X_WB/q_reg[17]} unloaded} {{cpu/instr_X_WB/q_reg[18]} unloaded} {{cpu/instr_X_WB/q_reg[19]} unloaded} {{cpu/instr_X_WB/q_reg[20]} unloaded} {{cpu/instr_X_WB/q_reg[21]} unloaded} {{cpu/instr_X_WB/q_reg[22]} unloaded} {{cpu/instr_X_WB/q_reg[23]} unloaded} {{cpu/instr_X_WB/q_reg[24]} unloaded} {{cpu/instr_X_WB/q_reg[25]} unloaded} {{cpu/instr_X_WB/q_reg[26]} unloaded} {{cpu/instr_X_WB/q_reg[27]} unloaded} {{cpu/instr_X_WB/q_reg[28]} unloaded} {{cpu/instr_X_WB/q_reg[29]} unloaded} {{cpu/instr_X_WB/q_reg[30]} unloaded} {{cpu/instr_X_WB/q_reg[31]} unloaded} {{mem/icache/next_state_reg[0]} transparent} {{mem/icache/next_state_reg[1]} transparent} {{mem/icache/next_state_reg[2]} transparent} {{mem/dcache/next_state_reg[0]} transparent} {{mem/dcache/next_state_reg[1]} transparent} {{mem/dcache/next_state_reg[2]} transparent}}
set_db -quiet design:riscv_top .lp_clock_gating_min_flops 3
set_db -quiet design:riscv_top .lp_clock_gating_max_flops inf
set_db -quiet port:riscv_top/clk .original_name clk
set_db -quiet port:riscv_top/reset .original_name reset
set_db -quiet port:riscv_top/mem_req_ready .original_name mem_req_ready
set_db -quiet port:riscv_top/mem_req_data_ready .original_name mem_req_data_ready
set_db -quiet port:riscv_top/mem_resp_valid .original_name mem_resp_valid
set_db -quiet {port:riscv_top/mem_resp_tag[4]} .original_name {mem_resp_tag[4]}
set_db -quiet {port:riscv_top/mem_resp_tag[3]} .original_name {mem_resp_tag[3]}
set_db -quiet {port:riscv_top/mem_resp_tag[2]} .original_name {mem_resp_tag[2]}
set_db -quiet {port:riscv_top/mem_resp_tag[1]} .original_name {mem_resp_tag[1]}
set_db -quiet {port:riscv_top/mem_resp_tag[0]} .original_name {mem_resp_tag[0]}
set_db -quiet {port:riscv_top/mem_resp_data[127]} .original_name {mem_resp_data[127]}
set_db -quiet {port:riscv_top/mem_resp_data[126]} .original_name {mem_resp_data[126]}
set_db -quiet {port:riscv_top/mem_resp_data[125]} .original_name {mem_resp_data[125]}
set_db -quiet {port:riscv_top/mem_resp_data[124]} .original_name {mem_resp_data[124]}
set_db -quiet {port:riscv_top/mem_resp_data[123]} .original_name {mem_resp_data[123]}
set_db -quiet {port:riscv_top/mem_resp_data[122]} .original_name {mem_resp_data[122]}
set_db -quiet {port:riscv_top/mem_resp_data[121]} .original_name {mem_resp_data[121]}
set_db -quiet {port:riscv_top/mem_resp_data[120]} .original_name {mem_resp_data[120]}
set_db -quiet {port:riscv_top/mem_resp_data[119]} .original_name {mem_resp_data[119]}
set_db -quiet {port:riscv_top/mem_resp_data[118]} .original_name {mem_resp_data[118]}
set_db -quiet {port:riscv_top/mem_resp_data[117]} .original_name {mem_resp_data[117]}
set_db -quiet {port:riscv_top/mem_resp_data[116]} .original_name {mem_resp_data[116]}
set_db -quiet {port:riscv_top/mem_resp_data[115]} .original_name {mem_resp_data[115]}
set_db -quiet {port:riscv_top/mem_resp_data[114]} .original_name {mem_resp_data[114]}
set_db -quiet {port:riscv_top/mem_resp_data[113]} .original_name {mem_resp_data[113]}
set_db -quiet {port:riscv_top/mem_resp_data[112]} .original_name {mem_resp_data[112]}
set_db -quiet {port:riscv_top/mem_resp_data[111]} .original_name {mem_resp_data[111]}
set_db -quiet {port:riscv_top/mem_resp_data[110]} .original_name {mem_resp_data[110]}
set_db -quiet {port:riscv_top/mem_resp_data[109]} .original_name {mem_resp_data[109]}
set_db -quiet {port:riscv_top/mem_resp_data[108]} .original_name {mem_resp_data[108]}
set_db -quiet {port:riscv_top/mem_resp_data[107]} .original_name {mem_resp_data[107]}
set_db -quiet {port:riscv_top/mem_resp_data[106]} .original_name {mem_resp_data[106]}
set_db -quiet {port:riscv_top/mem_resp_data[105]} .original_name {mem_resp_data[105]}
set_db -quiet {port:riscv_top/mem_resp_data[104]} .original_name {mem_resp_data[104]}
set_db -quiet {port:riscv_top/mem_resp_data[103]} .original_name {mem_resp_data[103]}
set_db -quiet {port:riscv_top/mem_resp_data[102]} .original_name {mem_resp_data[102]}
set_db -quiet {port:riscv_top/mem_resp_data[101]} .original_name {mem_resp_data[101]}
set_db -quiet {port:riscv_top/mem_resp_data[100]} .original_name {mem_resp_data[100]}
set_db -quiet {port:riscv_top/mem_resp_data[99]} .original_name {mem_resp_data[99]}
set_db -quiet {port:riscv_top/mem_resp_data[98]} .original_name {mem_resp_data[98]}
set_db -quiet {port:riscv_top/mem_resp_data[97]} .original_name {mem_resp_data[97]}
set_db -quiet {port:riscv_top/mem_resp_data[96]} .original_name {mem_resp_data[96]}
set_db -quiet {port:riscv_top/mem_resp_data[95]} .original_name {mem_resp_data[95]}
set_db -quiet {port:riscv_top/mem_resp_data[94]} .original_name {mem_resp_data[94]}
set_db -quiet {port:riscv_top/mem_resp_data[93]} .original_name {mem_resp_data[93]}
set_db -quiet {port:riscv_top/mem_resp_data[92]} .original_name {mem_resp_data[92]}
set_db -quiet {port:riscv_top/mem_resp_data[91]} .original_name {mem_resp_data[91]}
set_db -quiet {port:riscv_top/mem_resp_data[90]} .original_name {mem_resp_data[90]}
set_db -quiet {port:riscv_top/mem_resp_data[89]} .original_name {mem_resp_data[89]}
set_db -quiet {port:riscv_top/mem_resp_data[88]} .original_name {mem_resp_data[88]}
set_db -quiet {port:riscv_top/mem_resp_data[87]} .original_name {mem_resp_data[87]}
set_db -quiet {port:riscv_top/mem_resp_data[86]} .original_name {mem_resp_data[86]}
set_db -quiet {port:riscv_top/mem_resp_data[85]} .original_name {mem_resp_data[85]}
set_db -quiet {port:riscv_top/mem_resp_data[84]} .original_name {mem_resp_data[84]}
set_db -quiet {port:riscv_top/mem_resp_data[83]} .original_name {mem_resp_data[83]}
set_db -quiet {port:riscv_top/mem_resp_data[82]} .original_name {mem_resp_data[82]}
set_db -quiet {port:riscv_top/mem_resp_data[81]} .original_name {mem_resp_data[81]}
set_db -quiet {port:riscv_top/mem_resp_data[80]} .original_name {mem_resp_data[80]}
set_db -quiet {port:riscv_top/mem_resp_data[79]} .original_name {mem_resp_data[79]}
set_db -quiet {port:riscv_top/mem_resp_data[78]} .original_name {mem_resp_data[78]}
set_db -quiet {port:riscv_top/mem_resp_data[77]} .original_name {mem_resp_data[77]}
set_db -quiet {port:riscv_top/mem_resp_data[76]} .original_name {mem_resp_data[76]}
set_db -quiet {port:riscv_top/mem_resp_data[75]} .original_name {mem_resp_data[75]}
set_db -quiet {port:riscv_top/mem_resp_data[74]} .original_name {mem_resp_data[74]}
set_db -quiet {port:riscv_top/mem_resp_data[73]} .original_name {mem_resp_data[73]}
set_db -quiet {port:riscv_top/mem_resp_data[72]} .original_name {mem_resp_data[72]}
set_db -quiet {port:riscv_top/mem_resp_data[71]} .original_name {mem_resp_data[71]}
set_db -quiet {port:riscv_top/mem_resp_data[70]} .original_name {mem_resp_data[70]}
set_db -quiet {port:riscv_top/mem_resp_data[69]} .original_name {mem_resp_data[69]}
set_db -quiet {port:riscv_top/mem_resp_data[68]} .original_name {mem_resp_data[68]}
set_db -quiet {port:riscv_top/mem_resp_data[67]} .original_name {mem_resp_data[67]}
set_db -quiet {port:riscv_top/mem_resp_data[66]} .original_name {mem_resp_data[66]}
set_db -quiet {port:riscv_top/mem_resp_data[65]} .original_name {mem_resp_data[65]}
set_db -quiet {port:riscv_top/mem_resp_data[64]} .original_name {mem_resp_data[64]}
set_db -quiet {port:riscv_top/mem_resp_data[63]} .original_name {mem_resp_data[63]}
set_db -quiet {port:riscv_top/mem_resp_data[62]} .original_name {mem_resp_data[62]}
set_db -quiet {port:riscv_top/mem_resp_data[61]} .original_name {mem_resp_data[61]}
set_db -quiet {port:riscv_top/mem_resp_data[60]} .original_name {mem_resp_data[60]}
set_db -quiet {port:riscv_top/mem_resp_data[59]} .original_name {mem_resp_data[59]}
set_db -quiet {port:riscv_top/mem_resp_data[58]} .original_name {mem_resp_data[58]}
set_db -quiet {port:riscv_top/mem_resp_data[57]} .original_name {mem_resp_data[57]}
set_db -quiet {port:riscv_top/mem_resp_data[56]} .original_name {mem_resp_data[56]}
set_db -quiet {port:riscv_top/mem_resp_data[55]} .original_name {mem_resp_data[55]}
set_db -quiet {port:riscv_top/mem_resp_data[54]} .original_name {mem_resp_data[54]}
set_db -quiet {port:riscv_top/mem_resp_data[53]} .original_name {mem_resp_data[53]}
set_db -quiet {port:riscv_top/mem_resp_data[52]} .original_name {mem_resp_data[52]}
set_db -quiet {port:riscv_top/mem_resp_data[51]} .original_name {mem_resp_data[51]}
set_db -quiet {port:riscv_top/mem_resp_data[50]} .original_name {mem_resp_data[50]}
set_db -quiet {port:riscv_top/mem_resp_data[49]} .original_name {mem_resp_data[49]}
set_db -quiet {port:riscv_top/mem_resp_data[48]} .original_name {mem_resp_data[48]}
set_db -quiet {port:riscv_top/mem_resp_data[47]} .original_name {mem_resp_data[47]}
set_db -quiet {port:riscv_top/mem_resp_data[46]} .original_name {mem_resp_data[46]}
set_db -quiet {port:riscv_top/mem_resp_data[45]} .original_name {mem_resp_data[45]}
set_db -quiet {port:riscv_top/mem_resp_data[44]} .original_name {mem_resp_data[44]}
set_db -quiet {port:riscv_top/mem_resp_data[43]} .original_name {mem_resp_data[43]}
set_db -quiet {port:riscv_top/mem_resp_data[42]} .original_name {mem_resp_data[42]}
set_db -quiet {port:riscv_top/mem_resp_data[41]} .original_name {mem_resp_data[41]}
set_db -quiet {port:riscv_top/mem_resp_data[40]} .original_name {mem_resp_data[40]}
set_db -quiet {port:riscv_top/mem_resp_data[39]} .original_name {mem_resp_data[39]}
set_db -quiet {port:riscv_top/mem_resp_data[38]} .original_name {mem_resp_data[38]}
set_db -quiet {port:riscv_top/mem_resp_data[37]} .original_name {mem_resp_data[37]}
set_db -quiet {port:riscv_top/mem_resp_data[36]} .original_name {mem_resp_data[36]}
set_db -quiet {port:riscv_top/mem_resp_data[35]} .original_name {mem_resp_data[35]}
set_db -quiet {port:riscv_top/mem_resp_data[34]} .original_name {mem_resp_data[34]}
set_db -quiet {port:riscv_top/mem_resp_data[33]} .original_name {mem_resp_data[33]}
set_db -quiet {port:riscv_top/mem_resp_data[32]} .original_name {mem_resp_data[32]}
set_db -quiet {port:riscv_top/mem_resp_data[31]} .original_name {mem_resp_data[31]}
set_db -quiet {port:riscv_top/mem_resp_data[30]} .original_name {mem_resp_data[30]}
set_db -quiet {port:riscv_top/mem_resp_data[29]} .original_name {mem_resp_data[29]}
set_db -quiet {port:riscv_top/mem_resp_data[28]} .original_name {mem_resp_data[28]}
set_db -quiet {port:riscv_top/mem_resp_data[27]} .original_name {mem_resp_data[27]}
set_db -quiet {port:riscv_top/mem_resp_data[26]} .original_name {mem_resp_data[26]}
set_db -quiet {port:riscv_top/mem_resp_data[25]} .original_name {mem_resp_data[25]}
set_db -quiet {port:riscv_top/mem_resp_data[24]} .original_name {mem_resp_data[24]}
set_db -quiet {port:riscv_top/mem_resp_data[23]} .original_name {mem_resp_data[23]}
set_db -quiet {port:riscv_top/mem_resp_data[22]} .original_name {mem_resp_data[22]}
set_db -quiet {port:riscv_top/mem_resp_data[21]} .original_name {mem_resp_data[21]}
set_db -quiet {port:riscv_top/mem_resp_data[20]} .original_name {mem_resp_data[20]}
set_db -quiet {port:riscv_top/mem_resp_data[19]} .original_name {mem_resp_data[19]}
set_db -quiet {port:riscv_top/mem_resp_data[18]} .original_name {mem_resp_data[18]}
set_db -quiet {port:riscv_top/mem_resp_data[17]} .original_name {mem_resp_data[17]}
set_db -quiet {port:riscv_top/mem_resp_data[16]} .original_name {mem_resp_data[16]}
set_db -quiet {port:riscv_top/mem_resp_data[15]} .original_name {mem_resp_data[15]}
set_db -quiet {port:riscv_top/mem_resp_data[14]} .original_name {mem_resp_data[14]}
set_db -quiet {port:riscv_top/mem_resp_data[13]} .original_name {mem_resp_data[13]}
set_db -quiet {port:riscv_top/mem_resp_data[12]} .original_name {mem_resp_data[12]}
set_db -quiet {port:riscv_top/mem_resp_data[11]} .original_name {mem_resp_data[11]}
set_db -quiet {port:riscv_top/mem_resp_data[10]} .original_name {mem_resp_data[10]}
set_db -quiet {port:riscv_top/mem_resp_data[9]} .original_name {mem_resp_data[9]}
set_db -quiet {port:riscv_top/mem_resp_data[8]} .original_name {mem_resp_data[8]}
set_db -quiet {port:riscv_top/mem_resp_data[7]} .original_name {mem_resp_data[7]}
set_db -quiet {port:riscv_top/mem_resp_data[6]} .original_name {mem_resp_data[6]}
set_db -quiet {port:riscv_top/mem_resp_data[5]} .original_name {mem_resp_data[5]}
set_db -quiet {port:riscv_top/mem_resp_data[4]} .original_name {mem_resp_data[4]}
set_db -quiet {port:riscv_top/mem_resp_data[3]} .original_name {mem_resp_data[3]}
set_db -quiet {port:riscv_top/mem_resp_data[2]} .original_name {mem_resp_data[2]}
set_db -quiet {port:riscv_top/mem_resp_data[1]} .original_name {mem_resp_data[1]}
set_db -quiet {port:riscv_top/mem_resp_data[0]} .original_name {mem_resp_data[0]}
set_db -quiet port:riscv_top/mem_req_valid .external_pin_cap_min 1000.0
set_db -quiet port:riscv_top/mem_req_valid .external_capacitance_max {1000.0 1000.0}
set_db -quiet port:riscv_top/mem_req_valid .external_capacitance_min 1000.0
set_db -quiet port:riscv_top/mem_req_valid .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:riscv_top/mem_req_valid .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:riscv_top/mem_req_valid .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:riscv_top/mem_req_valid .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:riscv_top/mem_req_valid .original_name mem_req_valid
set_db -quiet port:riscv_top/mem_req_valid .external_pin_cap {1000.0 1000.0}
set_db -quiet port:riscv_top/mem_req_rw .external_pin_cap_min 1000.0
set_db -quiet port:riscv_top/mem_req_rw .external_capacitance_max {1000.0 1000.0}
set_db -quiet port:riscv_top/mem_req_rw .external_capacitance_min 1000.0
set_db -quiet port:riscv_top/mem_req_rw .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:riscv_top/mem_req_rw .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:riscv_top/mem_req_rw .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:riscv_top/mem_req_rw .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:riscv_top/mem_req_rw .original_name mem_req_rw
set_db -quiet port:riscv_top/mem_req_rw .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .original_name {mem_req_addr[27]}
set_db -quiet {port:riscv_top/mem_req_addr[27]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .original_name {mem_req_addr[26]}
set_db -quiet {port:riscv_top/mem_req_addr[26]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .original_name {mem_req_addr[25]}
set_db -quiet {port:riscv_top/mem_req_addr[25]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .original_name {mem_req_addr[24]}
set_db -quiet {port:riscv_top/mem_req_addr[24]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .original_name {mem_req_addr[23]}
set_db -quiet {port:riscv_top/mem_req_addr[23]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .original_name {mem_req_addr[22]}
set_db -quiet {port:riscv_top/mem_req_addr[22]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .original_name {mem_req_addr[21]}
set_db -quiet {port:riscv_top/mem_req_addr[21]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .original_name {mem_req_addr[20]}
set_db -quiet {port:riscv_top/mem_req_addr[20]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .original_name {mem_req_addr[19]}
set_db -quiet {port:riscv_top/mem_req_addr[19]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .original_name {mem_req_addr[18]}
set_db -quiet {port:riscv_top/mem_req_addr[18]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .original_name {mem_req_addr[17]}
set_db -quiet {port:riscv_top/mem_req_addr[17]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .original_name {mem_req_addr[16]}
set_db -quiet {port:riscv_top/mem_req_addr[16]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .original_name {mem_req_addr[15]}
set_db -quiet {port:riscv_top/mem_req_addr[15]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .original_name {mem_req_addr[14]}
set_db -quiet {port:riscv_top/mem_req_addr[14]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .original_name {mem_req_addr[13]}
set_db -quiet {port:riscv_top/mem_req_addr[13]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .original_name {mem_req_addr[12]}
set_db -quiet {port:riscv_top/mem_req_addr[12]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .original_name {mem_req_addr[11]}
set_db -quiet {port:riscv_top/mem_req_addr[11]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .original_name {mem_req_addr[10]}
set_db -quiet {port:riscv_top/mem_req_addr[10]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .original_name {mem_req_addr[9]}
set_db -quiet {port:riscv_top/mem_req_addr[9]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .original_name {mem_req_addr[8]}
set_db -quiet {port:riscv_top/mem_req_addr[8]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .original_name {mem_req_addr[7]}
set_db -quiet {port:riscv_top/mem_req_addr[7]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .original_name {mem_req_addr[6]}
set_db -quiet {port:riscv_top/mem_req_addr[6]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .original_name {mem_req_addr[5]}
set_db -quiet {port:riscv_top/mem_req_addr[5]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .original_name {mem_req_addr[4]}
set_db -quiet {port:riscv_top/mem_req_addr[4]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .original_name {mem_req_addr[3]}
set_db -quiet {port:riscv_top/mem_req_addr[3]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .original_name {mem_req_addr[2]}
set_db -quiet {port:riscv_top/mem_req_addr[2]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .original_name {mem_req_addr[1]}
set_db -quiet {port:riscv_top/mem_req_addr[1]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .original_name {mem_req_addr[0]}
set_db -quiet {port:riscv_top/mem_req_addr[0]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .original_name {mem_req_tag[4]}
set_db -quiet {port:riscv_top/mem_req_tag[4]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .original_name {mem_req_tag[3]}
set_db -quiet {port:riscv_top/mem_req_tag[3]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .original_name {mem_req_tag[2]}
set_db -quiet {port:riscv_top/mem_req_tag[2]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .original_name {mem_req_tag[1]}
set_db -quiet {port:riscv_top/mem_req_tag[1]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .original_name {mem_req_tag[0]}
set_db -quiet {port:riscv_top/mem_req_tag[0]} .external_pin_cap {1000.0 1000.0}
set_db -quiet port:riscv_top/mem_req_data_valid .external_pin_cap_min 1000.0
set_db -quiet port:riscv_top/mem_req_data_valid .external_capacitance_max {1000.0 1000.0}
set_db -quiet port:riscv_top/mem_req_data_valid .external_capacitance_min 1000.0
set_db -quiet port:riscv_top/mem_req_data_valid .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:riscv_top/mem_req_data_valid .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet port:riscv_top/mem_req_data_valid .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:riscv_top/mem_req_data_valid .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet port:riscv_top/mem_req_data_valid .original_name mem_req_data_valid
set_db -quiet port:riscv_top/mem_req_data_valid .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .original_name {mem_req_data_bits[127]}
set_db -quiet {port:riscv_top/mem_req_data_bits[127]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .original_name {mem_req_data_bits[126]}
set_db -quiet {port:riscv_top/mem_req_data_bits[126]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .original_name {mem_req_data_bits[125]}
set_db -quiet {port:riscv_top/mem_req_data_bits[125]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .original_name {mem_req_data_bits[124]}
set_db -quiet {port:riscv_top/mem_req_data_bits[124]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .original_name {mem_req_data_bits[123]}
set_db -quiet {port:riscv_top/mem_req_data_bits[123]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .original_name {mem_req_data_bits[122]}
set_db -quiet {port:riscv_top/mem_req_data_bits[122]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .original_name {mem_req_data_bits[121]}
set_db -quiet {port:riscv_top/mem_req_data_bits[121]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .original_name {mem_req_data_bits[120]}
set_db -quiet {port:riscv_top/mem_req_data_bits[120]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .original_name {mem_req_data_bits[119]}
set_db -quiet {port:riscv_top/mem_req_data_bits[119]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .original_name {mem_req_data_bits[118]}
set_db -quiet {port:riscv_top/mem_req_data_bits[118]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .original_name {mem_req_data_bits[117]}
set_db -quiet {port:riscv_top/mem_req_data_bits[117]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .original_name {mem_req_data_bits[116]}
set_db -quiet {port:riscv_top/mem_req_data_bits[116]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .original_name {mem_req_data_bits[115]}
set_db -quiet {port:riscv_top/mem_req_data_bits[115]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .original_name {mem_req_data_bits[114]}
set_db -quiet {port:riscv_top/mem_req_data_bits[114]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .original_name {mem_req_data_bits[113]}
set_db -quiet {port:riscv_top/mem_req_data_bits[113]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .original_name {mem_req_data_bits[112]}
set_db -quiet {port:riscv_top/mem_req_data_bits[112]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .original_name {mem_req_data_bits[111]}
set_db -quiet {port:riscv_top/mem_req_data_bits[111]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .original_name {mem_req_data_bits[110]}
set_db -quiet {port:riscv_top/mem_req_data_bits[110]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .original_name {mem_req_data_bits[109]}
set_db -quiet {port:riscv_top/mem_req_data_bits[109]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .original_name {mem_req_data_bits[108]}
set_db -quiet {port:riscv_top/mem_req_data_bits[108]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .original_name {mem_req_data_bits[107]}
set_db -quiet {port:riscv_top/mem_req_data_bits[107]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .original_name {mem_req_data_bits[106]}
set_db -quiet {port:riscv_top/mem_req_data_bits[106]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .original_name {mem_req_data_bits[105]}
set_db -quiet {port:riscv_top/mem_req_data_bits[105]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .original_name {mem_req_data_bits[104]}
set_db -quiet {port:riscv_top/mem_req_data_bits[104]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .original_name {mem_req_data_bits[103]}
set_db -quiet {port:riscv_top/mem_req_data_bits[103]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .original_name {mem_req_data_bits[102]}
set_db -quiet {port:riscv_top/mem_req_data_bits[102]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .original_name {mem_req_data_bits[101]}
set_db -quiet {port:riscv_top/mem_req_data_bits[101]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .original_name {mem_req_data_bits[100]}
set_db -quiet {port:riscv_top/mem_req_data_bits[100]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .original_name {mem_req_data_bits[99]}
set_db -quiet {port:riscv_top/mem_req_data_bits[99]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .original_name {mem_req_data_bits[98]}
set_db -quiet {port:riscv_top/mem_req_data_bits[98]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .original_name {mem_req_data_bits[97]}
set_db -quiet {port:riscv_top/mem_req_data_bits[97]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .original_name {mem_req_data_bits[96]}
set_db -quiet {port:riscv_top/mem_req_data_bits[96]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .original_name {mem_req_data_bits[95]}
set_db -quiet {port:riscv_top/mem_req_data_bits[95]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .original_name {mem_req_data_bits[94]}
set_db -quiet {port:riscv_top/mem_req_data_bits[94]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .original_name {mem_req_data_bits[93]}
set_db -quiet {port:riscv_top/mem_req_data_bits[93]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .original_name {mem_req_data_bits[92]}
set_db -quiet {port:riscv_top/mem_req_data_bits[92]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .original_name {mem_req_data_bits[91]}
set_db -quiet {port:riscv_top/mem_req_data_bits[91]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .original_name {mem_req_data_bits[90]}
set_db -quiet {port:riscv_top/mem_req_data_bits[90]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .original_name {mem_req_data_bits[89]}
set_db -quiet {port:riscv_top/mem_req_data_bits[89]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .original_name {mem_req_data_bits[88]}
set_db -quiet {port:riscv_top/mem_req_data_bits[88]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .original_name {mem_req_data_bits[87]}
set_db -quiet {port:riscv_top/mem_req_data_bits[87]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .original_name {mem_req_data_bits[86]}
set_db -quiet {port:riscv_top/mem_req_data_bits[86]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .original_name {mem_req_data_bits[85]}
set_db -quiet {port:riscv_top/mem_req_data_bits[85]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .original_name {mem_req_data_bits[84]}
set_db -quiet {port:riscv_top/mem_req_data_bits[84]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .original_name {mem_req_data_bits[83]}
set_db -quiet {port:riscv_top/mem_req_data_bits[83]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .original_name {mem_req_data_bits[82]}
set_db -quiet {port:riscv_top/mem_req_data_bits[82]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .original_name {mem_req_data_bits[81]}
set_db -quiet {port:riscv_top/mem_req_data_bits[81]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .original_name {mem_req_data_bits[80]}
set_db -quiet {port:riscv_top/mem_req_data_bits[80]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .original_name {mem_req_data_bits[79]}
set_db -quiet {port:riscv_top/mem_req_data_bits[79]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .original_name {mem_req_data_bits[78]}
set_db -quiet {port:riscv_top/mem_req_data_bits[78]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .original_name {mem_req_data_bits[77]}
set_db -quiet {port:riscv_top/mem_req_data_bits[77]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .original_name {mem_req_data_bits[76]}
set_db -quiet {port:riscv_top/mem_req_data_bits[76]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .original_name {mem_req_data_bits[75]}
set_db -quiet {port:riscv_top/mem_req_data_bits[75]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .original_name {mem_req_data_bits[74]}
set_db -quiet {port:riscv_top/mem_req_data_bits[74]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .original_name {mem_req_data_bits[73]}
set_db -quiet {port:riscv_top/mem_req_data_bits[73]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .original_name {mem_req_data_bits[72]}
set_db -quiet {port:riscv_top/mem_req_data_bits[72]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .original_name {mem_req_data_bits[71]}
set_db -quiet {port:riscv_top/mem_req_data_bits[71]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .original_name {mem_req_data_bits[70]}
set_db -quiet {port:riscv_top/mem_req_data_bits[70]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .original_name {mem_req_data_bits[69]}
set_db -quiet {port:riscv_top/mem_req_data_bits[69]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .original_name {mem_req_data_bits[68]}
set_db -quiet {port:riscv_top/mem_req_data_bits[68]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .original_name {mem_req_data_bits[67]}
set_db -quiet {port:riscv_top/mem_req_data_bits[67]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .original_name {mem_req_data_bits[66]}
set_db -quiet {port:riscv_top/mem_req_data_bits[66]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .original_name {mem_req_data_bits[65]}
set_db -quiet {port:riscv_top/mem_req_data_bits[65]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .original_name {mem_req_data_bits[64]}
set_db -quiet {port:riscv_top/mem_req_data_bits[64]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .original_name {mem_req_data_bits[63]}
set_db -quiet {port:riscv_top/mem_req_data_bits[63]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .original_name {mem_req_data_bits[62]}
set_db -quiet {port:riscv_top/mem_req_data_bits[62]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .original_name {mem_req_data_bits[61]}
set_db -quiet {port:riscv_top/mem_req_data_bits[61]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .original_name {mem_req_data_bits[60]}
set_db -quiet {port:riscv_top/mem_req_data_bits[60]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .original_name {mem_req_data_bits[59]}
set_db -quiet {port:riscv_top/mem_req_data_bits[59]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .original_name {mem_req_data_bits[58]}
set_db -quiet {port:riscv_top/mem_req_data_bits[58]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .original_name {mem_req_data_bits[57]}
set_db -quiet {port:riscv_top/mem_req_data_bits[57]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .original_name {mem_req_data_bits[56]}
set_db -quiet {port:riscv_top/mem_req_data_bits[56]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .original_name {mem_req_data_bits[55]}
set_db -quiet {port:riscv_top/mem_req_data_bits[55]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .original_name {mem_req_data_bits[54]}
set_db -quiet {port:riscv_top/mem_req_data_bits[54]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .original_name {mem_req_data_bits[53]}
set_db -quiet {port:riscv_top/mem_req_data_bits[53]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .original_name {mem_req_data_bits[52]}
set_db -quiet {port:riscv_top/mem_req_data_bits[52]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .original_name {mem_req_data_bits[51]}
set_db -quiet {port:riscv_top/mem_req_data_bits[51]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .original_name {mem_req_data_bits[50]}
set_db -quiet {port:riscv_top/mem_req_data_bits[50]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .original_name {mem_req_data_bits[49]}
set_db -quiet {port:riscv_top/mem_req_data_bits[49]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .original_name {mem_req_data_bits[48]}
set_db -quiet {port:riscv_top/mem_req_data_bits[48]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .original_name {mem_req_data_bits[47]}
set_db -quiet {port:riscv_top/mem_req_data_bits[47]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .original_name {mem_req_data_bits[46]}
set_db -quiet {port:riscv_top/mem_req_data_bits[46]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .original_name {mem_req_data_bits[45]}
set_db -quiet {port:riscv_top/mem_req_data_bits[45]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .original_name {mem_req_data_bits[44]}
set_db -quiet {port:riscv_top/mem_req_data_bits[44]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .original_name {mem_req_data_bits[43]}
set_db -quiet {port:riscv_top/mem_req_data_bits[43]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .original_name {mem_req_data_bits[42]}
set_db -quiet {port:riscv_top/mem_req_data_bits[42]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .original_name {mem_req_data_bits[41]}
set_db -quiet {port:riscv_top/mem_req_data_bits[41]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .original_name {mem_req_data_bits[40]}
set_db -quiet {port:riscv_top/mem_req_data_bits[40]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .original_name {mem_req_data_bits[39]}
set_db -quiet {port:riscv_top/mem_req_data_bits[39]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .original_name {mem_req_data_bits[38]}
set_db -quiet {port:riscv_top/mem_req_data_bits[38]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .original_name {mem_req_data_bits[37]}
set_db -quiet {port:riscv_top/mem_req_data_bits[37]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .original_name {mem_req_data_bits[36]}
set_db -quiet {port:riscv_top/mem_req_data_bits[36]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .original_name {mem_req_data_bits[35]}
set_db -quiet {port:riscv_top/mem_req_data_bits[35]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .original_name {mem_req_data_bits[34]}
set_db -quiet {port:riscv_top/mem_req_data_bits[34]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .original_name {mem_req_data_bits[33]}
set_db -quiet {port:riscv_top/mem_req_data_bits[33]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .original_name {mem_req_data_bits[32]}
set_db -quiet {port:riscv_top/mem_req_data_bits[32]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .original_name {mem_req_data_bits[31]}
set_db -quiet {port:riscv_top/mem_req_data_bits[31]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .original_name {mem_req_data_bits[30]}
set_db -quiet {port:riscv_top/mem_req_data_bits[30]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .original_name {mem_req_data_bits[29]}
set_db -quiet {port:riscv_top/mem_req_data_bits[29]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .original_name {mem_req_data_bits[28]}
set_db -quiet {port:riscv_top/mem_req_data_bits[28]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .original_name {mem_req_data_bits[27]}
set_db -quiet {port:riscv_top/mem_req_data_bits[27]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .original_name {mem_req_data_bits[26]}
set_db -quiet {port:riscv_top/mem_req_data_bits[26]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .original_name {mem_req_data_bits[25]}
set_db -quiet {port:riscv_top/mem_req_data_bits[25]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .original_name {mem_req_data_bits[24]}
set_db -quiet {port:riscv_top/mem_req_data_bits[24]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .original_name {mem_req_data_bits[23]}
set_db -quiet {port:riscv_top/mem_req_data_bits[23]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .original_name {mem_req_data_bits[22]}
set_db -quiet {port:riscv_top/mem_req_data_bits[22]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .original_name {mem_req_data_bits[21]}
set_db -quiet {port:riscv_top/mem_req_data_bits[21]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .original_name {mem_req_data_bits[20]}
set_db -quiet {port:riscv_top/mem_req_data_bits[20]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .original_name {mem_req_data_bits[19]}
set_db -quiet {port:riscv_top/mem_req_data_bits[19]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .original_name {mem_req_data_bits[18]}
set_db -quiet {port:riscv_top/mem_req_data_bits[18]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .original_name {mem_req_data_bits[17]}
set_db -quiet {port:riscv_top/mem_req_data_bits[17]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .original_name {mem_req_data_bits[16]}
set_db -quiet {port:riscv_top/mem_req_data_bits[16]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .original_name {mem_req_data_bits[15]}
set_db -quiet {port:riscv_top/mem_req_data_bits[15]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .original_name {mem_req_data_bits[14]}
set_db -quiet {port:riscv_top/mem_req_data_bits[14]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .original_name {mem_req_data_bits[13]}
set_db -quiet {port:riscv_top/mem_req_data_bits[13]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .original_name {mem_req_data_bits[12]}
set_db -quiet {port:riscv_top/mem_req_data_bits[12]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .original_name {mem_req_data_bits[11]}
set_db -quiet {port:riscv_top/mem_req_data_bits[11]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .original_name {mem_req_data_bits[10]}
set_db -quiet {port:riscv_top/mem_req_data_bits[10]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .original_name {mem_req_data_bits[9]}
set_db -quiet {port:riscv_top/mem_req_data_bits[9]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .original_name {mem_req_data_bits[8]}
set_db -quiet {port:riscv_top/mem_req_data_bits[8]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .original_name {mem_req_data_bits[7]}
set_db -quiet {port:riscv_top/mem_req_data_bits[7]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .original_name {mem_req_data_bits[6]}
set_db -quiet {port:riscv_top/mem_req_data_bits[6]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .original_name {mem_req_data_bits[5]}
set_db -quiet {port:riscv_top/mem_req_data_bits[5]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .original_name {mem_req_data_bits[4]}
set_db -quiet {port:riscv_top/mem_req_data_bits[4]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .original_name {mem_req_data_bits[3]}
set_db -quiet {port:riscv_top/mem_req_data_bits[3]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .original_name {mem_req_data_bits[2]}
set_db -quiet {port:riscv_top/mem_req_data_bits[2]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .original_name {mem_req_data_bits[1]}
set_db -quiet {port:riscv_top/mem_req_data_bits[1]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .original_name {mem_req_data_bits[0]}
set_db -quiet {port:riscv_top/mem_req_data_bits[0]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .original_name {mem_req_data_mask[15]}
set_db -quiet {port:riscv_top/mem_req_data_mask[15]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .original_name {mem_req_data_mask[14]}
set_db -quiet {port:riscv_top/mem_req_data_mask[14]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .original_name {mem_req_data_mask[13]}
set_db -quiet {port:riscv_top/mem_req_data_mask[13]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .original_name {mem_req_data_mask[12]}
set_db -quiet {port:riscv_top/mem_req_data_mask[12]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .original_name {mem_req_data_mask[11]}
set_db -quiet {port:riscv_top/mem_req_data_mask[11]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .original_name {mem_req_data_mask[10]}
set_db -quiet {port:riscv_top/mem_req_data_mask[10]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .original_name {mem_req_data_mask[9]}
set_db -quiet {port:riscv_top/mem_req_data_mask[9]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .original_name {mem_req_data_mask[8]}
set_db -quiet {port:riscv_top/mem_req_data_mask[8]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .original_name {mem_req_data_mask[7]}
set_db -quiet {port:riscv_top/mem_req_data_mask[7]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .original_name {mem_req_data_mask[6]}
set_db -quiet {port:riscv_top/mem_req_data_mask[6]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .original_name {mem_req_data_mask[5]}
set_db -quiet {port:riscv_top/mem_req_data_mask[5]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .original_name {mem_req_data_mask[4]}
set_db -quiet {port:riscv_top/mem_req_data_mask[4]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .original_name {mem_req_data_mask[3]}
set_db -quiet {port:riscv_top/mem_req_data_mask[3]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .original_name {mem_req_data_mask[2]}
set_db -quiet {port:riscv_top/mem_req_data_mask[2]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .original_name {mem_req_data_mask[1]}
set_db -quiet {port:riscv_top/mem_req_data_mask[1]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .original_name {mem_req_data_mask[0]}
set_db -quiet {port:riscv_top/mem_req_data_mask[0]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[31]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[31]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[31]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[31]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[31]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[31]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[31]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[31]} .original_name {csr[31]}
set_db -quiet {port:riscv_top/csr[31]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[30]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[30]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[30]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[30]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[30]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[30]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[30]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[30]} .original_name {csr[30]}
set_db -quiet {port:riscv_top/csr[30]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[29]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[29]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[29]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[29]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[29]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[29]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[29]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[29]} .original_name {csr[29]}
set_db -quiet {port:riscv_top/csr[29]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[28]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[28]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[28]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[28]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[28]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[28]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[28]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[28]} .original_name {csr[28]}
set_db -quiet {port:riscv_top/csr[28]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[27]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[27]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[27]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[27]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[27]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[27]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[27]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[27]} .original_name {csr[27]}
set_db -quiet {port:riscv_top/csr[27]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[26]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[26]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[26]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[26]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[26]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[26]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[26]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[26]} .original_name {csr[26]}
set_db -quiet {port:riscv_top/csr[26]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[25]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[25]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[25]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[25]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[25]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[25]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[25]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[25]} .original_name {csr[25]}
set_db -quiet {port:riscv_top/csr[25]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[24]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[24]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[24]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[24]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[24]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[24]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[24]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[24]} .original_name {csr[24]}
set_db -quiet {port:riscv_top/csr[24]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[23]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[23]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[23]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[23]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[23]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[23]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[23]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[23]} .original_name {csr[23]}
set_db -quiet {port:riscv_top/csr[23]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[22]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[22]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[22]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[22]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[22]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[22]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[22]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[22]} .original_name {csr[22]}
set_db -quiet {port:riscv_top/csr[22]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[21]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[21]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[21]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[21]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[21]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[21]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[21]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[21]} .original_name {csr[21]}
set_db -quiet {port:riscv_top/csr[21]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[20]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[20]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[20]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[20]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[20]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[20]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[20]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[20]} .original_name {csr[20]}
set_db -quiet {port:riscv_top/csr[20]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[19]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[19]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[19]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[19]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[19]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[19]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[19]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[19]} .original_name {csr[19]}
set_db -quiet {port:riscv_top/csr[19]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[18]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[18]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[18]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[18]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[18]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[18]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[18]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[18]} .original_name {csr[18]}
set_db -quiet {port:riscv_top/csr[18]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[17]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[17]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[17]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[17]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[17]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[17]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[17]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[17]} .original_name {csr[17]}
set_db -quiet {port:riscv_top/csr[17]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[16]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[16]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[16]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[16]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[16]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[16]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[16]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[16]} .original_name {csr[16]}
set_db -quiet {port:riscv_top/csr[16]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[15]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[15]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[15]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[15]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[15]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[15]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[15]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[15]} .original_name {csr[15]}
set_db -quiet {port:riscv_top/csr[15]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[14]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[14]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[14]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[14]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[14]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[14]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[14]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[14]} .original_name {csr[14]}
set_db -quiet {port:riscv_top/csr[14]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[13]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[13]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[13]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[13]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[13]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[13]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[13]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[13]} .original_name {csr[13]}
set_db -quiet {port:riscv_top/csr[13]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[12]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[12]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[12]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[12]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[12]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[12]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[12]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[12]} .original_name {csr[12]}
set_db -quiet {port:riscv_top/csr[12]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[11]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[11]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[11]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[11]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[11]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[11]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[11]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[11]} .original_name {csr[11]}
set_db -quiet {port:riscv_top/csr[11]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[10]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[10]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[10]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[10]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[10]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[10]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[10]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[10]} .original_name {csr[10]}
set_db -quiet {port:riscv_top/csr[10]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[9]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[9]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[9]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[9]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[9]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[9]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[9]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[9]} .original_name {csr[9]}
set_db -quiet {port:riscv_top/csr[9]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[8]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[8]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[8]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[8]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[8]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[8]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[8]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[8]} .original_name {csr[8]}
set_db -quiet {port:riscv_top/csr[8]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[7]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[7]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[7]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[7]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[7]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[7]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[7]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[7]} .original_name {csr[7]}
set_db -quiet {port:riscv_top/csr[7]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[6]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[6]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[6]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[6]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[6]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[6]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[6]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[6]} .original_name {csr[6]}
set_db -quiet {port:riscv_top/csr[6]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[5]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[5]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[5]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[5]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[5]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[5]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[5]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[5]} .original_name {csr[5]}
set_db -quiet {port:riscv_top/csr[5]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[4]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[4]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[4]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[4]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[4]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[4]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[4]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[4]} .original_name {csr[4]}
set_db -quiet {port:riscv_top/csr[4]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[3]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[3]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[3]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[3]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[3]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[3]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[3]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[3]} .original_name {csr[3]}
set_db -quiet {port:riscv_top/csr[3]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[2]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[2]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[2]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[2]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[2]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[2]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[2]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[2]} .original_name {csr[2]}
set_db -quiet {port:riscv_top/csr[2]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[1]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[1]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[1]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[1]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[1]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[1]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[1]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[1]} .original_name {csr[1]}
set_db -quiet {port:riscv_top/csr[1]} .external_pin_cap {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[0]} .external_pin_cap_min 1000.0
set_db -quiet {port:riscv_top/csr[0]} .external_capacitance_max {1000.0 1000.0}
set_db -quiet {port:riscv_top/csr[0]} .external_capacitance_min 1000.0
set_db -quiet {port:riscv_top/csr[0]} .external_pin_cap_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[0]} .external_capacitance_min_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view 1000.0}}
set_db -quiet {port:riscv_top/csr[0]} .external_pin_cap_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[0]} .external_capacitance_max_by_mode {{mode:riscv_top/ss_100C_1v60.setup_view {1000.0 1000.0}}}
set_db -quiet {port:riscv_top/csr[0]} .original_name {csr[0]}
set_db -quiet {port:riscv_top/csr[0]} .external_pin_cap {1000.0 1000.0}
set_db -quiet module:riscv_top/Riscv151 .hdl_user_name Riscv151
set_db -quiet module:riscv_top/Riscv151 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/BranchComp.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ImmGen.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ALU.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ForwardingUnit.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/InstrKillID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/JALTargetID.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ControlDec.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/PCSelect.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/MemLoadMask.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/StoreMask.v} {} {}}}
set_db -quiet module:riscv_top/Riscv151 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Riscv151 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/BranchComp .hdl_user_name BranchComp
set_db -quiet module:riscv_top/BranchComp .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/BranchComp.v} {} {}}}
set_db -quiet module:riscv_top/BranchComp .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/BranchComp .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ControlDec .is_sop_cluster true
set_db -quiet module:riscv_top/ControlDec .hdl_user_name ControlDec
set_db -quiet module:riscv_top/ControlDec .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ControlDec.v} {} {}}}
set_db -quiet module:riscv_top/ControlDec .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ControlDec .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ImmGen .hdl_user_name ImmGen
set_db -quiet module:riscv_top/ImmGen .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ImmGen.v} {} {}}}
set_db -quiet module:riscv_top/ImmGen .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ImmGen .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux4 .hdl_user_name mux4
set_db -quiet module:riscv_top/mux4 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v} {} {}}}
set_db -quiet module:riscv_top/mux4 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux4 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/InstrKillID .hdl_user_name InstrKillID
set_db -quiet module:riscv_top/InstrKillID .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/InstrKillID.v} {} {}}}
set_db -quiet module:riscv_top/InstrKillID .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/InstrKillID .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/JALTargetID .hdl_user_name JALTargetID
set_db -quiet module:riscv_top/JALTargetID .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/JALTargetID.v} {} {}}}
set_db -quiet module:riscv_top/JALTargetID .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/JALTargetID .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/MemLoadMask_WIDTH32 .hdl_user_name MemLoadMask
set_db -quiet module:riscv_top/MemLoadMask_WIDTH32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/MemLoadMask.v} {} {}}}
set_db -quiet module:riscv_top/MemLoadMask_WIDTH32 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/MemLoadMask_WIDTH32 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux4_N8 .hdl_user_name mux4
set_db -quiet module:riscv_top/mux4_N8 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux4.v} {} {}}}
set_db -quiet module:riscv_top/mux4_N8 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux4_N8 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux2_N16 .hdl_user_name mux2
set_db -quiet module:riscv_top/mux2_N16 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v} {} {}}}
set_db -quiet module:riscv_top/mux2_N16 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux2_N16 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux3_N32 .hdl_user_name mux3
set_db -quiet module:riscv_top/mux3_N32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v} {} {}}}
set_db -quiet module:riscv_top/mux3_N32 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux3_N32 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/PCSelect .hdl_user_name PCSelect
set_db -quiet module:riscv_top/PCSelect .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/PCSelect.v} {} {}}}
set_db -quiet module:riscv_top/PCSelect .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/PCSelect .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/StoreMask_WIDTH32 .hdl_user_name StoreMask
set_db -quiet module:riscv_top/StoreMask_WIDTH32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/StoreMask.v} {} {}}}
set_db -quiet module:riscv_top/StoreMask_WIDTH32 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/StoreMask_WIDTH32 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ALU .hdl_user_name ALU
set_db -quiet module:riscv_top/ALU .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ALU.v} {} {}}}
set_db -quiet module:riscv_top/ALU .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ALU .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux2_N32_5_168 .hdl_user_name mux2
set_db -quiet module:riscv_top/mux2_N32_5_168 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v} {} {}}}
set_db -quiet module:riscv_top/mux2_N32_5_168 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux2_N32_5_168 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux2_N32_5 .hdl_user_name mux2
set_db -quiet module:riscv_top/mux2_N32_5 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v} {} {}}}
set_db -quiet module:riscv_top/mux2_N32_5 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux2_N32_5 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_730 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_730 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_730 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_730 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/alu_X_WB/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/alu_X_WB/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[13]} .original_name {{cpu/alu_X_WB/q[13]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[13]} .single_bit_orig_name {cpu/alu_X_WB/q[13]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[13]/Q} .original_name {cpu/alu_X_WB/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[1]} .original_name {{cpu/alu_X_WB/q[1]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[1]} .single_bit_orig_name {cpu/alu_X_WB/q[1]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[1]/Q} .original_name {cpu/alu_X_WB/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[2]} .original_name {{cpu/alu_X_WB/q[2]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[2]} .single_bit_orig_name {cpu/alu_X_WB/q[2]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[2]/Q} .original_name {cpu/alu_X_WB/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[30]} .original_name {{cpu/alu_X_WB/q[30]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[30]} .single_bit_orig_name {cpu/alu_X_WB/q[30]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[30]/Q} .original_name {cpu/alu_X_WB/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[31]} .original_name {{cpu/alu_X_WB/q[31]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[31]} .single_bit_orig_name {cpu/alu_X_WB/q[31]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[31]/Q} .original_name {cpu/alu_X_WB/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[3]} .original_name {{cpu/alu_X_WB/q[3]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[3]} .single_bit_orig_name {cpu/alu_X_WB/q[3]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[3]/Q} .original_name {cpu/alu_X_WB/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[4]} .original_name {{cpu/alu_X_WB/q[4]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[4]} .single_bit_orig_name {cpu/alu_X_WB/q[4]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[4]/Q} .original_name {cpu/alu_X_WB/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[5]} .original_name {{cpu/alu_X_WB/q[5]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[5]} .single_bit_orig_name {cpu/alu_X_WB/q[5]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[5]/Q} .original_name {cpu/alu_X_WB/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[6]} .original_name {{cpu/alu_X_WB/q[6]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[6]} .single_bit_orig_name {cpu/alu_X_WB/q[6]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[6]/Q} .original_name {cpu/alu_X_WB/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[7]} .original_name {{cpu/alu_X_WB/q[7]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[7]} .single_bit_orig_name {cpu/alu_X_WB/q[7]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[7]/Q} .original_name {cpu/alu_X_WB/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[8]} .original_name {{cpu/alu_X_WB/q[8]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[8]} .single_bit_orig_name {cpu/alu_X_WB/q[8]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[8]/Q} .original_name {cpu/alu_X_WB/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[9]} .original_name {{cpu/alu_X_WB/q[9]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[9]} .single_bit_orig_name {cpu/alu_X_WB/q[9]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[9]/Q} .original_name {cpu/alu_X_WB/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[10]} .original_name {{cpu/alu_X_WB/q[10]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[10]} .single_bit_orig_name {cpu/alu_X_WB/q[10]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[10]/Q} .original_name {cpu/alu_X_WB/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[11]} .original_name {{cpu/alu_X_WB/q[11]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[11]} .single_bit_orig_name {cpu/alu_X_WB/q[11]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[11]/Q} .original_name {cpu/alu_X_WB/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[12]} .original_name {{cpu/alu_X_WB/q[12]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[12]} .single_bit_orig_name {cpu/alu_X_WB/q[12]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[12]/Q} .original_name {cpu/alu_X_WB/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[0]} .original_name {{cpu/alu_X_WB/q[0]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[0]} .single_bit_orig_name {cpu/alu_X_WB/q[0]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[0]/Q} .original_name {cpu/alu_X_WB/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[29]} .original_name {{cpu/alu_X_WB/q[29]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[29]} .single_bit_orig_name {cpu/alu_X_WB/q[29]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[29]/Q} .original_name {cpu/alu_X_WB/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[15]} .original_name {{cpu/alu_X_WB/q[15]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[15]} .single_bit_orig_name {cpu/alu_X_WB/q[15]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[15]/Q} .original_name {cpu/alu_X_WB/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[16]} .original_name {{cpu/alu_X_WB/q[16]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[16]} .single_bit_orig_name {cpu/alu_X_WB/q[16]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[16]/Q} .original_name {cpu/alu_X_WB/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[17]} .original_name {{cpu/alu_X_WB/q[17]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[17]} .single_bit_orig_name {cpu/alu_X_WB/q[17]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[17]/Q} .original_name {cpu/alu_X_WB/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[18]} .original_name {{cpu/alu_X_WB/q[18]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[18]} .single_bit_orig_name {cpu/alu_X_WB/q[18]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[18]/Q} .original_name {cpu/alu_X_WB/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[19]} .original_name {{cpu/alu_X_WB/q[19]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[19]} .single_bit_orig_name {cpu/alu_X_WB/q[19]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[19]/Q} .original_name {cpu/alu_X_WB/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[20]} .original_name {{cpu/alu_X_WB/q[20]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[20]} .single_bit_orig_name {cpu/alu_X_WB/q[20]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[20]/Q} .original_name {cpu/alu_X_WB/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[21]} .original_name {{cpu/alu_X_WB/q[21]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[21]} .single_bit_orig_name {cpu/alu_X_WB/q[21]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[21]/Q} .original_name {cpu/alu_X_WB/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[22]} .original_name {{cpu/alu_X_WB/q[22]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[22]} .single_bit_orig_name {cpu/alu_X_WB/q[22]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[22]/Q} .original_name {cpu/alu_X_WB/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[23]} .original_name {{cpu/alu_X_WB/q[23]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[23]} .single_bit_orig_name {cpu/alu_X_WB/q[23]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[23]/Q} .original_name {cpu/alu_X_WB/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[24]} .original_name {{cpu/alu_X_WB/q[24]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[24]} .single_bit_orig_name {cpu/alu_X_WB/q[24]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[24]/Q} .original_name {cpu/alu_X_WB/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[25]} .original_name {{cpu/alu_X_WB/q[25]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[25]} .single_bit_orig_name {cpu/alu_X_WB/q[25]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[25]/Q} .original_name {cpu/alu_X_WB/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[26]} .original_name {{cpu/alu_X_WB/q[26]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[26]} .single_bit_orig_name {cpu/alu_X_WB/q[26]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[26]/Q} .original_name {cpu/alu_X_WB/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[27]} .original_name {{cpu/alu_X_WB/q[27]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[27]} .single_bit_orig_name {cpu/alu_X_WB/q[27]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[27]/Q} .original_name {cpu/alu_X_WB/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[28]} .original_name {{cpu/alu_X_WB/q[28]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[28]} .single_bit_orig_name {cpu/alu_X_WB/q[28]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[28]/Q} .original_name {cpu/alu_X_WB/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[14]} .original_name {{cpu/alu_X_WB/q[14]}}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[14]} .single_bit_orig_name {cpu/alu_X_WB/q[14]}
set_db -quiet {inst:riscv_top/cpu/alu_X_WB/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/alu_X_WB/q_reg[14]/Q} .original_name {cpu/alu_X_WB/q[14]/q}
set_db -quiet module:riscv_top/mux2_N32_3 .hdl_user_name mux2
set_db -quiet module:riscv_top/mux2_N32_3 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v} {} {}}}
set_db -quiet module:riscv_top/mux2_N32_3 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux2_N32_3 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_737 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_737 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_737 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_737 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_1 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_1 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_1 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_1 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/csr_reg/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/csr_reg/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[10]} .original_name {{cpu/csr_reg/q[10]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[10]} .single_bit_orig_name {cpu/csr_reg/q[10]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[10]/Q} .original_name {cpu/csr_reg/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[30]} .original_name {{cpu/csr_reg/q[30]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[30]} .single_bit_orig_name {cpu/csr_reg/q[30]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[30]/Q} .original_name {cpu/csr_reg/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[28]} .original_name {{cpu/csr_reg/q[28]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[28]} .single_bit_orig_name {cpu/csr_reg/q[28]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[28]/Q} .original_name {cpu/csr_reg/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[24]} .original_name {{cpu/csr_reg/q[24]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[24]} .single_bit_orig_name {cpu/csr_reg/q[24]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[24]/Q} .original_name {cpu/csr_reg/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[16]} .original_name {{cpu/csr_reg/q[16]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[16]} .single_bit_orig_name {cpu/csr_reg/q[16]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[16]/Q} .original_name {cpu/csr_reg/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[0]} .original_name {{cpu/csr_reg/q[0]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[0]} .single_bit_orig_name {cpu/csr_reg/q[0]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[0]/Q} .original_name {cpu/csr_reg/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[15]} .original_name {{cpu/csr_reg/q[15]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[15]} .single_bit_orig_name {cpu/csr_reg/q[15]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[15]/Q} .original_name {cpu/csr_reg/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[23]} .original_name {{cpu/csr_reg/q[23]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[23]} .single_bit_orig_name {cpu/csr_reg/q[23]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[23]/Q} .original_name {cpu/csr_reg/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[14]} .original_name {{cpu/csr_reg/q[14]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[14]} .single_bit_orig_name {cpu/csr_reg/q[14]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[14]/Q} .original_name {cpu/csr_reg/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[13]} .original_name {{cpu/csr_reg/q[13]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[13]} .single_bit_orig_name {cpu/csr_reg/q[13]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[13]/Q} .original_name {cpu/csr_reg/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[27]} .original_name {{cpu/csr_reg/q[27]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[27]} .single_bit_orig_name {cpu/csr_reg/q[27]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[27]/Q} .original_name {cpu/csr_reg/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[22]} .original_name {{cpu/csr_reg/q[22]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[22]} .single_bit_orig_name {cpu/csr_reg/q[22]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[22]/Q} .original_name {cpu/csr_reg/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[12]} .original_name {{cpu/csr_reg/q[12]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[12]} .single_bit_orig_name {cpu/csr_reg/q[12]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[12]/Q} .original_name {cpu/csr_reg/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[11]} .original_name {{cpu/csr_reg/q[11]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[11]} .single_bit_orig_name {cpu/csr_reg/q[11]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[11]/Q} .original_name {cpu/csr_reg/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[21]} .original_name {{cpu/csr_reg/q[21]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[21]} .single_bit_orig_name {cpu/csr_reg/q[21]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[21]/Q} .original_name {cpu/csr_reg/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[31]} .original_name {{cpu/csr_reg/q[31]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[31]} .single_bit_orig_name {cpu/csr_reg/q[31]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[31]/Q} .original_name {cpu/csr_reg/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[1]} .original_name {{cpu/csr_reg/q[1]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[1]} .single_bit_orig_name {cpu/csr_reg/q[1]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[1]/Q} .original_name {cpu/csr_reg/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[29]} .original_name {{cpu/csr_reg/q[29]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[29]} .single_bit_orig_name {cpu/csr_reg/q[29]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[29]/Q} .original_name {cpu/csr_reg/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[26]} .original_name {{cpu/csr_reg/q[26]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[26]} .single_bit_orig_name {cpu/csr_reg/q[26]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[26]/Q} .original_name {cpu/csr_reg/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[20]} .original_name {{cpu/csr_reg/q[20]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[20]} .single_bit_orig_name {cpu/csr_reg/q[20]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[20]/Q} .original_name {cpu/csr_reg/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[8]} .original_name {{cpu/csr_reg/q[8]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[8]} .single_bit_orig_name {cpu/csr_reg/q[8]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[8]/Q} .original_name {cpu/csr_reg/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[7]} .original_name {{cpu/csr_reg/q[7]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[7]} .single_bit_orig_name {cpu/csr_reg/q[7]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[7]/Q} .original_name {cpu/csr_reg/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[19]} .original_name {{cpu/csr_reg/q[19]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[19]} .single_bit_orig_name {cpu/csr_reg/q[19]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[19]/Q} .original_name {cpu/csr_reg/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[6]} .original_name {{cpu/csr_reg/q[6]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[6]} .single_bit_orig_name {cpu/csr_reg/q[6]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[6]/Q} .original_name {cpu/csr_reg/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[5]} .original_name {{cpu/csr_reg/q[5]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[5]} .single_bit_orig_name {cpu/csr_reg/q[5]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[5]/Q} .original_name {cpu/csr_reg/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[25]} .original_name {{cpu/csr_reg/q[25]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[25]} .single_bit_orig_name {cpu/csr_reg/q[25]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[25]/Q} .original_name {cpu/csr_reg/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[18]} .original_name {{cpu/csr_reg/q[18]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[18]} .single_bit_orig_name {cpu/csr_reg/q[18]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[18]/Q} .original_name {cpu/csr_reg/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[4]} .original_name {{cpu/csr_reg/q[4]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[4]} .single_bit_orig_name {cpu/csr_reg/q[4]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[4]/Q} .original_name {cpu/csr_reg/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[3]} .original_name {{cpu/csr_reg/q[3]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[3]} .single_bit_orig_name {cpu/csr_reg/q[3]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[3]/Q} .original_name {cpu/csr_reg/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[17]} .original_name {{cpu/csr_reg/q[17]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[17]} .single_bit_orig_name {cpu/csr_reg/q[17]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[17]/Q} .original_name {cpu/csr_reg/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[2]} .original_name {{cpu/csr_reg/q[2]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[2]} .single_bit_orig_name {cpu/csr_reg/q[2]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[2]/Q} .original_name {cpu/csr_reg/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[9]} .original_name {{cpu/csr_reg/q[9]}}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[9]} .single_bit_orig_name {cpu/csr_reg/q[9]}
set_db -quiet {inst:riscv_top/cpu/csr_reg/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_reg/q_reg[9]/Q} .original_name {cpu/csr_reg/q[9]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_9 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_9 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_9 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_9 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_2 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_2 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_2 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_2 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/csr_uImm_ID_X/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/csr_uImm_ID_X/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[4]} .original_name {{cpu/csr_uImm_ID_X/q[4]}}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[4]} .single_bit_orig_name {cpu/csr_uImm_ID_X/q[4]}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[4]/Q} .original_name {cpu/csr_uImm_ID_X/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[3]} .original_name {{cpu/csr_uImm_ID_X/q[3]}}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[3]} .single_bit_orig_name {cpu/csr_uImm_ID_X/q[3]}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[3]/Q} .original_name {cpu/csr_uImm_ID_X/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[1]} .original_name {{cpu/csr_uImm_ID_X/q[1]}}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[1]} .single_bit_orig_name {cpu/csr_uImm_ID_X/q[1]}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[1]/Q} .original_name {cpu/csr_uImm_ID_X/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[0]} .original_name {{cpu/csr_uImm_ID_X/q[0]}}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[0]} .single_bit_orig_name {cpu/csr_uImm_ID_X/q[0]}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[0]/Q} .original_name {cpu/csr_uImm_ID_X/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[2]} .original_name {{cpu/csr_uImm_ID_X/q[2]}}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[2]} .single_bit_orig_name {cpu/csr_uImm_ID_X/q[2]}
set_db -quiet {inst:riscv_top/cpu/csr_uImm_ID_X/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/csr_uImm_ID_X/q_reg[2]/Q} .original_name {cpu/csr_uImm_ID_X/q[2]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N16 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N16 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N16 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N16 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_3 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_3 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_3 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_3 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/ctrl_ID_X/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/ctrl_ID_X/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[7]} .original_name {{cpu/ctrl_ID_X/q[7]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[7]} .single_bit_orig_name {cpu/ctrl_ID_X/q[7]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[7]/Q} .original_name {cpu/ctrl_ID_X/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[9]} .original_name {{cpu/ctrl_ID_X/q[9]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[9]} .single_bit_orig_name {cpu/ctrl_ID_X/q[9]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[9]/Q} .original_name {cpu/ctrl_ID_X/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[10]} .original_name {{cpu/ctrl_ID_X/q[10]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[10]} .single_bit_orig_name {cpu/ctrl_ID_X/q[10]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[10]/Q} .original_name {cpu/ctrl_ID_X/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[8]} .original_name {{cpu/ctrl_ID_X/q[8]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[8]} .single_bit_orig_name {cpu/ctrl_ID_X/q[8]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[8]/Q} .original_name {cpu/ctrl_ID_X/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[0]} .original_name {{cpu/ctrl_ID_X/q[0]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[0]} .single_bit_orig_name {cpu/ctrl_ID_X/q[0]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[0]/Q} .original_name {cpu/ctrl_ID_X/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[4]} .original_name {{cpu/ctrl_ID_X/q[4]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[4]} .single_bit_orig_name {cpu/ctrl_ID_X/q[4]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[4]/Q} .original_name {cpu/ctrl_ID_X/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[5]} .original_name {{cpu/ctrl_ID_X/q[5]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[5]} .single_bit_orig_name {cpu/ctrl_ID_X/q[5]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[5]/Q} .original_name {cpu/ctrl_ID_X/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[12]} .original_name {{cpu/ctrl_ID_X/q[12]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[12]} .single_bit_orig_name {cpu/ctrl_ID_X/q[12]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[12]/Q} .original_name {cpu/ctrl_ID_X/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[11]} .original_name {{cpu/ctrl_ID_X/q[11]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[11]} .single_bit_orig_name {cpu/ctrl_ID_X/q[11]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[11]/Q} .original_name {cpu/ctrl_ID_X/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[6]} .original_name {{cpu/ctrl_ID_X/q[6]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[6]} .single_bit_orig_name {cpu/ctrl_ID_X/q[6]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[6]/Q} .original_name {cpu/ctrl_ID_X/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[13]} .original_name {{cpu/ctrl_ID_X/q[13]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[13]} .single_bit_orig_name {cpu/ctrl_ID_X/q[13]}
set_db -quiet {inst:riscv_top/cpu/ctrl_ID_X/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_ID_X/q_reg[13]/Q} .original_name {cpu/ctrl_ID_X/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N16_1 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N16_1 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N16_1 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N16_1 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_4 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_4 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_4 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_4 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/ctrl_X_WB/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/ctrl_X_WB/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[0]} .original_name {{cpu/ctrl_X_WB/q[0]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[0]} .single_bit_orig_name {cpu/ctrl_X_WB/q[0]}
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_X_WB/q_reg[0]/Q} .original_name {cpu/ctrl_X_WB/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[12]} .original_name {{cpu/ctrl_X_WB/q[12]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[12]} .single_bit_orig_name {cpu/ctrl_X_WB/q[12]}
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_X_WB/q_reg[12]/Q} .original_name {cpu/ctrl_X_WB/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[13]} .original_name {{cpu/ctrl_X_WB/q[13]}}
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[13]} .single_bit_orig_name {cpu/ctrl_X_WB/q[13]}
set_db -quiet {inst:riscv_top/cpu/ctrl_X_WB/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/ctrl_X_WB/q_reg[13]/Q} .original_name {cpu/ctrl_X_WB/q[13]/q}
set_db -quiet module:riscv_top/mux2_N16_1 .hdl_user_name mux2
set_db -quiet module:riscv_top/mux2_N16_1 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v} {} {}}}
set_db -quiet module:riscv_top/mux2_N16_1 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux2_N16_1 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/ForwardingUnit .hdl_user_name ForwardingUnit
set_db -quiet module:riscv_top/ForwardingUnit .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Riscv151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/ForwardingUnit.v} {} {}}}
set_db -quiet module:riscv_top/ForwardingUnit .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ForwardingUnit .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux3_N32_4_170 .hdl_user_name mux3
set_db -quiet module:riscv_top/mux3_N32_4_170 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v} {} {}}}
set_db -quiet module:riscv_top/mux3_N32_4_170 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux3_N32_4_170 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux3_N32_4_171 .hdl_user_name mux3
set_db -quiet module:riscv_top/mux3_N32_4_171 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v} {} {}}}
set_db -quiet module:riscv_top/mux3_N32_4_171 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux3_N32_4_171 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux2_N32_5_166 .hdl_user_name mux2
set_db -quiet module:riscv_top/mux2_N32_5_166 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v} {} {}}}
set_db -quiet module:riscv_top/mux2_N32_5_166 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux2_N32_5_166 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/mux2_N32_5_167 .hdl_user_name mux2
set_db -quiet module:riscv_top/mux2_N32_5_167 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v} {} {}}}
set_db -quiet module:riscv_top/mux2_N32_5_167 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux2_N32_5_167 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_735 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_735 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_735 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_735 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_5 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_5 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_5 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_5 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/imm_ID_X/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/imm_ID_X/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[13]} .original_name {{cpu/imm_ID_X/q[13]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[13]} .single_bit_orig_name {cpu/imm_ID_X/q[13]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[13]/Q} .original_name {cpu/imm_ID_X/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[1]} .original_name {{cpu/imm_ID_X/q[1]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[1]} .single_bit_orig_name {cpu/imm_ID_X/q[1]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[1]/Q} .original_name {cpu/imm_ID_X/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[2]} .original_name {{cpu/imm_ID_X/q[2]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[2]} .single_bit_orig_name {cpu/imm_ID_X/q[2]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[2]/Q} .original_name {cpu/imm_ID_X/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[30]} .original_name {{cpu/imm_ID_X/q[30]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[30]} .single_bit_orig_name {cpu/imm_ID_X/q[30]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[30]/Q} .original_name {cpu/imm_ID_X/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[31]} .original_name {{cpu/imm_ID_X/q[31]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[31]} .single_bit_orig_name {cpu/imm_ID_X/q[31]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[31]/Q} .original_name {cpu/imm_ID_X/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[3]} .original_name {{cpu/imm_ID_X/q[3]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[3]} .single_bit_orig_name {cpu/imm_ID_X/q[3]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[3]/Q} .original_name {cpu/imm_ID_X/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[4]} .original_name {{cpu/imm_ID_X/q[4]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[4]} .single_bit_orig_name {cpu/imm_ID_X/q[4]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[4]/Q} .original_name {cpu/imm_ID_X/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[5]} .original_name {{cpu/imm_ID_X/q[5]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[5]} .single_bit_orig_name {cpu/imm_ID_X/q[5]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[5]/Q} .original_name {cpu/imm_ID_X/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[6]} .original_name {{cpu/imm_ID_X/q[6]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[6]} .single_bit_orig_name {cpu/imm_ID_X/q[6]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[6]/Q} .original_name {cpu/imm_ID_X/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[7]} .original_name {{cpu/imm_ID_X/q[7]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[7]} .single_bit_orig_name {cpu/imm_ID_X/q[7]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[7]/Q} .original_name {cpu/imm_ID_X/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[8]} .original_name {{cpu/imm_ID_X/q[8]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[8]} .single_bit_orig_name {cpu/imm_ID_X/q[8]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[8]/Q} .original_name {cpu/imm_ID_X/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[9]} .original_name {{cpu/imm_ID_X/q[9]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[9]} .single_bit_orig_name {cpu/imm_ID_X/q[9]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[9]/Q} .original_name {cpu/imm_ID_X/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[10]} .original_name {{cpu/imm_ID_X/q[10]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[10]} .single_bit_orig_name {cpu/imm_ID_X/q[10]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[10]/Q} .original_name {cpu/imm_ID_X/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[11]} .original_name {{cpu/imm_ID_X/q[11]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[11]} .single_bit_orig_name {cpu/imm_ID_X/q[11]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[11]/Q} .original_name {cpu/imm_ID_X/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[12]} .original_name {{cpu/imm_ID_X/q[12]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[12]} .single_bit_orig_name {cpu/imm_ID_X/q[12]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[12]/Q} .original_name {cpu/imm_ID_X/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[0]} .original_name {{cpu/imm_ID_X/q[0]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[0]} .single_bit_orig_name {cpu/imm_ID_X/q[0]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[0]/Q} .original_name {cpu/imm_ID_X/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[29]} .original_name {{cpu/imm_ID_X/q[29]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[29]} .single_bit_orig_name {cpu/imm_ID_X/q[29]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[29]/Q} .original_name {cpu/imm_ID_X/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[15]} .original_name {{cpu/imm_ID_X/q[15]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[15]} .single_bit_orig_name {cpu/imm_ID_X/q[15]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[15]/Q} .original_name {cpu/imm_ID_X/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[16]} .original_name {{cpu/imm_ID_X/q[16]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[16]} .single_bit_orig_name {cpu/imm_ID_X/q[16]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[16]/Q} .original_name {cpu/imm_ID_X/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[17]} .original_name {{cpu/imm_ID_X/q[17]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[17]} .single_bit_orig_name {cpu/imm_ID_X/q[17]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[17]/Q} .original_name {cpu/imm_ID_X/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[18]} .original_name {{cpu/imm_ID_X/q[18]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[18]} .single_bit_orig_name {cpu/imm_ID_X/q[18]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[18]/Q} .original_name {cpu/imm_ID_X/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[19]} .original_name {{cpu/imm_ID_X/q[19]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[19]} .single_bit_orig_name {cpu/imm_ID_X/q[19]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[19]/Q} .original_name {cpu/imm_ID_X/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[20]} .original_name {{cpu/imm_ID_X/q[20]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[20]} .single_bit_orig_name {cpu/imm_ID_X/q[20]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[20]/Q} .original_name {cpu/imm_ID_X/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[21]} .original_name {{cpu/imm_ID_X/q[21]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[21]} .single_bit_orig_name {cpu/imm_ID_X/q[21]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[21]/Q} .original_name {cpu/imm_ID_X/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[22]} .original_name {{cpu/imm_ID_X/q[22]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[22]} .single_bit_orig_name {cpu/imm_ID_X/q[22]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[22]/Q} .original_name {cpu/imm_ID_X/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[23]} .original_name {{cpu/imm_ID_X/q[23]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[23]} .single_bit_orig_name {cpu/imm_ID_X/q[23]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[23]/Q} .original_name {cpu/imm_ID_X/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[24]} .original_name {{cpu/imm_ID_X/q[24]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[24]} .single_bit_orig_name {cpu/imm_ID_X/q[24]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[24]/Q} .original_name {cpu/imm_ID_X/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[25]} .original_name {{cpu/imm_ID_X/q[25]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[25]} .single_bit_orig_name {cpu/imm_ID_X/q[25]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[25]/Q} .original_name {cpu/imm_ID_X/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[26]} .original_name {{cpu/imm_ID_X/q[26]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[26]} .single_bit_orig_name {cpu/imm_ID_X/q[26]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[26]/Q} .original_name {cpu/imm_ID_X/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[27]} .original_name {{cpu/imm_ID_X/q[27]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[27]} .single_bit_orig_name {cpu/imm_ID_X/q[27]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[27]/Q} .original_name {cpu/imm_ID_X/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[28]} .original_name {{cpu/imm_ID_X/q[28]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[28]} .single_bit_orig_name {cpu/imm_ID_X/q[28]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[28]/Q} .original_name {cpu/imm_ID_X/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[14]} .original_name {{cpu/imm_ID_X/q[14]}}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[14]} .single_bit_orig_name {cpu/imm_ID_X/q[14]}
set_db -quiet {inst:riscv_top/cpu/imm_ID_X/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/imm_ID_X/q_reg[14]/Q} .original_name {cpu/imm_ID_X/q[14]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_732 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_732 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_732 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_732 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_6 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_6 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_6 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_6 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/instr_ID_X/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/instr_ID_X/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[5]} .original_name {{cpu/instr_ID_X/q[5]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[5]} .single_bit_orig_name {cpu/instr_ID_X/q[5]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[5]/Q} .original_name {cpu/instr_ID_X/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[7]} .original_name {{cpu/instr_ID_X/q[7]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[7]} .single_bit_orig_name {cpu/instr_ID_X/q[7]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[7]/Q} .original_name {cpu/instr_ID_X/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[8]} .original_name {{cpu/instr_ID_X/q[8]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[8]} .single_bit_orig_name {cpu/instr_ID_X/q[8]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[8]/Q} .original_name {cpu/instr_ID_X/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[9]} .original_name {{cpu/instr_ID_X/q[9]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[9]} .single_bit_orig_name {cpu/instr_ID_X/q[9]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[9]/Q} .original_name {cpu/instr_ID_X/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[10]} .original_name {{cpu/instr_ID_X/q[10]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[10]} .single_bit_orig_name {cpu/instr_ID_X/q[10]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[10]/Q} .original_name {cpu/instr_ID_X/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[11]} .original_name {{cpu/instr_ID_X/q[11]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[11]} .single_bit_orig_name {cpu/instr_ID_X/q[11]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[11]/Q} .original_name {cpu/instr_ID_X/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[12]} .original_name {{cpu/instr_ID_X/q[12]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[12]} .single_bit_orig_name {cpu/instr_ID_X/q[12]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[12]/Q} .original_name {cpu/instr_ID_X/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[21]} .original_name {{cpu/instr_ID_X/q[21]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[21]} .single_bit_orig_name {cpu/instr_ID_X/q[21]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[21]/Q} .original_name {cpu/instr_ID_X/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[22]} .original_name {{cpu/instr_ID_X/q[22]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[22]} .single_bit_orig_name {cpu/instr_ID_X/q[22]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[22]/Q} .original_name {cpu/instr_ID_X/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[6]} .original_name {{cpu/instr_ID_X/q[6]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[6]} .single_bit_orig_name {cpu/instr_ID_X/q[6]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[6]/Q} .original_name {cpu/instr_ID_X/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[23]} .original_name {{cpu/instr_ID_X/q[23]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[23]} .single_bit_orig_name {cpu/instr_ID_X/q[23]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[23]/Q} .original_name {cpu/instr_ID_X/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[24]} .original_name {{cpu/instr_ID_X/q[24]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[24]} .single_bit_orig_name {cpu/instr_ID_X/q[24]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[24]/Q} .original_name {cpu/instr_ID_X/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[0]} .original_name {{cpu/instr_ID_X/q[0]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[0]} .single_bit_orig_name {cpu/instr_ID_X/q[0]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[0]/Q} .original_name {cpu/instr_ID_X/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[1]} .original_name {{cpu/instr_ID_X/q[1]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[1]} .single_bit_orig_name {cpu/instr_ID_X/q[1]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[1]/Q} .original_name {cpu/instr_ID_X/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[2]} .original_name {{cpu/instr_ID_X/q[2]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[2]} .single_bit_orig_name {cpu/instr_ID_X/q[2]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[2]/Q} .original_name {cpu/instr_ID_X/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[3]} .original_name {{cpu/instr_ID_X/q[3]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[3]} .single_bit_orig_name {cpu/instr_ID_X/q[3]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[3]/Q} .original_name {cpu/instr_ID_X/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[4]} .original_name {{cpu/instr_ID_X/q[4]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[4]} .single_bit_orig_name {cpu/instr_ID_X/q[4]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[4]/Q} .original_name {cpu/instr_ID_X/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[13]} .original_name {{cpu/instr_ID_X/q[13]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[13]} .single_bit_orig_name {cpu/instr_ID_X/q[13]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[13]/Q} .original_name {cpu/instr_ID_X/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[20]} .original_name {{cpu/instr_ID_X/q[20]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[20]} .single_bit_orig_name {cpu/instr_ID_X/q[20]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[20]/Q} .original_name {cpu/instr_ID_X/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[15]} .original_name {{cpu/instr_ID_X/q[15]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[15]} .single_bit_orig_name {cpu/instr_ID_X/q[15]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[15]/Q} .original_name {cpu/instr_ID_X/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[16]} .original_name {{cpu/instr_ID_X/q[16]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[16]} .single_bit_orig_name {cpu/instr_ID_X/q[16]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[16]/Q} .original_name {cpu/instr_ID_X/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[17]} .original_name {{cpu/instr_ID_X/q[17]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[17]} .single_bit_orig_name {cpu/instr_ID_X/q[17]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[17]/Q} .original_name {cpu/instr_ID_X/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[18]} .original_name {{cpu/instr_ID_X/q[18]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[18]} .single_bit_orig_name {cpu/instr_ID_X/q[18]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[18]/Q} .original_name {cpu/instr_ID_X/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[19]} .original_name {{cpu/instr_ID_X/q[19]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[19]} .single_bit_orig_name {cpu/instr_ID_X/q[19]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[19]/Q} .original_name {cpu/instr_ID_X/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[14]} .original_name {{cpu/instr_ID_X/q[14]}}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[14]} .single_bit_orig_name {cpu/instr_ID_X/q[14]}
set_db -quiet {inst:riscv_top/cpu/instr_ID_X/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_ID_X/q_reg[14]/Q} .original_name {cpu/instr_ID_X/q[14]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_729 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_729 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_729 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_729 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_7 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_7 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_7 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_7 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/instr_X_WB/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/instr_X_WB/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[5]} .original_name {{cpu/instr_X_WB/q[5]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[5]} .single_bit_orig_name {cpu/instr_X_WB/q[5]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[5]/Q} .original_name {cpu/instr_X_WB/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[6]} .original_name {{cpu/instr_X_WB/q[6]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[6]} .single_bit_orig_name {cpu/instr_X_WB/q[6]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[6]/Q} .original_name {cpu/instr_X_WB/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[7]} .original_name {{cpu/instr_X_WB/q[7]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[7]} .single_bit_orig_name {cpu/instr_X_WB/q[7]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[7]/Q} .original_name {cpu/instr_X_WB/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[10]} .original_name {{cpu/instr_X_WB/q[10]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[10]} .single_bit_orig_name {cpu/instr_X_WB/q[10]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[10]/Q} .original_name {cpu/instr_X_WB/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[9]} .original_name {{cpu/instr_X_WB/q[9]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[9]} .single_bit_orig_name {cpu/instr_X_WB/q[9]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[9]/Q} .original_name {cpu/instr_X_WB/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[8]} .original_name {{cpu/instr_X_WB/q[8]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[8]} .single_bit_orig_name {cpu/instr_X_WB/q[8]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[8]/Q} .original_name {cpu/instr_X_WB/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[11]} .original_name {{cpu/instr_X_WB/q[11]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[11]} .single_bit_orig_name {cpu/instr_X_WB/q[11]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[11]/Q} .original_name {cpu/instr_X_WB/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[13]} .original_name {{cpu/instr_X_WB/q[13]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[13]} .single_bit_orig_name {cpu/instr_X_WB/q[13]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[13]/Q} .original_name {cpu/instr_X_WB/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[1]} .original_name {{cpu/instr_X_WB/q[1]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[1]} .single_bit_orig_name {cpu/instr_X_WB/q[1]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[1]/Q} .original_name {cpu/instr_X_WB/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[0]} .original_name {{cpu/instr_X_WB/q[0]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[0]} .single_bit_orig_name {cpu/instr_X_WB/q[0]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[0]/Q} .original_name {cpu/instr_X_WB/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[14]} .original_name {{cpu/instr_X_WB/q[14]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[14]} .single_bit_orig_name {cpu/instr_X_WB/q[14]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[14]/Q} .original_name {cpu/instr_X_WB/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[4]} .original_name {{cpu/instr_X_WB/q[4]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[4]} .single_bit_orig_name {cpu/instr_X_WB/q[4]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[4]/Q} .original_name {cpu/instr_X_WB/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[3]} .original_name {{cpu/instr_X_WB/q[3]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[3]} .single_bit_orig_name {cpu/instr_X_WB/q[3]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[3]/Q} .original_name {cpu/instr_X_WB/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[2]} .original_name {{cpu/instr_X_WB/q[2]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[2]} .single_bit_orig_name {cpu/instr_X_WB/q[2]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[2]/Q} .original_name {cpu/instr_X_WB/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[12]} .original_name {{cpu/instr_X_WB/q[12]}}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[12]} .single_bit_orig_name {cpu/instr_X_WB/q[12]}
set_db -quiet {inst:riscv_top/cpu/instr_X_WB/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/instr_X_WB/q_reg[12]/Q} .original_name {cpu/instr_X_WB/q[12]/q}
set_db -quiet module:riscv_top/mux2_N32 .hdl_user_name mux2
set_db -quiet module:riscv_top/mux2_N32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux2.v} {} {}}}
set_db -quiet module:riscv_top/mux2_N32 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux2_N32 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_731 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_731 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_731 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_731 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_8 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_8 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_8 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_8 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/pc_ID_X/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/pc_ID_X/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[13]} .original_name {{cpu/pc_ID_X/q[13]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[13]} .single_bit_orig_name {cpu/pc_ID_X/q[13]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[13]/Q} .original_name {cpu/pc_ID_X/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[1]} .original_name {{cpu/pc_ID_X/q[1]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[1]} .single_bit_orig_name {cpu/pc_ID_X/q[1]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[1]/Q} .original_name {cpu/pc_ID_X/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[2]} .original_name {{cpu/pc_ID_X/q[2]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[2]} .single_bit_orig_name {cpu/pc_ID_X/q[2]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[2]/Q} .original_name {cpu/pc_ID_X/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[30]} .original_name {{cpu/pc_ID_X/q[30]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[30]} .single_bit_orig_name {cpu/pc_ID_X/q[30]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[30]/Q} .original_name {cpu/pc_ID_X/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[31]} .original_name {{cpu/pc_ID_X/q[31]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[31]} .single_bit_orig_name {cpu/pc_ID_X/q[31]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[31]/Q} .original_name {cpu/pc_ID_X/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[3]} .original_name {{cpu/pc_ID_X/q[3]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[3]} .single_bit_orig_name {cpu/pc_ID_X/q[3]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[3]/Q} .original_name {cpu/pc_ID_X/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[4]} .original_name {{cpu/pc_ID_X/q[4]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[4]} .single_bit_orig_name {cpu/pc_ID_X/q[4]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[4]/Q} .original_name {cpu/pc_ID_X/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[5]} .original_name {{cpu/pc_ID_X/q[5]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[5]} .single_bit_orig_name {cpu/pc_ID_X/q[5]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[5]/Q} .original_name {cpu/pc_ID_X/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[6]} .original_name {{cpu/pc_ID_X/q[6]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[6]} .single_bit_orig_name {cpu/pc_ID_X/q[6]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[6]/Q} .original_name {cpu/pc_ID_X/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[7]} .original_name {{cpu/pc_ID_X/q[7]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[7]} .single_bit_orig_name {cpu/pc_ID_X/q[7]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[7]/Q} .original_name {cpu/pc_ID_X/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[8]} .original_name {{cpu/pc_ID_X/q[8]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[8]} .single_bit_orig_name {cpu/pc_ID_X/q[8]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[8]/Q} .original_name {cpu/pc_ID_X/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[9]} .original_name {{cpu/pc_ID_X/q[9]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[9]} .single_bit_orig_name {cpu/pc_ID_X/q[9]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[9]/Q} .original_name {cpu/pc_ID_X/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[10]} .original_name {{cpu/pc_ID_X/q[10]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[10]} .single_bit_orig_name {cpu/pc_ID_X/q[10]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[10]/Q} .original_name {cpu/pc_ID_X/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[11]} .original_name {{cpu/pc_ID_X/q[11]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[11]} .single_bit_orig_name {cpu/pc_ID_X/q[11]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[11]/Q} .original_name {cpu/pc_ID_X/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[12]} .original_name {{cpu/pc_ID_X/q[12]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[12]} .single_bit_orig_name {cpu/pc_ID_X/q[12]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[12]/Q} .original_name {cpu/pc_ID_X/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[0]} .original_name {{cpu/pc_ID_X/q[0]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[0]} .single_bit_orig_name {cpu/pc_ID_X/q[0]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[0]/Q} .original_name {cpu/pc_ID_X/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[29]} .original_name {{cpu/pc_ID_X/q[29]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[29]} .single_bit_orig_name {cpu/pc_ID_X/q[29]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[29]/Q} .original_name {cpu/pc_ID_X/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[15]} .original_name {{cpu/pc_ID_X/q[15]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[15]} .single_bit_orig_name {cpu/pc_ID_X/q[15]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[15]/Q} .original_name {cpu/pc_ID_X/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[16]} .original_name {{cpu/pc_ID_X/q[16]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[16]} .single_bit_orig_name {cpu/pc_ID_X/q[16]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[16]/Q} .original_name {cpu/pc_ID_X/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[17]} .original_name {{cpu/pc_ID_X/q[17]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[17]} .single_bit_orig_name {cpu/pc_ID_X/q[17]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[17]/Q} .original_name {cpu/pc_ID_X/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[18]} .original_name {{cpu/pc_ID_X/q[18]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[18]} .single_bit_orig_name {cpu/pc_ID_X/q[18]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[18]/Q} .original_name {cpu/pc_ID_X/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[19]} .original_name {{cpu/pc_ID_X/q[19]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[19]} .single_bit_orig_name {cpu/pc_ID_X/q[19]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[19]/Q} .original_name {cpu/pc_ID_X/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[20]} .original_name {{cpu/pc_ID_X/q[20]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[20]} .single_bit_orig_name {cpu/pc_ID_X/q[20]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[20]/Q} .original_name {cpu/pc_ID_X/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[21]} .original_name {{cpu/pc_ID_X/q[21]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[21]} .single_bit_orig_name {cpu/pc_ID_X/q[21]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[21]/Q} .original_name {cpu/pc_ID_X/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[22]} .original_name {{cpu/pc_ID_X/q[22]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[22]} .single_bit_orig_name {cpu/pc_ID_X/q[22]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[22]/Q} .original_name {cpu/pc_ID_X/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[23]} .original_name {{cpu/pc_ID_X/q[23]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[23]} .single_bit_orig_name {cpu/pc_ID_X/q[23]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[23]/Q} .original_name {cpu/pc_ID_X/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[24]} .original_name {{cpu/pc_ID_X/q[24]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[24]} .single_bit_orig_name {cpu/pc_ID_X/q[24]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[24]/Q} .original_name {cpu/pc_ID_X/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[25]} .original_name {{cpu/pc_ID_X/q[25]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[25]} .single_bit_orig_name {cpu/pc_ID_X/q[25]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[25]/Q} .original_name {cpu/pc_ID_X/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[26]} .original_name {{cpu/pc_ID_X/q[26]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[26]} .single_bit_orig_name {cpu/pc_ID_X/q[26]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[26]/Q} .original_name {cpu/pc_ID_X/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[27]} .original_name {{cpu/pc_ID_X/q[27]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[27]} .single_bit_orig_name {cpu/pc_ID_X/q[27]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[27]/Q} .original_name {cpu/pc_ID_X/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[28]} .original_name {{cpu/pc_ID_X/q[28]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[28]} .single_bit_orig_name {cpu/pc_ID_X/q[28]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[28]/Q} .original_name {cpu/pc_ID_X/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[14]} .original_name {{cpu/pc_ID_X/q[14]}}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[14]} .single_bit_orig_name {cpu/pc_ID_X/q[14]}
set_db -quiet {inst:riscv_top/cpu/pc_ID_X/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_ID_X/q_reg[14]/Q} .original_name {cpu/pc_ID_X/q[14]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_736 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_736 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_736 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_736 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_9 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_9 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_9 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_9 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/pc_IF_ID/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/pc_IF_ID/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[6]} .original_name {{cpu/pc_IF_ID/q[6]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[6]} .single_bit_orig_name {cpu/pc_IF_ID/q[6]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[6]/Q} .original_name {cpu/pc_IF_ID/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[30]} .original_name {{cpu/pc_IF_ID/q[30]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[30]} .single_bit_orig_name {cpu/pc_IF_ID/q[30]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[30]/Q} .original_name {cpu/pc_IF_ID/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[28]} .original_name {{cpu/pc_IF_ID/q[28]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[28]} .single_bit_orig_name {cpu/pc_IF_ID/q[28]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[28]/Q} .original_name {cpu/pc_IF_ID/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[22]} .original_name {{cpu/pc_IF_ID/q[22]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[22]} .single_bit_orig_name {cpu/pc_IF_ID/q[22]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[22]/Q} .original_name {cpu/pc_IF_ID/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[7]} .original_name {{cpu/pc_IF_ID/q[7]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[7]} .single_bit_orig_name {cpu/pc_IF_ID/q[7]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[7]/Q} .original_name {cpu/pc_IF_ID/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[31]} .original_name {{cpu/pc_IF_ID/q[31]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[31]} .single_bit_orig_name {cpu/pc_IF_ID/q[31]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[31]/Q} .original_name {cpu/pc_IF_ID/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[19]} .original_name {{cpu/pc_IF_ID/q[19]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[19]} .single_bit_orig_name {cpu/pc_IF_ID/q[19]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[19]/Q} .original_name {cpu/pc_IF_ID/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[5]} .original_name {{cpu/pc_IF_ID/q[5]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[5]} .single_bit_orig_name {cpu/pc_IF_ID/q[5]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[5]/Q} .original_name {cpu/pc_IF_ID/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[4]} .original_name {{cpu/pc_IF_ID/q[4]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[4]} .single_bit_orig_name {cpu/pc_IF_ID/q[4]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[4]/Q} .original_name {cpu/pc_IF_ID/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[27]} .original_name {{cpu/pc_IF_ID/q[27]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[27]} .single_bit_orig_name {cpu/pc_IF_ID/q[27]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[27]/Q} .original_name {cpu/pc_IF_ID/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[17]} .original_name {{cpu/pc_IF_ID/q[17]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[17]} .single_bit_orig_name {cpu/pc_IF_ID/q[17]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[17]/Q} .original_name {cpu/pc_IF_ID/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[26]} .original_name {{cpu/pc_IF_ID/q[26]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[26]} .single_bit_orig_name {cpu/pc_IF_ID/q[26]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[26]/Q} .original_name {cpu/pc_IF_ID/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[2]} .original_name {{cpu/pc_IF_ID/q[2]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[2]} .single_bit_orig_name {cpu/pc_IF_ID/q[2]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[2]/Q} .original_name {cpu/pc_IF_ID/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[13]} .original_name {{cpu/pc_IF_ID/q[13]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[13]} .single_bit_orig_name {cpu/pc_IF_ID/q[13]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[13]/Q} .original_name {cpu/pc_IF_ID/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[1]} .original_name {{cpu/pc_IF_ID/q[1]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[1]} .single_bit_orig_name {cpu/pc_IF_ID/q[1]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[1]/Q} .original_name {cpu/pc_IF_ID/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[0]} .original_name {{cpu/pc_IF_ID/q[0]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[0]} .single_bit_orig_name {cpu/pc_IF_ID/q[0]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[0]/Q} .original_name {cpu/pc_IF_ID/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[29]} .original_name {{cpu/pc_IF_ID/q[29]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[29]} .single_bit_orig_name {cpu/pc_IF_ID/q[29]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[29]/Q} .original_name {cpu/pc_IF_ID/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[3]} .original_name {{cpu/pc_IF_ID/q[3]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[3]} .single_bit_orig_name {cpu/pc_IF_ID/q[3]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[3]/Q} .original_name {cpu/pc_IF_ID/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[11]} .original_name {{cpu/pc_IF_ID/q[11]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[11]} .single_bit_orig_name {cpu/pc_IF_ID/q[11]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[11]/Q} .original_name {cpu/pc_IF_ID/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[10]} .original_name {{cpu/pc_IF_ID/q[10]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[10]} .single_bit_orig_name {cpu/pc_IF_ID/q[10]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[10]/Q} .original_name {cpu/pc_IF_ID/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[23]} .original_name {{cpu/pc_IF_ID/q[23]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[23]} .single_bit_orig_name {cpu/pc_IF_ID/q[23]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[23]/Q} .original_name {cpu/pc_IF_ID/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[9]} .original_name {{cpu/pc_IF_ID/q[9]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[9]} .single_bit_orig_name {cpu/pc_IF_ID/q[9]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[9]/Q} .original_name {cpu/pc_IF_ID/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[8]} .original_name {{cpu/pc_IF_ID/q[8]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[8]} .single_bit_orig_name {cpu/pc_IF_ID/q[8]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[8]/Q} .original_name {cpu/pc_IF_ID/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[21]} .original_name {{cpu/pc_IF_ID/q[21]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[21]} .single_bit_orig_name {cpu/pc_IF_ID/q[21]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[21]/Q} .original_name {cpu/pc_IF_ID/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[20]} .original_name {{cpu/pc_IF_ID/q[20]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[20]} .single_bit_orig_name {cpu/pc_IF_ID/q[20]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[20]/Q} .original_name {cpu/pc_IF_ID/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[12]} .original_name {{cpu/pc_IF_ID/q[12]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[12]} .single_bit_orig_name {cpu/pc_IF_ID/q[12]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[12]/Q} .original_name {cpu/pc_IF_ID/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[24]} .original_name {{cpu/pc_IF_ID/q[24]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[24]} .single_bit_orig_name {cpu/pc_IF_ID/q[24]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[24]/Q} .original_name {cpu/pc_IF_ID/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[15]} .original_name {{cpu/pc_IF_ID/q[15]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[15]} .single_bit_orig_name {cpu/pc_IF_ID/q[15]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[15]/Q} .original_name {cpu/pc_IF_ID/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[14]} .original_name {{cpu/pc_IF_ID/q[14]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[14]} .single_bit_orig_name {cpu/pc_IF_ID/q[14]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[14]/Q} .original_name {cpu/pc_IF_ID/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[25]} .original_name {{cpu/pc_IF_ID/q[25]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[25]} .single_bit_orig_name {cpu/pc_IF_ID/q[25]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[25]/Q} .original_name {cpu/pc_IF_ID/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[16]} .original_name {{cpu/pc_IF_ID/q[16]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[16]} .single_bit_orig_name {cpu/pc_IF_ID/q[16]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[16]/Q} .original_name {cpu/pc_IF_ID/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[18]} .original_name {{cpu/pc_IF_ID/q[18]}}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[18]} .single_bit_orig_name {cpu/pc_IF_ID/q[18]}
set_db -quiet {inst:riscv_top/cpu/pc_IF_ID/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_IF_ID/q_reg[18]/Q} .original_name {cpu/pc_IF_ID/q[18]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_728 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_728 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_728 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_728 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_10 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_10 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_10 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_10 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/pc_X_WB/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/pc_X_WB/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[13]} .original_name {{cpu/pc_X_WB/q[13]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[13]} .single_bit_orig_name {cpu/pc_X_WB/q[13]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[13]/Q} .original_name {cpu/pc_X_WB/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[1]} .original_name {{cpu/pc_X_WB/q[1]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[1]} .single_bit_orig_name {cpu/pc_X_WB/q[1]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[1]/Q} .original_name {cpu/pc_X_WB/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[2]} .original_name {{cpu/pc_X_WB/q[2]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[2]} .single_bit_orig_name {cpu/pc_X_WB/q[2]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[2]/Q} .original_name {cpu/pc_X_WB/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[30]} .original_name {{cpu/pc_X_WB/q[30]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[30]} .single_bit_orig_name {cpu/pc_X_WB/q[30]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[30]/Q} .original_name {cpu/pc_X_WB/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[31]} .original_name {{cpu/pc_X_WB/q[31]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[31]} .single_bit_orig_name {cpu/pc_X_WB/q[31]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[31]/Q} .original_name {cpu/pc_X_WB/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[3]} .original_name {{cpu/pc_X_WB/q[3]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[3]} .single_bit_orig_name {cpu/pc_X_WB/q[3]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[3]/Q} .original_name {cpu/pc_X_WB/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[4]} .original_name {{cpu/pc_X_WB/q[4]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[4]} .single_bit_orig_name {cpu/pc_X_WB/q[4]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[4]/Q} .original_name {cpu/pc_X_WB/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[5]} .original_name {{cpu/pc_X_WB/q[5]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[5]} .single_bit_orig_name {cpu/pc_X_WB/q[5]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[5]/Q} .original_name {cpu/pc_X_WB/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[6]} .original_name {{cpu/pc_X_WB/q[6]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[6]} .single_bit_orig_name {cpu/pc_X_WB/q[6]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[6]/Q} .original_name {cpu/pc_X_WB/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[7]} .original_name {{cpu/pc_X_WB/q[7]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[7]} .single_bit_orig_name {cpu/pc_X_WB/q[7]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[7]/Q} .original_name {cpu/pc_X_WB/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[8]} .original_name {{cpu/pc_X_WB/q[8]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[8]} .single_bit_orig_name {cpu/pc_X_WB/q[8]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[8]/Q} .original_name {cpu/pc_X_WB/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[9]} .original_name {{cpu/pc_X_WB/q[9]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[9]} .single_bit_orig_name {cpu/pc_X_WB/q[9]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[9]/Q} .original_name {cpu/pc_X_WB/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[10]} .original_name {{cpu/pc_X_WB/q[10]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[10]} .single_bit_orig_name {cpu/pc_X_WB/q[10]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[10]/Q} .original_name {cpu/pc_X_WB/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[11]} .original_name {{cpu/pc_X_WB/q[11]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[11]} .single_bit_orig_name {cpu/pc_X_WB/q[11]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[11]/Q} .original_name {cpu/pc_X_WB/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[12]} .original_name {{cpu/pc_X_WB/q[12]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[12]} .single_bit_orig_name {cpu/pc_X_WB/q[12]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[12]/Q} .original_name {cpu/pc_X_WB/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[0]} .original_name {{cpu/pc_X_WB/q[0]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[0]} .single_bit_orig_name {cpu/pc_X_WB/q[0]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[0]/Q} .original_name {cpu/pc_X_WB/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[29]} .original_name {{cpu/pc_X_WB/q[29]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[29]} .single_bit_orig_name {cpu/pc_X_WB/q[29]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[29]/Q} .original_name {cpu/pc_X_WB/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[15]} .original_name {{cpu/pc_X_WB/q[15]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[15]} .single_bit_orig_name {cpu/pc_X_WB/q[15]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[15]/Q} .original_name {cpu/pc_X_WB/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[16]} .original_name {{cpu/pc_X_WB/q[16]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[16]} .single_bit_orig_name {cpu/pc_X_WB/q[16]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[16]/Q} .original_name {cpu/pc_X_WB/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[17]} .original_name {{cpu/pc_X_WB/q[17]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[17]} .single_bit_orig_name {cpu/pc_X_WB/q[17]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[17]/Q} .original_name {cpu/pc_X_WB/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[18]} .original_name {{cpu/pc_X_WB/q[18]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[18]} .single_bit_orig_name {cpu/pc_X_WB/q[18]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[18]/Q} .original_name {cpu/pc_X_WB/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[19]} .original_name {{cpu/pc_X_WB/q[19]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[19]} .single_bit_orig_name {cpu/pc_X_WB/q[19]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[19]/Q} .original_name {cpu/pc_X_WB/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[20]} .original_name {{cpu/pc_X_WB/q[20]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[20]} .single_bit_orig_name {cpu/pc_X_WB/q[20]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[20]/Q} .original_name {cpu/pc_X_WB/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[21]} .original_name {{cpu/pc_X_WB/q[21]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[21]} .single_bit_orig_name {cpu/pc_X_WB/q[21]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[21]/Q} .original_name {cpu/pc_X_WB/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[22]} .original_name {{cpu/pc_X_WB/q[22]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[22]} .single_bit_orig_name {cpu/pc_X_WB/q[22]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[22]/Q} .original_name {cpu/pc_X_WB/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[23]} .original_name {{cpu/pc_X_WB/q[23]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[23]} .single_bit_orig_name {cpu/pc_X_WB/q[23]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[23]/Q} .original_name {cpu/pc_X_WB/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[24]} .original_name {{cpu/pc_X_WB/q[24]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[24]} .single_bit_orig_name {cpu/pc_X_WB/q[24]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[24]/Q} .original_name {cpu/pc_X_WB/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[25]} .original_name {{cpu/pc_X_WB/q[25]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[25]} .single_bit_orig_name {cpu/pc_X_WB/q[25]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[25]/Q} .original_name {cpu/pc_X_WB/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[26]} .original_name {{cpu/pc_X_WB/q[26]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[26]} .single_bit_orig_name {cpu/pc_X_WB/q[26]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[26]/Q} .original_name {cpu/pc_X_WB/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[27]} .original_name {{cpu/pc_X_WB/q[27]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[27]} .single_bit_orig_name {cpu/pc_X_WB/q[27]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[27]/Q} .original_name {cpu/pc_X_WB/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[28]} .original_name {{cpu/pc_X_WB/q[28]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[28]} .single_bit_orig_name {cpu/pc_X_WB/q[28]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[28]/Q} .original_name {cpu/pc_X_WB/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[14]} .original_name {{cpu/pc_X_WB/q[14]}}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[14]} .single_bit_orig_name {cpu/pc_X_WB/q[14]}
set_db -quiet {inst:riscv_top/cpu/pc_X_WB/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_X_WB/q_reg[14]/Q} .original_name {cpu/pc_X_WB/q[14]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_INIT32h00002000 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_INIT32h00002000 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_INIT32h00002000 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_INIT32h00002000 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_11 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_11 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_11 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_11 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/pc_reg/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/pc_reg/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[12]} .original_name {{cpu/pc_reg/q[12]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[12]} .single_bit_orig_name {cpu/pc_reg/q[12]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[12]/Q} .original_name {cpu/pc_reg/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[0]} .original_name {{cpu/pc_reg/q[0]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[0]} .single_bit_orig_name {cpu/pc_reg/q[0]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[0]/Q} .original_name {cpu/pc_reg/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[2]} .original_name {{cpu/pc_reg/q[2]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[2]} .single_bit_orig_name {cpu/pc_reg/q[2]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[2]/Q} .original_name {cpu/pc_reg/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[30]} .original_name {{cpu/pc_reg/q[30]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[30]} .single_bit_orig_name {cpu/pc_reg/q[30]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[30]/Q} .original_name {cpu/pc_reg/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[31]} .original_name {{cpu/pc_reg/q[31]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[31]} .single_bit_orig_name {cpu/pc_reg/q[31]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[31]/Q} .original_name {cpu/pc_reg/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[3]} .original_name {{cpu/pc_reg/q[3]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[3]} .single_bit_orig_name {cpu/pc_reg/q[3]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[3]/Q} .original_name {cpu/pc_reg/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[4]} .original_name {{cpu/pc_reg/q[4]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[4]} .single_bit_orig_name {cpu/pc_reg/q[4]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[4]/Q} .original_name {cpu/pc_reg/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[5]} .original_name {{cpu/pc_reg/q[5]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[5]} .single_bit_orig_name {cpu/pc_reg/q[5]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[5]/Q} .original_name {cpu/pc_reg/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[1]} .original_name {{cpu/pc_reg/q[1]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[1]} .single_bit_orig_name {cpu/pc_reg/q[1]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[1]/Q} .original_name {cpu/pc_reg/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[7]} .original_name {{cpu/pc_reg/q[7]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[7]} .single_bit_orig_name {cpu/pc_reg/q[7]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[7]/Q} .original_name {cpu/pc_reg/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[8]} .original_name {{cpu/pc_reg/q[8]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[8]} .single_bit_orig_name {cpu/pc_reg/q[8]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[8]/Q} .original_name {cpu/pc_reg/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[9]} .original_name {{cpu/pc_reg/q[9]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[9]} .single_bit_orig_name {cpu/pc_reg/q[9]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[9]/Q} .original_name {cpu/pc_reg/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[6]} .original_name {{cpu/pc_reg/q[6]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[6]} .single_bit_orig_name {cpu/pc_reg/q[6]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[6]/Q} .original_name {cpu/pc_reg/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[11]} .original_name {{cpu/pc_reg/q[11]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[11]} .single_bit_orig_name {cpu/pc_reg/q[11]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[11]/Q} .original_name {cpu/pc_reg/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[10]} .original_name {{cpu/pc_reg/q[10]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[10]} .single_bit_orig_name {cpu/pc_reg/q[10]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[10]/Q} .original_name {cpu/pc_reg/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[13]} .original_name {{cpu/pc_reg/q[13]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[13]} .single_bit_orig_name {cpu/pc_reg/q[13]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[13]/Q} .original_name {cpu/pc_reg/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[29]} .original_name {{cpu/pc_reg/q[29]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[29]} .single_bit_orig_name {cpu/pc_reg/q[29]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[29]/Q} .original_name {cpu/pc_reg/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[15]} .original_name {{cpu/pc_reg/q[15]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[15]} .single_bit_orig_name {cpu/pc_reg/q[15]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[15]/Q} .original_name {cpu/pc_reg/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[16]} .original_name {{cpu/pc_reg/q[16]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[16]} .single_bit_orig_name {cpu/pc_reg/q[16]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[16]/Q} .original_name {cpu/pc_reg/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[17]} .original_name {{cpu/pc_reg/q[17]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[17]} .single_bit_orig_name {cpu/pc_reg/q[17]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[17]/Q} .original_name {cpu/pc_reg/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[18]} .original_name {{cpu/pc_reg/q[18]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[18]} .single_bit_orig_name {cpu/pc_reg/q[18]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[18]/Q} .original_name {cpu/pc_reg/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[19]} .original_name {{cpu/pc_reg/q[19]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[19]} .single_bit_orig_name {cpu/pc_reg/q[19]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[19]/Q} .original_name {cpu/pc_reg/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[20]} .original_name {{cpu/pc_reg/q[20]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[20]} .single_bit_orig_name {cpu/pc_reg/q[20]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[20]/Q} .original_name {cpu/pc_reg/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[21]} .original_name {{cpu/pc_reg/q[21]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[21]} .single_bit_orig_name {cpu/pc_reg/q[21]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[21]/Q} .original_name {cpu/pc_reg/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[22]} .original_name {{cpu/pc_reg/q[22]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[22]} .single_bit_orig_name {cpu/pc_reg/q[22]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[22]/Q} .original_name {cpu/pc_reg/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[23]} .original_name {{cpu/pc_reg/q[23]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[23]} .single_bit_orig_name {cpu/pc_reg/q[23]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[23]/Q} .original_name {cpu/pc_reg/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[24]} .original_name {{cpu/pc_reg/q[24]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[24]} .single_bit_orig_name {cpu/pc_reg/q[24]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[24]/Q} .original_name {cpu/pc_reg/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[25]} .original_name {{cpu/pc_reg/q[25]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[25]} .single_bit_orig_name {cpu/pc_reg/q[25]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[25]/Q} .original_name {cpu/pc_reg/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[26]} .original_name {{cpu/pc_reg/q[26]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[26]} .single_bit_orig_name {cpu/pc_reg/q[26]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[26]/Q} .original_name {cpu/pc_reg/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[27]} .original_name {{cpu/pc_reg/q[27]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[27]} .single_bit_orig_name {cpu/pc_reg/q[27]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[27]/Q} .original_name {cpu/pc_reg/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[28]} .original_name {{cpu/pc_reg/q[28]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[28]} .single_bit_orig_name {cpu/pc_reg/q[28]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[28]/Q} .original_name {cpu/pc_reg/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[14]} .original_name {{cpu/pc_reg/q[14]}}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[14]} .single_bit_orig_name {cpu/pc_reg/q[14]}
set_db -quiet {inst:riscv_top/cpu/pc_reg/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_reg/q_reg[14]/Q} .original_name {cpu/pc_reg/q[14]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N2 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N2 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N2 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N2 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/pc_sel_jal_ID_X/q_reg[0]} .original_name {{cpu/pc_sel_jal_ID_X/q[0]}}
set_db -quiet {inst:riscv_top/cpu/pc_sel_jal_ID_X/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_sel_jal_ID_X/q_reg[0]} .single_bit_orig_name {cpu/pc_sel_jal_ID_X/q[0]}
set_db -quiet {inst:riscv_top/cpu/pc_sel_jal_ID_X/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_sel_jal_ID_X/q_reg[0]/Q} .original_name {cpu/pc_sel_jal_ID_X/q[0]/q}
set_db -quiet module:riscv_top/mux3_N32_4_169 .hdl_user_name mux3
set_db -quiet module:riscv_top/mux3_N32_4_169 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v} {} {}}}
set_db -quiet module:riscv_top/mux3_N32_4_169 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux3_N32_4_169 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/REGISTER_R_CE_N2_1 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N2_1 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N2_1 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N2_1 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/pc_select_X_WB/q_reg[1]} .original_name {{cpu/pc_select_X_WB/q[1]}}
set_db -quiet {inst:riscv_top/cpu/pc_select_X_WB/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/pc_select_X_WB/q_reg[1]} .single_bit_orig_name {cpu/pc_select_X_WB/q[1]}
set_db -quiet {inst:riscv_top/cpu/pc_select_X_WB/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/pc_select_X_WB/q_reg[1]/Q} .original_name {cpu/pc_select_X_WB/q[1]/q}
set_db -quiet module:riscv_top/ASYNC_2R1WRAM_JWSTYLE_DEPTH32_WIDTH32 .hdl_user_name ASYNC_2R1WRAM_JWSTYLE
set_db -quiet module:riscv_top/ASYNC_2R1WRAM_JWSTYLE_DEPTH32_WIDTH32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/ASYNC_2R1WRAM_JWSTYLE_DEPTH32_WIDTH32 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/ASYNC_2R1WRAM_JWSTYLE_DEPTH32_WIDTH32 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/REGISTER_N32 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[0].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[0].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[0].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[0].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_727 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_727 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_727 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_727 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[1].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[1].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[1].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[1].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_726 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_726 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_726 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_726 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[2].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[2].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[2].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[2].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_725 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_725 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_725 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_725 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[3].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[3].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[3].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[3].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_724 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_724 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_724 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_724 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[4].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[4].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[4].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[4].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_723 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_723 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_723 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_723 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[5].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[5].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[5].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[5].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_722 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_722 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_722 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_722 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[6].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[6].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[6].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[6].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_721 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_721 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_721 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_721 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[7].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[7].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[7].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[7].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_720 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_720 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_720 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_720 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[8].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[8].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[8].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[8].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_719 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_719 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_719 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_719 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[9].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[9].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[9].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[9].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_718 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_718 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_718 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_718 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[10].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[10].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[10].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[10].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_717 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_717 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_717 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_717 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[11].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[11].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[11].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[11].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_716 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_716 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_716 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_716 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[12].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[12].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[12].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[12].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_715 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_715 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_715 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_715 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[13].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[13].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[13].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[13].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_714 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_714 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_714 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_714 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[14].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[14].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[14].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[14].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_713 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_713 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_713 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_713 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[15].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[15].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[15].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[15].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_712 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_712 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_712 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_712 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[16].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[16].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[16].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[16].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_711 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_711 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_711 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_711 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[17].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[17].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[17].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[17].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_710 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_710 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_710 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_710 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[18].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[18].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[18].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[18].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_709 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_709 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_709 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_709 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[19].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[19].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[19].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[19].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_708 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_708 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_708 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_708 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[20].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[20].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[20].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[20].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_707 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_707 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_707 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_707 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[21].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[21].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[21].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[21].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_706 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_706 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_706 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_706 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[22].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[22].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[22].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[22].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_705 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_705 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_705 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_705 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[23].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[23].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[23].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[23].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_704 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_704 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_704 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_704 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[24].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[24].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[24].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[24].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_703 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_703 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_703 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_703 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[25].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[25].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[25].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[25].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_702 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_702 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_702 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_702 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[26].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[26].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[26].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[26].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_701 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_701 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_701 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_701 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[27].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[27].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[27].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[27].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_700 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_700 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_700 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_700 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[28].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[28].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[28].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[28].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_699 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_699 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_699 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_699 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[29].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[29].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[29].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[29].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_698 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_698 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_698 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_698 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[30].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[30].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[30].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[30].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_N32_697 .hdl_user_name REGISTER
set_db -quiet module:riscv_top/REGISTER_N32_697 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_N32_697 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_N32_697 .lp_clock_gating_max_flops inf
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[12]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[12]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[12]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[12]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[1]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[1]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[1]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[1]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[2]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[2]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[2]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[2]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[3]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[3]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[3]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[3]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[28]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[28]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[28]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[28]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[4]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[4]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[4]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[4]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[5]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[5]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[5]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[5]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[6]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[6]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[6]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[6]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[24]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[24]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[24]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[24]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[7]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[7]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[7]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[7]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[8]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[8]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[8]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[8]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[9]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[9]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[9]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[9]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[20]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[20]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[20]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[20]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[10]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[10]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[10]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[10]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[11]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[11]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[11]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[11]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[0]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[0]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[0]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[0]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[31]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[31]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[31]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[31]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[14]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[14]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[14]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[14]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[14]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[15]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[15]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[15]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[15]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[16]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[16]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[16]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[16]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[17]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[17]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[17]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[17]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[18]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[18]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[18]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[18]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[19]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[19]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[19]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[19]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[21]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[21]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[21]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[21]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[22]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[22]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[22]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[22]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[23]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[23]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[23]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[23]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[25]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[25]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[25]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[25]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[26]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[26]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[26]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[26]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[27]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[27]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[27]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[27]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[29]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[29]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[29]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[29]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[30]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[30]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[30]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[30]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[13]} .original_name {{cpu/rf2/genblk1[31].reg_x/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[13]} .single_bit_orig_name {cpu/rf2/genblk1[31].reg_x/q[13]}
set_db -quiet {inst:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rf2/genblk1[31].reg_x/q_reg[13]/Q} .original_name {cpu/rf2/genblk1[31].reg_x/q[13]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_734 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_734 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_734 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_734 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_12 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_12 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_12 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_12 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/rs1_ID_X/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/rs1_ID_X/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[13]} .original_name {{cpu/rs1_ID_X/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[13]} .single_bit_orig_name {cpu/rs1_ID_X/q[13]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[13]/Q} .original_name {cpu/rs1_ID_X/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[1]} .original_name {{cpu/rs1_ID_X/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[1]} .single_bit_orig_name {cpu/rs1_ID_X/q[1]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[1]/Q} .original_name {cpu/rs1_ID_X/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[2]} .original_name {{cpu/rs1_ID_X/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[2]} .single_bit_orig_name {cpu/rs1_ID_X/q[2]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[2]/Q} .original_name {cpu/rs1_ID_X/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[30]} .original_name {{cpu/rs1_ID_X/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[30]} .single_bit_orig_name {cpu/rs1_ID_X/q[30]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[30]/Q} .original_name {cpu/rs1_ID_X/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[31]} .original_name {{cpu/rs1_ID_X/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[31]} .single_bit_orig_name {cpu/rs1_ID_X/q[31]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[31]/Q} .original_name {cpu/rs1_ID_X/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[3]} .original_name {{cpu/rs1_ID_X/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[3]} .single_bit_orig_name {cpu/rs1_ID_X/q[3]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[3]/Q} .original_name {cpu/rs1_ID_X/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[4]} .original_name {{cpu/rs1_ID_X/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[4]} .single_bit_orig_name {cpu/rs1_ID_X/q[4]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[4]/Q} .original_name {cpu/rs1_ID_X/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[5]} .original_name {{cpu/rs1_ID_X/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[5]} .single_bit_orig_name {cpu/rs1_ID_X/q[5]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[5]/Q} .original_name {cpu/rs1_ID_X/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[6]} .original_name {{cpu/rs1_ID_X/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[6]} .single_bit_orig_name {cpu/rs1_ID_X/q[6]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[6]/Q} .original_name {cpu/rs1_ID_X/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[7]} .original_name {{cpu/rs1_ID_X/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[7]} .single_bit_orig_name {cpu/rs1_ID_X/q[7]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[7]/Q} .original_name {cpu/rs1_ID_X/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[8]} .original_name {{cpu/rs1_ID_X/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[8]} .single_bit_orig_name {cpu/rs1_ID_X/q[8]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[8]/Q} .original_name {cpu/rs1_ID_X/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[9]} .original_name {{cpu/rs1_ID_X/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[9]} .single_bit_orig_name {cpu/rs1_ID_X/q[9]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[9]/Q} .original_name {cpu/rs1_ID_X/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[10]} .original_name {{cpu/rs1_ID_X/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[10]} .single_bit_orig_name {cpu/rs1_ID_X/q[10]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[10]/Q} .original_name {cpu/rs1_ID_X/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[11]} .original_name {{cpu/rs1_ID_X/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[11]} .single_bit_orig_name {cpu/rs1_ID_X/q[11]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[11]/Q} .original_name {cpu/rs1_ID_X/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[12]} .original_name {{cpu/rs1_ID_X/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[12]} .single_bit_orig_name {cpu/rs1_ID_X/q[12]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[12]/Q} .original_name {cpu/rs1_ID_X/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[0]} .original_name {{cpu/rs1_ID_X/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[0]} .single_bit_orig_name {cpu/rs1_ID_X/q[0]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[0]/Q} .original_name {cpu/rs1_ID_X/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[29]} .original_name {{cpu/rs1_ID_X/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[29]} .single_bit_orig_name {cpu/rs1_ID_X/q[29]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[29]/Q} .original_name {cpu/rs1_ID_X/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[15]} .original_name {{cpu/rs1_ID_X/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[15]} .single_bit_orig_name {cpu/rs1_ID_X/q[15]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[15]/Q} .original_name {cpu/rs1_ID_X/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[16]} .original_name {{cpu/rs1_ID_X/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[16]} .single_bit_orig_name {cpu/rs1_ID_X/q[16]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[16]/Q} .original_name {cpu/rs1_ID_X/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[17]} .original_name {{cpu/rs1_ID_X/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[17]} .single_bit_orig_name {cpu/rs1_ID_X/q[17]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[17]/Q} .original_name {cpu/rs1_ID_X/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[18]} .original_name {{cpu/rs1_ID_X/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[18]} .single_bit_orig_name {cpu/rs1_ID_X/q[18]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[18]/Q} .original_name {cpu/rs1_ID_X/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[19]} .original_name {{cpu/rs1_ID_X/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[19]} .single_bit_orig_name {cpu/rs1_ID_X/q[19]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[19]/Q} .original_name {cpu/rs1_ID_X/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[20]} .original_name {{cpu/rs1_ID_X/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[20]} .single_bit_orig_name {cpu/rs1_ID_X/q[20]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[20]/Q} .original_name {cpu/rs1_ID_X/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[21]} .original_name {{cpu/rs1_ID_X/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[21]} .single_bit_orig_name {cpu/rs1_ID_X/q[21]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[21]/Q} .original_name {cpu/rs1_ID_X/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[22]} .original_name {{cpu/rs1_ID_X/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[22]} .single_bit_orig_name {cpu/rs1_ID_X/q[22]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[22]/Q} .original_name {cpu/rs1_ID_X/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[23]} .original_name {{cpu/rs1_ID_X/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[23]} .single_bit_orig_name {cpu/rs1_ID_X/q[23]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[23]/Q} .original_name {cpu/rs1_ID_X/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[24]} .original_name {{cpu/rs1_ID_X/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[24]} .single_bit_orig_name {cpu/rs1_ID_X/q[24]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[24]/Q} .original_name {cpu/rs1_ID_X/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[25]} .original_name {{cpu/rs1_ID_X/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[25]} .single_bit_orig_name {cpu/rs1_ID_X/q[25]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[25]/Q} .original_name {cpu/rs1_ID_X/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[26]} .original_name {{cpu/rs1_ID_X/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[26]} .single_bit_orig_name {cpu/rs1_ID_X/q[26]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[26]/Q} .original_name {cpu/rs1_ID_X/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[27]} .original_name {{cpu/rs1_ID_X/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[27]} .single_bit_orig_name {cpu/rs1_ID_X/q[27]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[27]/Q} .original_name {cpu/rs1_ID_X/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[28]} .original_name {{cpu/rs1_ID_X/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[28]} .single_bit_orig_name {cpu/rs1_ID_X/q[28]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[28]/Q} .original_name {cpu/rs1_ID_X/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[14]} .original_name {{cpu/rs1_ID_X/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[14]} .single_bit_orig_name {cpu/rs1_ID_X/q[14]}
set_db -quiet {inst:riscv_top/cpu/rs1_ID_X/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs1_ID_X/q_reg[14]/Q} .original_name {cpu/rs1_ID_X/q[14]/q}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_733 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_733 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_733 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_733 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_13 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_13 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_13 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_13 .boundary_opto strict_no
set_db -quiet inst:riscv_top/cpu/rs2_ID_X/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/cpu/rs2_ID_X/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[13]} .original_name {{cpu/rs2_ID_X/q[13]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[13]} .single_bit_orig_name {cpu/rs2_ID_X/q[13]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[13]/Q} .original_name {cpu/rs2_ID_X/q[13]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[1]} .original_name {{cpu/rs2_ID_X/q[1]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[1]} .single_bit_orig_name {cpu/rs2_ID_X/q[1]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[1]/Q} .original_name {cpu/rs2_ID_X/q[1]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[2]} .original_name {{cpu/rs2_ID_X/q[2]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[2]} .single_bit_orig_name {cpu/rs2_ID_X/q[2]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[2]/Q} .original_name {cpu/rs2_ID_X/q[2]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[30]} .original_name {{cpu/rs2_ID_X/q[30]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[30]} .single_bit_orig_name {cpu/rs2_ID_X/q[30]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[30]/Q} .original_name {cpu/rs2_ID_X/q[30]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[31]} .original_name {{cpu/rs2_ID_X/q[31]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[31]} .single_bit_orig_name {cpu/rs2_ID_X/q[31]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[31]/Q} .original_name {cpu/rs2_ID_X/q[31]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[3]} .original_name {{cpu/rs2_ID_X/q[3]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[3]} .single_bit_orig_name {cpu/rs2_ID_X/q[3]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[3]/Q} .original_name {cpu/rs2_ID_X/q[3]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[4]} .original_name {{cpu/rs2_ID_X/q[4]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[4]} .single_bit_orig_name {cpu/rs2_ID_X/q[4]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[4]/Q} .original_name {cpu/rs2_ID_X/q[4]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[5]} .original_name {{cpu/rs2_ID_X/q[5]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[5]} .single_bit_orig_name {cpu/rs2_ID_X/q[5]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[5]/Q} .original_name {cpu/rs2_ID_X/q[5]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[6]} .original_name {{cpu/rs2_ID_X/q[6]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[6]} .single_bit_orig_name {cpu/rs2_ID_X/q[6]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[6]/Q} .original_name {cpu/rs2_ID_X/q[6]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[7]} .original_name {{cpu/rs2_ID_X/q[7]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[7]} .single_bit_orig_name {cpu/rs2_ID_X/q[7]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[7]/Q} .original_name {cpu/rs2_ID_X/q[7]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[8]} .original_name {{cpu/rs2_ID_X/q[8]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[8]} .single_bit_orig_name {cpu/rs2_ID_X/q[8]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[8]/Q} .original_name {cpu/rs2_ID_X/q[8]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[9]} .original_name {{cpu/rs2_ID_X/q[9]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[9]} .single_bit_orig_name {cpu/rs2_ID_X/q[9]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[9]/Q} .original_name {cpu/rs2_ID_X/q[9]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[10]} .original_name {{cpu/rs2_ID_X/q[10]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[10]} .single_bit_orig_name {cpu/rs2_ID_X/q[10]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[10]/Q} .original_name {cpu/rs2_ID_X/q[10]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[11]} .original_name {{cpu/rs2_ID_X/q[11]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[11]} .single_bit_orig_name {cpu/rs2_ID_X/q[11]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[11]/Q} .original_name {cpu/rs2_ID_X/q[11]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[12]} .original_name {{cpu/rs2_ID_X/q[12]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[12]} .single_bit_orig_name {cpu/rs2_ID_X/q[12]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[12]/Q} .original_name {cpu/rs2_ID_X/q[12]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[0]} .original_name {{cpu/rs2_ID_X/q[0]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[0]} .single_bit_orig_name {cpu/rs2_ID_X/q[0]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[0]/Q} .original_name {cpu/rs2_ID_X/q[0]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[29]} .original_name {{cpu/rs2_ID_X/q[29]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[29]} .single_bit_orig_name {cpu/rs2_ID_X/q[29]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[29]/Q} .original_name {cpu/rs2_ID_X/q[29]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[15]} .original_name {{cpu/rs2_ID_X/q[15]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[15]} .single_bit_orig_name {cpu/rs2_ID_X/q[15]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[15]/Q} .original_name {cpu/rs2_ID_X/q[15]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[16]} .original_name {{cpu/rs2_ID_X/q[16]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[16]} .single_bit_orig_name {cpu/rs2_ID_X/q[16]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[16]/Q} .original_name {cpu/rs2_ID_X/q[16]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[17]} .original_name {{cpu/rs2_ID_X/q[17]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[17]} .single_bit_orig_name {cpu/rs2_ID_X/q[17]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[17]/Q} .original_name {cpu/rs2_ID_X/q[17]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[18]} .original_name {{cpu/rs2_ID_X/q[18]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[18]} .single_bit_orig_name {cpu/rs2_ID_X/q[18]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[18]/Q} .original_name {cpu/rs2_ID_X/q[18]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[19]} .original_name {{cpu/rs2_ID_X/q[19]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[19]} .single_bit_orig_name {cpu/rs2_ID_X/q[19]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[19]/Q} .original_name {cpu/rs2_ID_X/q[19]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[20]} .original_name {{cpu/rs2_ID_X/q[20]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[20]} .single_bit_orig_name {cpu/rs2_ID_X/q[20]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[20]/Q} .original_name {cpu/rs2_ID_X/q[20]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[21]} .original_name {{cpu/rs2_ID_X/q[21]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[21]} .single_bit_orig_name {cpu/rs2_ID_X/q[21]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[21]/Q} .original_name {cpu/rs2_ID_X/q[21]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[22]} .original_name {{cpu/rs2_ID_X/q[22]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[22]} .single_bit_orig_name {cpu/rs2_ID_X/q[22]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[22]/Q} .original_name {cpu/rs2_ID_X/q[22]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[23]} .original_name {{cpu/rs2_ID_X/q[23]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[23]} .single_bit_orig_name {cpu/rs2_ID_X/q[23]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[23]/Q} .original_name {cpu/rs2_ID_X/q[23]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[24]} .original_name {{cpu/rs2_ID_X/q[24]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[24]} .single_bit_orig_name {cpu/rs2_ID_X/q[24]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[24]/Q} .original_name {cpu/rs2_ID_X/q[24]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[25]} .original_name {{cpu/rs2_ID_X/q[25]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[25]} .single_bit_orig_name {cpu/rs2_ID_X/q[25]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[25]/Q} .original_name {cpu/rs2_ID_X/q[25]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[26]} .original_name {{cpu/rs2_ID_X/q[26]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[26]} .single_bit_orig_name {cpu/rs2_ID_X/q[26]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[26]/Q} .original_name {cpu/rs2_ID_X/q[26]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[27]} .original_name {{cpu/rs2_ID_X/q[27]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[27]} .single_bit_orig_name {cpu/rs2_ID_X/q[27]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[27]/Q} .original_name {cpu/rs2_ID_X/q[27]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[28]} .original_name {{cpu/rs2_ID_X/q[28]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[28]} .single_bit_orig_name {cpu/rs2_ID_X/q[28]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[28]/Q} .original_name {cpu/rs2_ID_X/q[28]/q}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[14]} .original_name {{cpu/rs2_ID_X/q[14]}}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[14]} .single_bit_orig_name {cpu/rs2_ID_X/q[14]}
set_db -quiet {inst:riscv_top/cpu/rs2_ID_X/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/cpu/rs2_ID_X/q_reg[14]/Q} .original_name {cpu/rs2_ID_X/q[14]/q}
set_db -quiet module:riscv_top/mux3_N32_4 .hdl_user_name mux3
set_db -quiet module:riscv_top/mux3_N32_4 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/mux3.v} {} {}}}
set_db -quiet module:riscv_top/mux3_N32_4 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/mux3_N32_4 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/Memory151 .hdl_user_name Memory151
set_db -quiet module:riscv_top/Memory151 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Memory151.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_arbiter.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/Memory151 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/Memory151 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/riscv_arbiter .hdl_user_name riscv_arbiter
set_db -quiet module:riscv_top/riscv_arbiter .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/riscv_arbiter.v} {} {}}}
set_db -quiet module:riscv_top/riscv_arbiter .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/riscv_arbiter .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/cache_1 .is_sop_cluster true
set_db -quiet module:riscv_top/cache_1 .hdl_user_name cache
set_db -quiet module:riscv_top/cache_1 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/cache_1 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/cache_1 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_14 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_14 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_14 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_14 .boundary_opto strict_no
set_db -quiet inst:riscv_top/mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/mem/dcache/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_15 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_15 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_15 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_15 .boundary_opto strict_no
set_db -quiet inst:riscv_top/mem/dcache/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/mem/dcache/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_738 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_738 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_738 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32_738 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_16 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_16 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_16 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_16 .boundary_opto strict_no
set_db -quiet inst:riscv_top/mem/dcache/hold_instr_reg/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/mem/dcache/hold_instr_reg/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[13]} .original_name {{mem/dcache/hold_instr_reg/q[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[13]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[13]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[13]/Q} .original_name {mem/dcache/hold_instr_reg/q[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[1]} .original_name {{mem/dcache/hold_instr_reg/q[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[1]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[1]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[1]/Q} .original_name {mem/dcache/hold_instr_reg/q[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[2]} .original_name {{mem/dcache/hold_instr_reg/q[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[2]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[2]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[2]/Q} .original_name {mem/dcache/hold_instr_reg/q[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[30]} .original_name {{mem/dcache/hold_instr_reg/q[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[30]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[30]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[30]/Q} .original_name {mem/dcache/hold_instr_reg/q[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[31]} .original_name {{mem/dcache/hold_instr_reg/q[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[31]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[31]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[31]/Q} .original_name {mem/dcache/hold_instr_reg/q[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[3]} .original_name {{mem/dcache/hold_instr_reg/q[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[3]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[3]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[3]/Q} .original_name {mem/dcache/hold_instr_reg/q[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[4]} .original_name {{mem/dcache/hold_instr_reg/q[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[4]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[4]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[4]/Q} .original_name {mem/dcache/hold_instr_reg/q[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[5]} .original_name {{mem/dcache/hold_instr_reg/q[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[5]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[5]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[5]/Q} .original_name {mem/dcache/hold_instr_reg/q[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[6]} .original_name {{mem/dcache/hold_instr_reg/q[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[6]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[6]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[6]/Q} .original_name {mem/dcache/hold_instr_reg/q[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[7]} .original_name {{mem/dcache/hold_instr_reg/q[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[7]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[7]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[7]/Q} .original_name {mem/dcache/hold_instr_reg/q[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[8]} .original_name {{mem/dcache/hold_instr_reg/q[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[8]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[8]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[8]/Q} .original_name {mem/dcache/hold_instr_reg/q[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[9]} .original_name {{mem/dcache/hold_instr_reg/q[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[9]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[9]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[9]/Q} .original_name {mem/dcache/hold_instr_reg/q[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[10]} .original_name {{mem/dcache/hold_instr_reg/q[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[10]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[10]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[10]/Q} .original_name {mem/dcache/hold_instr_reg/q[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[11]} .original_name {{mem/dcache/hold_instr_reg/q[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[11]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[11]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[11]/Q} .original_name {mem/dcache/hold_instr_reg/q[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[12]} .original_name {{mem/dcache/hold_instr_reg/q[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[12]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[12]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[12]/Q} .original_name {mem/dcache/hold_instr_reg/q[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[0]} .original_name {{mem/dcache/hold_instr_reg/q[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[0]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[0]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[0]/Q} .original_name {mem/dcache/hold_instr_reg/q[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[29]} .original_name {{mem/dcache/hold_instr_reg/q[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[29]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[29]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[29]/Q} .original_name {mem/dcache/hold_instr_reg/q[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[15]} .original_name {{mem/dcache/hold_instr_reg/q[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[15]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[15]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[15]/Q} .original_name {mem/dcache/hold_instr_reg/q[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[16]} .original_name {{mem/dcache/hold_instr_reg/q[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[16]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[16]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[16]/Q} .original_name {mem/dcache/hold_instr_reg/q[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[17]} .original_name {{mem/dcache/hold_instr_reg/q[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[17]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[17]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[17]/Q} .original_name {mem/dcache/hold_instr_reg/q[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[18]} .original_name {{mem/dcache/hold_instr_reg/q[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[18]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[18]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[18]/Q} .original_name {mem/dcache/hold_instr_reg/q[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[19]} .original_name {{mem/dcache/hold_instr_reg/q[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[19]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[19]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[19]/Q} .original_name {mem/dcache/hold_instr_reg/q[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[20]} .original_name {{mem/dcache/hold_instr_reg/q[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[20]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[20]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[20]/Q} .original_name {mem/dcache/hold_instr_reg/q[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[21]} .original_name {{mem/dcache/hold_instr_reg/q[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[21]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[21]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[21]/Q} .original_name {mem/dcache/hold_instr_reg/q[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[22]} .original_name {{mem/dcache/hold_instr_reg/q[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[22]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[22]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[22]/Q} .original_name {mem/dcache/hold_instr_reg/q[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[23]} .original_name {{mem/dcache/hold_instr_reg/q[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[23]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[23]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[23]/Q} .original_name {mem/dcache/hold_instr_reg/q[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[24]} .original_name {{mem/dcache/hold_instr_reg/q[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[24]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[24]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[24]/Q} .original_name {mem/dcache/hold_instr_reg/q[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[25]} .original_name {{mem/dcache/hold_instr_reg/q[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[25]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[25]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[25]/Q} .original_name {mem/dcache/hold_instr_reg/q[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[26]} .original_name {{mem/dcache/hold_instr_reg/q[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[26]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[26]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[26]/Q} .original_name {mem/dcache/hold_instr_reg/q[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[27]} .original_name {{mem/dcache/hold_instr_reg/q[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[27]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[27]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[27]/Q} .original_name {mem/dcache/hold_instr_reg/q[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[28]} .original_name {{mem/dcache/hold_instr_reg/q[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[28]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[28]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[28]/Q} .original_name {mem/dcache/hold_instr_reg/q[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[14]} .original_name {{mem/dcache/hold_instr_reg/q[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[14]} .single_bit_orig_name {mem/dcache/hold_instr_reg/q[14]}
set_db -quiet {inst:riscv_top/mem/dcache/hold_instr_reg/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/hold_instr_reg/q_reg[14]/Q} .original_name {mem/dcache/hold_instr_reg/q[14]/q}
set_db -quiet inst:riscv_top/mem/dcache/meta .original_name mem/dcache/meta
set_db -quiet inst:riscv_top/mem/dcache/meta .single_bit_orig_name mem/dcache/meta
set_db -quiet inst:riscv_top/mem/dcache/meta .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[31]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[30]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[29]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[28]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[27]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[26]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[25]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[24]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[23]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[22]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[21]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[20]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[19]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[18]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[17]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[16]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[15]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[14]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[13]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[12]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[11]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[10]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[9]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[8]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[7]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[6]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[5]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[4]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[3]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[2]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[1]} .original_name mem/dcache/meta/dout
set_db -quiet {pin:riscv_top/mem/dcache/meta/dout[0]} .original_name mem/dcache/meta/dout
set_db -quiet inst:riscv_top/mem/dcache/sram_00 .original_name mem/dcache/sram_00
set_db -quiet inst:riscv_top/mem/dcache/sram_00 .single_bit_orig_name mem/dcache/sram_00
set_db -quiet inst:riscv_top/mem/dcache/sram_00 .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[31]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[30]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[29]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[28]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[27]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[26]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[25]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[24]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[23]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[22]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[21]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[20]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[19]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[18]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[17]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[16]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[15]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[14]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[13]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[12]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[11]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[10]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[9]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[8]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[7]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[6]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[5]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[4]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[3]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[2]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[1]} .original_name mem/dcache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_00/dout[0]} .original_name mem/dcache/sram_00/dout
set_db -quiet inst:riscv_top/mem/dcache/sram_01 .original_name mem/dcache/sram_01
set_db -quiet inst:riscv_top/mem/dcache/sram_01 .single_bit_orig_name mem/dcache/sram_01
set_db -quiet inst:riscv_top/mem/dcache/sram_01 .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[31]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[30]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[29]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[28]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[27]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[26]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[25]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[24]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[23]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[22]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[21]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[20]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[19]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[18]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[17]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[16]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[15]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[14]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[13]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[12]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[11]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[10]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[9]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[8]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[7]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[6]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[5]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[4]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[3]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[2]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[1]} .original_name mem/dcache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_01/dout[0]} .original_name mem/dcache/sram_01/dout
set_db -quiet inst:riscv_top/mem/dcache/sram_10 .original_name mem/dcache/sram_10
set_db -quiet inst:riscv_top/mem/dcache/sram_10 .single_bit_orig_name mem/dcache/sram_10
set_db -quiet inst:riscv_top/mem/dcache/sram_10 .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[31]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[30]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[29]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[28]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[27]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[26]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[25]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[24]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[23]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[22]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[21]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[20]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[19]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[18]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[17]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[16]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[15]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[14]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[13]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[12]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[11]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[10]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[9]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[8]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[7]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[6]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[5]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[4]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[3]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[2]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[1]} .original_name mem/dcache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_10/dout[0]} .original_name mem/dcache/sram_10/dout
set_db -quiet inst:riscv_top/mem/dcache/sram_11 .original_name mem/dcache/sram_11
set_db -quiet inst:riscv_top/mem/dcache/sram_11 .single_bit_orig_name mem/dcache/sram_11
set_db -quiet inst:riscv_top/mem/dcache/sram_11 .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[31]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[30]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[29]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[28]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[27]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[26]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[25]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[24]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[23]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[22]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[21]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[20]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[19]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[18]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[17]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[16]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[15]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[14]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[13]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[12]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[11]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[10]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[9]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[8]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[7]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[6]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[5]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[4]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[3]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[2]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[1]} .original_name mem/dcache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/dcache/sram_11/dout[0]} .original_name mem/dcache/sram_11/dout
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[0]} .original_name {{mem/dcache/sram_00_din[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[0]} .single_bit_orig_name {mem/dcache/sram_00_din[0]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[0]/Q} .original_name {mem/dcache/sram_00_din[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[1]} .original_name {{mem/dcache/sram_00_din[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[1]} .single_bit_orig_name {mem/dcache/sram_00_din[1]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[1]/Q} .original_name {mem/dcache/sram_00_din[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[2]} .original_name {{mem/dcache/sram_00_din[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[2]} .single_bit_orig_name {mem/dcache/sram_00_din[2]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[2]/Q} .original_name {mem/dcache/sram_00_din[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[3]} .original_name {{mem/dcache/sram_00_din[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[3]} .single_bit_orig_name {mem/dcache/sram_00_din[3]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[3]/Q} .original_name {mem/dcache/sram_00_din[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[4]} .original_name {{mem/dcache/sram_00_din[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[4]} .single_bit_orig_name {mem/dcache/sram_00_din[4]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[4]/Q} .original_name {mem/dcache/sram_00_din[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[5]} .original_name {{mem/dcache/sram_00_din[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[5]} .single_bit_orig_name {mem/dcache/sram_00_din[5]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[5]/Q} .original_name {mem/dcache/sram_00_din[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[6]} .original_name {{mem/dcache/sram_00_din[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[6]} .single_bit_orig_name {mem/dcache/sram_00_din[6]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[6]/Q} .original_name {mem/dcache/sram_00_din[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[7]} .original_name {{mem/dcache/sram_00_din[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[7]} .single_bit_orig_name {mem/dcache/sram_00_din[7]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[7]/Q} .original_name {mem/dcache/sram_00_din[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[8]} .original_name {{mem/dcache/sram_00_din[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[8]} .single_bit_orig_name {mem/dcache/sram_00_din[8]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[8]/Q} .original_name {mem/dcache/sram_00_din[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[9]} .original_name {{mem/dcache/sram_00_din[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[9]} .single_bit_orig_name {mem/dcache/sram_00_din[9]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[9]/Q} .original_name {mem/dcache/sram_00_din[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[10]} .original_name {{mem/dcache/sram_00_din[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[10]} .single_bit_orig_name {mem/dcache/sram_00_din[10]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[10]/Q} .original_name {mem/dcache/sram_00_din[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[11]} .original_name {{mem/dcache/sram_00_din[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[11]} .single_bit_orig_name {mem/dcache/sram_00_din[11]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[11]/Q} .original_name {mem/dcache/sram_00_din[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[12]} .original_name {{mem/dcache/sram_00_din[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[12]} .single_bit_orig_name {mem/dcache/sram_00_din[12]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[12]/Q} .original_name {mem/dcache/sram_00_din[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[13]} .original_name {{mem/dcache/sram_00_din[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[13]} .single_bit_orig_name {mem/dcache/sram_00_din[13]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[13]/Q} .original_name {mem/dcache/sram_00_din[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[14]} .original_name {{mem/dcache/sram_00_din[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[14]} .single_bit_orig_name {mem/dcache/sram_00_din[14]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[14]/Q} .original_name {mem/dcache/sram_00_din[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[15]} .original_name {{mem/dcache/sram_00_din[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[15]} .single_bit_orig_name {mem/dcache/sram_00_din[15]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[15]/Q} .original_name {mem/dcache/sram_00_din[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[16]} .original_name {{mem/dcache/sram_00_din[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[16]} .single_bit_orig_name {mem/dcache/sram_00_din[16]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[16]/Q} .original_name {mem/dcache/sram_00_din[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[17]} .original_name {{mem/dcache/sram_00_din[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[17]} .single_bit_orig_name {mem/dcache/sram_00_din[17]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[17]/Q} .original_name {mem/dcache/sram_00_din[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[18]} .original_name {{mem/dcache/sram_00_din[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[18]} .single_bit_orig_name {mem/dcache/sram_00_din[18]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[18]/Q} .original_name {mem/dcache/sram_00_din[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[19]} .original_name {{mem/dcache/sram_00_din[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[19]} .single_bit_orig_name {mem/dcache/sram_00_din[19]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[19]/Q} .original_name {mem/dcache/sram_00_din[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[20]} .original_name {{mem/dcache/sram_00_din[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[20]} .single_bit_orig_name {mem/dcache/sram_00_din[20]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[20]/Q} .original_name {mem/dcache/sram_00_din[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[21]} .original_name {{mem/dcache/sram_00_din[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[21]} .single_bit_orig_name {mem/dcache/sram_00_din[21]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[21]/Q} .original_name {mem/dcache/sram_00_din[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[22]} .original_name {{mem/dcache/sram_00_din[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[22]} .single_bit_orig_name {mem/dcache/sram_00_din[22]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[22]/Q} .original_name {mem/dcache/sram_00_din[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[23]} .original_name {{mem/dcache/sram_00_din[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[23]} .single_bit_orig_name {mem/dcache/sram_00_din[23]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[23]/Q} .original_name {mem/dcache/sram_00_din[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[24]} .original_name {{mem/dcache/sram_00_din[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[24]} .single_bit_orig_name {mem/dcache/sram_00_din[24]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[24]/Q} .original_name {mem/dcache/sram_00_din[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[25]} .original_name {{mem/dcache/sram_00_din[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[25]} .single_bit_orig_name {mem/dcache/sram_00_din[25]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[25]/Q} .original_name {mem/dcache/sram_00_din[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[26]} .original_name {{mem/dcache/sram_00_din[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[26]} .single_bit_orig_name {mem/dcache/sram_00_din[26]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[26]/Q} .original_name {mem/dcache/sram_00_din[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[27]} .original_name {{mem/dcache/sram_00_din[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[27]} .single_bit_orig_name {mem/dcache/sram_00_din[27]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[27]/Q} .original_name {mem/dcache/sram_00_din[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[28]} .original_name {{mem/dcache/sram_00_din[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[28]} .single_bit_orig_name {mem/dcache/sram_00_din[28]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[28]/Q} .original_name {mem/dcache/sram_00_din[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[29]} .original_name {{mem/dcache/sram_00_din[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[29]} .single_bit_orig_name {mem/dcache/sram_00_din[29]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[29]/Q} .original_name {mem/dcache/sram_00_din[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[30]} .original_name {{mem/dcache/sram_00_din[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[30]} .single_bit_orig_name {mem/dcache/sram_00_din[30]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[30]/Q} .original_name {mem/dcache/sram_00_din[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[31]} .original_name {{mem/dcache/sram_00_din[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[31]} .single_bit_orig_name {mem/dcache/sram_00_din[31]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_00_din_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_00_din_reg[31]/Q} .original_name {mem/dcache/sram_00_din[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[0]} .original_name {{mem/dcache/sram_01_din[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[0]} .single_bit_orig_name {mem/dcache/sram_01_din[0]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[0]/Q} .original_name {mem/dcache/sram_01_din[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[1]} .original_name {{mem/dcache/sram_01_din[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[1]} .single_bit_orig_name {mem/dcache/sram_01_din[1]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[1]/Q} .original_name {mem/dcache/sram_01_din[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[2]} .original_name {{mem/dcache/sram_01_din[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[2]} .single_bit_orig_name {mem/dcache/sram_01_din[2]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[2]/Q} .original_name {mem/dcache/sram_01_din[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[3]} .original_name {{mem/dcache/sram_01_din[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[3]} .single_bit_orig_name {mem/dcache/sram_01_din[3]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[3]/Q} .original_name {mem/dcache/sram_01_din[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[4]} .original_name {{mem/dcache/sram_01_din[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[4]} .single_bit_orig_name {mem/dcache/sram_01_din[4]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[4]/Q} .original_name {mem/dcache/sram_01_din[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[5]} .original_name {{mem/dcache/sram_01_din[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[5]} .single_bit_orig_name {mem/dcache/sram_01_din[5]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[5]/Q} .original_name {mem/dcache/sram_01_din[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[6]} .original_name {{mem/dcache/sram_01_din[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[6]} .single_bit_orig_name {mem/dcache/sram_01_din[6]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[6]/Q} .original_name {mem/dcache/sram_01_din[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[7]} .original_name {{mem/dcache/sram_01_din[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[7]} .single_bit_orig_name {mem/dcache/sram_01_din[7]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[7]/Q} .original_name {mem/dcache/sram_01_din[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[8]} .original_name {{mem/dcache/sram_01_din[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[8]} .single_bit_orig_name {mem/dcache/sram_01_din[8]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[8]/Q} .original_name {mem/dcache/sram_01_din[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[9]} .original_name {{mem/dcache/sram_01_din[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[9]} .single_bit_orig_name {mem/dcache/sram_01_din[9]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[9]/Q} .original_name {mem/dcache/sram_01_din[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[10]} .original_name {{mem/dcache/sram_01_din[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[10]} .single_bit_orig_name {mem/dcache/sram_01_din[10]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[10]/Q} .original_name {mem/dcache/sram_01_din[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[11]} .original_name {{mem/dcache/sram_01_din[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[11]} .single_bit_orig_name {mem/dcache/sram_01_din[11]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[11]/Q} .original_name {mem/dcache/sram_01_din[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[12]} .original_name {{mem/dcache/sram_01_din[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[12]} .single_bit_orig_name {mem/dcache/sram_01_din[12]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[12]/Q} .original_name {mem/dcache/sram_01_din[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[13]} .original_name {{mem/dcache/sram_01_din[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[13]} .single_bit_orig_name {mem/dcache/sram_01_din[13]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[13]/Q} .original_name {mem/dcache/sram_01_din[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[14]} .original_name {{mem/dcache/sram_01_din[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[14]} .single_bit_orig_name {mem/dcache/sram_01_din[14]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[14]/Q} .original_name {mem/dcache/sram_01_din[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[15]} .original_name {{mem/dcache/sram_01_din[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[15]} .single_bit_orig_name {mem/dcache/sram_01_din[15]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[15]/Q} .original_name {mem/dcache/sram_01_din[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[16]} .original_name {{mem/dcache/sram_01_din[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[16]} .single_bit_orig_name {mem/dcache/sram_01_din[16]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[16]/Q} .original_name {mem/dcache/sram_01_din[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[17]} .original_name {{mem/dcache/sram_01_din[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[17]} .single_bit_orig_name {mem/dcache/sram_01_din[17]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[17]/Q} .original_name {mem/dcache/sram_01_din[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[18]} .original_name {{mem/dcache/sram_01_din[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[18]} .single_bit_orig_name {mem/dcache/sram_01_din[18]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[18]/Q} .original_name {mem/dcache/sram_01_din[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[19]} .original_name {{mem/dcache/sram_01_din[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[19]} .single_bit_orig_name {mem/dcache/sram_01_din[19]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[19]/Q} .original_name {mem/dcache/sram_01_din[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[20]} .original_name {{mem/dcache/sram_01_din[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[20]} .single_bit_orig_name {mem/dcache/sram_01_din[20]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[20]/Q} .original_name {mem/dcache/sram_01_din[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[21]} .original_name {{mem/dcache/sram_01_din[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[21]} .single_bit_orig_name {mem/dcache/sram_01_din[21]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[21]/Q} .original_name {mem/dcache/sram_01_din[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[22]} .original_name {{mem/dcache/sram_01_din[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[22]} .single_bit_orig_name {mem/dcache/sram_01_din[22]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[22]/Q} .original_name {mem/dcache/sram_01_din[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[23]} .original_name {{mem/dcache/sram_01_din[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[23]} .single_bit_orig_name {mem/dcache/sram_01_din[23]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[23]/Q} .original_name {mem/dcache/sram_01_din[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[24]} .original_name {{mem/dcache/sram_01_din[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[24]} .single_bit_orig_name {mem/dcache/sram_01_din[24]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[24]/Q} .original_name {mem/dcache/sram_01_din[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[25]} .original_name {{mem/dcache/sram_01_din[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[25]} .single_bit_orig_name {mem/dcache/sram_01_din[25]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[25]/Q} .original_name {mem/dcache/sram_01_din[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[26]} .original_name {{mem/dcache/sram_01_din[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[26]} .single_bit_orig_name {mem/dcache/sram_01_din[26]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[26]/Q} .original_name {mem/dcache/sram_01_din[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[27]} .original_name {{mem/dcache/sram_01_din[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[27]} .single_bit_orig_name {mem/dcache/sram_01_din[27]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[27]/Q} .original_name {mem/dcache/sram_01_din[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[28]} .original_name {{mem/dcache/sram_01_din[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[28]} .single_bit_orig_name {mem/dcache/sram_01_din[28]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[28]/Q} .original_name {mem/dcache/sram_01_din[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[29]} .original_name {{mem/dcache/sram_01_din[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[29]} .single_bit_orig_name {mem/dcache/sram_01_din[29]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[29]/Q} .original_name {mem/dcache/sram_01_din[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[30]} .original_name {{mem/dcache/sram_01_din[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[30]} .single_bit_orig_name {mem/dcache/sram_01_din[30]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[30]/Q} .original_name {mem/dcache/sram_01_din[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[31]} .original_name {{mem/dcache/sram_01_din[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[31]} .single_bit_orig_name {mem/dcache/sram_01_din[31]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_01_din_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_01_din_reg[31]/Q} .original_name {mem/dcache/sram_01_din[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[0]} .original_name {{mem/dcache/sram_10_din[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[0]} .single_bit_orig_name {mem/dcache/sram_10_din[0]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[0]/Q} .original_name {mem/dcache/sram_10_din[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[1]} .original_name {{mem/dcache/sram_10_din[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[1]} .single_bit_orig_name {mem/dcache/sram_10_din[1]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[1]/Q} .original_name {mem/dcache/sram_10_din[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[2]} .original_name {{mem/dcache/sram_10_din[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[2]} .single_bit_orig_name {mem/dcache/sram_10_din[2]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[2]/Q} .original_name {mem/dcache/sram_10_din[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[3]} .original_name {{mem/dcache/sram_10_din[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[3]} .single_bit_orig_name {mem/dcache/sram_10_din[3]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[3]/Q} .original_name {mem/dcache/sram_10_din[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[4]} .original_name {{mem/dcache/sram_10_din[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[4]} .single_bit_orig_name {mem/dcache/sram_10_din[4]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[4]/Q} .original_name {mem/dcache/sram_10_din[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[5]} .original_name {{mem/dcache/sram_10_din[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[5]} .single_bit_orig_name {mem/dcache/sram_10_din[5]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[5]/Q} .original_name {mem/dcache/sram_10_din[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[6]} .original_name {{mem/dcache/sram_10_din[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[6]} .single_bit_orig_name {mem/dcache/sram_10_din[6]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[6]/Q} .original_name {mem/dcache/sram_10_din[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[7]} .original_name {{mem/dcache/sram_10_din[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[7]} .single_bit_orig_name {mem/dcache/sram_10_din[7]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[7]/Q} .original_name {mem/dcache/sram_10_din[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[8]} .original_name {{mem/dcache/sram_10_din[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[8]} .single_bit_orig_name {mem/dcache/sram_10_din[8]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[8]/Q} .original_name {mem/dcache/sram_10_din[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[9]} .original_name {{mem/dcache/sram_10_din[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[9]} .single_bit_orig_name {mem/dcache/sram_10_din[9]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[9]/Q} .original_name {mem/dcache/sram_10_din[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[10]} .original_name {{mem/dcache/sram_10_din[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[10]} .single_bit_orig_name {mem/dcache/sram_10_din[10]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[10]/Q} .original_name {mem/dcache/sram_10_din[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[11]} .original_name {{mem/dcache/sram_10_din[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[11]} .single_bit_orig_name {mem/dcache/sram_10_din[11]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[11]/Q} .original_name {mem/dcache/sram_10_din[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[12]} .original_name {{mem/dcache/sram_10_din[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[12]} .single_bit_orig_name {mem/dcache/sram_10_din[12]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[12]/Q} .original_name {mem/dcache/sram_10_din[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[13]} .original_name {{mem/dcache/sram_10_din[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[13]} .single_bit_orig_name {mem/dcache/sram_10_din[13]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[13]/Q} .original_name {mem/dcache/sram_10_din[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[14]} .original_name {{mem/dcache/sram_10_din[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[14]} .single_bit_orig_name {mem/dcache/sram_10_din[14]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[14]/Q} .original_name {mem/dcache/sram_10_din[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[15]} .original_name {{mem/dcache/sram_10_din[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[15]} .single_bit_orig_name {mem/dcache/sram_10_din[15]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[15]/Q} .original_name {mem/dcache/sram_10_din[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[16]} .original_name {{mem/dcache/sram_10_din[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[16]} .single_bit_orig_name {mem/dcache/sram_10_din[16]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[16]/Q} .original_name {mem/dcache/sram_10_din[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[17]} .original_name {{mem/dcache/sram_10_din[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[17]} .single_bit_orig_name {mem/dcache/sram_10_din[17]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[17]/Q} .original_name {mem/dcache/sram_10_din[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[18]} .original_name {{mem/dcache/sram_10_din[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[18]} .single_bit_orig_name {mem/dcache/sram_10_din[18]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[18]/Q} .original_name {mem/dcache/sram_10_din[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[19]} .original_name {{mem/dcache/sram_10_din[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[19]} .single_bit_orig_name {mem/dcache/sram_10_din[19]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[19]/Q} .original_name {mem/dcache/sram_10_din[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[20]} .original_name {{mem/dcache/sram_10_din[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[20]} .single_bit_orig_name {mem/dcache/sram_10_din[20]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[20]/Q} .original_name {mem/dcache/sram_10_din[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[21]} .original_name {{mem/dcache/sram_10_din[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[21]} .single_bit_orig_name {mem/dcache/sram_10_din[21]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[21]/Q} .original_name {mem/dcache/sram_10_din[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[22]} .original_name {{mem/dcache/sram_10_din[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[22]} .single_bit_orig_name {mem/dcache/sram_10_din[22]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[22]/Q} .original_name {mem/dcache/sram_10_din[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[23]} .original_name {{mem/dcache/sram_10_din[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[23]} .single_bit_orig_name {mem/dcache/sram_10_din[23]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[23]/Q} .original_name {mem/dcache/sram_10_din[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[24]} .original_name {{mem/dcache/sram_10_din[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[24]} .single_bit_orig_name {mem/dcache/sram_10_din[24]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[24]/Q} .original_name {mem/dcache/sram_10_din[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[25]} .original_name {{mem/dcache/sram_10_din[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[25]} .single_bit_orig_name {mem/dcache/sram_10_din[25]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[25]/Q} .original_name {mem/dcache/sram_10_din[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[26]} .original_name {{mem/dcache/sram_10_din[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[26]} .single_bit_orig_name {mem/dcache/sram_10_din[26]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[26]/Q} .original_name {mem/dcache/sram_10_din[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[27]} .original_name {{mem/dcache/sram_10_din[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[27]} .single_bit_orig_name {mem/dcache/sram_10_din[27]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[27]/Q} .original_name {mem/dcache/sram_10_din[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[28]} .original_name {{mem/dcache/sram_10_din[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[28]} .single_bit_orig_name {mem/dcache/sram_10_din[28]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[28]/Q} .original_name {mem/dcache/sram_10_din[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[29]} .original_name {{mem/dcache/sram_10_din[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[29]} .single_bit_orig_name {mem/dcache/sram_10_din[29]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[29]/Q} .original_name {mem/dcache/sram_10_din[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[30]} .original_name {{mem/dcache/sram_10_din[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[30]} .single_bit_orig_name {mem/dcache/sram_10_din[30]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[30]/Q} .original_name {mem/dcache/sram_10_din[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[31]} .original_name {{mem/dcache/sram_10_din[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[31]} .single_bit_orig_name {mem/dcache/sram_10_din[31]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_10_din_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_10_din_reg[31]/Q} .original_name {mem/dcache/sram_10_din[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[0]} .original_name {{mem/dcache/sram_11_din[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[0]} .single_bit_orig_name {mem/dcache/sram_11_din[0]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[0]/Q} .original_name {mem/dcache/sram_11_din[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[1]} .original_name {{mem/dcache/sram_11_din[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[1]} .single_bit_orig_name {mem/dcache/sram_11_din[1]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[1]/Q} .original_name {mem/dcache/sram_11_din[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[2]} .original_name {{mem/dcache/sram_11_din[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[2]} .single_bit_orig_name {mem/dcache/sram_11_din[2]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[2]/Q} .original_name {mem/dcache/sram_11_din[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[3]} .original_name {{mem/dcache/sram_11_din[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[3]} .single_bit_orig_name {mem/dcache/sram_11_din[3]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[3]/Q} .original_name {mem/dcache/sram_11_din[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[4]} .original_name {{mem/dcache/sram_11_din[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[4]} .single_bit_orig_name {mem/dcache/sram_11_din[4]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[4]/Q} .original_name {mem/dcache/sram_11_din[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[5]} .original_name {{mem/dcache/sram_11_din[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[5]} .single_bit_orig_name {mem/dcache/sram_11_din[5]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[5]/Q} .original_name {mem/dcache/sram_11_din[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[6]} .original_name {{mem/dcache/sram_11_din[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[6]} .single_bit_orig_name {mem/dcache/sram_11_din[6]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[6]/Q} .original_name {mem/dcache/sram_11_din[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[7]} .original_name {{mem/dcache/sram_11_din[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[7]} .single_bit_orig_name {mem/dcache/sram_11_din[7]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[7]/Q} .original_name {mem/dcache/sram_11_din[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[8]} .original_name {{mem/dcache/sram_11_din[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[8]} .single_bit_orig_name {mem/dcache/sram_11_din[8]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[8]/Q} .original_name {mem/dcache/sram_11_din[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[9]} .original_name {{mem/dcache/sram_11_din[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[9]} .single_bit_orig_name {mem/dcache/sram_11_din[9]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[9]/Q} .original_name {mem/dcache/sram_11_din[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[10]} .original_name {{mem/dcache/sram_11_din[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[10]} .single_bit_orig_name {mem/dcache/sram_11_din[10]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[10]/Q} .original_name {mem/dcache/sram_11_din[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[11]} .original_name {{mem/dcache/sram_11_din[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[11]} .single_bit_orig_name {mem/dcache/sram_11_din[11]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[11]/Q} .original_name {mem/dcache/sram_11_din[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[12]} .original_name {{mem/dcache/sram_11_din[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[12]} .single_bit_orig_name {mem/dcache/sram_11_din[12]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[12]/Q} .original_name {mem/dcache/sram_11_din[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[13]} .original_name {{mem/dcache/sram_11_din[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[13]} .single_bit_orig_name {mem/dcache/sram_11_din[13]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[13]/Q} .original_name {mem/dcache/sram_11_din[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[14]} .original_name {{mem/dcache/sram_11_din[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[14]} .single_bit_orig_name {mem/dcache/sram_11_din[14]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[14]/Q} .original_name {mem/dcache/sram_11_din[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[15]} .original_name {{mem/dcache/sram_11_din[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[15]} .single_bit_orig_name {mem/dcache/sram_11_din[15]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[15]/Q} .original_name {mem/dcache/sram_11_din[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[16]} .original_name {{mem/dcache/sram_11_din[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[16]} .single_bit_orig_name {mem/dcache/sram_11_din[16]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[16]/Q} .original_name {mem/dcache/sram_11_din[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[17]} .original_name {{mem/dcache/sram_11_din[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[17]} .single_bit_orig_name {mem/dcache/sram_11_din[17]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[17]/Q} .original_name {mem/dcache/sram_11_din[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[18]} .original_name {{mem/dcache/sram_11_din[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[18]} .single_bit_orig_name {mem/dcache/sram_11_din[18]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[18]/Q} .original_name {mem/dcache/sram_11_din[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[19]} .original_name {{mem/dcache/sram_11_din[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[19]} .single_bit_orig_name {mem/dcache/sram_11_din[19]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[19]/Q} .original_name {mem/dcache/sram_11_din[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[20]} .original_name {{mem/dcache/sram_11_din[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[20]} .single_bit_orig_name {mem/dcache/sram_11_din[20]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[20]/Q} .original_name {mem/dcache/sram_11_din[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[21]} .original_name {{mem/dcache/sram_11_din[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[21]} .single_bit_orig_name {mem/dcache/sram_11_din[21]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[21]/Q} .original_name {mem/dcache/sram_11_din[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[22]} .original_name {{mem/dcache/sram_11_din[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[22]} .single_bit_orig_name {mem/dcache/sram_11_din[22]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[22]/Q} .original_name {mem/dcache/sram_11_din[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[23]} .original_name {{mem/dcache/sram_11_din[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[23]} .single_bit_orig_name {mem/dcache/sram_11_din[23]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[23]/Q} .original_name {mem/dcache/sram_11_din[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[24]} .original_name {{mem/dcache/sram_11_din[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[24]} .single_bit_orig_name {mem/dcache/sram_11_din[24]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[24]/Q} .original_name {mem/dcache/sram_11_din[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[25]} .original_name {{mem/dcache/sram_11_din[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[25]} .single_bit_orig_name {mem/dcache/sram_11_din[25]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[25]/Q} .original_name {mem/dcache/sram_11_din[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[26]} .original_name {{mem/dcache/sram_11_din[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[26]} .single_bit_orig_name {mem/dcache/sram_11_din[26]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[26]/Q} .original_name {mem/dcache/sram_11_din[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[27]} .original_name {{mem/dcache/sram_11_din[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[27]} .single_bit_orig_name {mem/dcache/sram_11_din[27]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[27]/Q} .original_name {mem/dcache/sram_11_din[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[28]} .original_name {{mem/dcache/sram_11_din[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[28]} .single_bit_orig_name {mem/dcache/sram_11_din[28]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[28]/Q} .original_name {mem/dcache/sram_11_din[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[29]} .original_name {{mem/dcache/sram_11_din[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[29]} .single_bit_orig_name {mem/dcache/sram_11_din[29]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[29]/Q} .original_name {mem/dcache/sram_11_din[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[30]} .original_name {{mem/dcache/sram_11_din[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[30]} .single_bit_orig_name {mem/dcache/sram_11_din[30]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[30]/Q} .original_name {mem/dcache/sram_11_din[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[31]} .original_name {{mem/dcache/sram_11_din[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[31]} .single_bit_orig_name {mem/dcache/sram_11_din[31]}
set_db -quiet {inst:riscv_top/mem/dcache/sram_11_din_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/sram_11_din_reg[31]/Q} .original_name {mem/dcache/sram_11_din[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[0]} .original_name {{mem/dcache/store_data[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[0]} .single_bit_orig_name {mem/dcache/store_data[0]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[0]/Q} .original_name {mem/dcache/store_data[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[1]} .original_name {{mem/dcache/store_data[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[1]} .single_bit_orig_name {mem/dcache/store_data[1]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[1]/Q} .original_name {mem/dcache/store_data[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[2]} .original_name {{mem/dcache/store_data[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[2]} .single_bit_orig_name {mem/dcache/store_data[2]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[2]/Q} .original_name {mem/dcache/store_data[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[3]} .original_name {{mem/dcache/store_data[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[3]} .single_bit_orig_name {mem/dcache/store_data[3]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[3]/Q} .original_name {mem/dcache/store_data[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[4]} .original_name {{mem/dcache/store_data[4]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[4]} .single_bit_orig_name {mem/dcache/store_data[4]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[4]/Q} .original_name {mem/dcache/store_data[4]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[5]} .original_name {{mem/dcache/store_data[5]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[5]} .single_bit_orig_name {mem/dcache/store_data[5]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[5]/Q} .original_name {mem/dcache/store_data[5]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[6]} .original_name {{mem/dcache/store_data[6]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[6]} .single_bit_orig_name {mem/dcache/store_data[6]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[6]/Q} .original_name {mem/dcache/store_data[6]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[7]} .original_name {{mem/dcache/store_data[7]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[7]} .single_bit_orig_name {mem/dcache/store_data[7]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[7]/Q} .original_name {mem/dcache/store_data[7]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[8]} .original_name {{mem/dcache/store_data[8]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[8]} .single_bit_orig_name {mem/dcache/store_data[8]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[8]/Q} .original_name {mem/dcache/store_data[8]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[9]} .original_name {{mem/dcache/store_data[9]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[9]} .single_bit_orig_name {mem/dcache/store_data[9]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[9]/Q} .original_name {mem/dcache/store_data[9]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[10]} .original_name {{mem/dcache/store_data[10]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[10]} .single_bit_orig_name {mem/dcache/store_data[10]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[10]/Q} .original_name {mem/dcache/store_data[10]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[11]} .original_name {{mem/dcache/store_data[11]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[11]} .single_bit_orig_name {mem/dcache/store_data[11]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[11]/Q} .original_name {mem/dcache/store_data[11]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[12]} .original_name {{mem/dcache/store_data[12]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[12]} .single_bit_orig_name {mem/dcache/store_data[12]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[12]/Q} .original_name {mem/dcache/store_data[12]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[13]} .original_name {{mem/dcache/store_data[13]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[13]} .single_bit_orig_name {mem/dcache/store_data[13]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[13]/Q} .original_name {mem/dcache/store_data[13]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[14]} .original_name {{mem/dcache/store_data[14]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[14]} .single_bit_orig_name {mem/dcache/store_data[14]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[14]/Q} .original_name {mem/dcache/store_data[14]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[15]} .original_name {{mem/dcache/store_data[15]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[15]} .single_bit_orig_name {mem/dcache/store_data[15]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[15]/Q} .original_name {mem/dcache/store_data[15]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[16]} .original_name {{mem/dcache/store_data[16]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[16]} .single_bit_orig_name {mem/dcache/store_data[16]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[16]/Q} .original_name {mem/dcache/store_data[16]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[17]} .original_name {{mem/dcache/store_data[17]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[17]} .single_bit_orig_name {mem/dcache/store_data[17]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[17]/Q} .original_name {mem/dcache/store_data[17]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[18]} .original_name {{mem/dcache/store_data[18]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[18]} .single_bit_orig_name {mem/dcache/store_data[18]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[18]/Q} .original_name {mem/dcache/store_data[18]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[19]} .original_name {{mem/dcache/store_data[19]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[19]} .single_bit_orig_name {mem/dcache/store_data[19]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[19]/Q} .original_name {mem/dcache/store_data[19]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[20]} .original_name {{mem/dcache/store_data[20]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[20]} .single_bit_orig_name {mem/dcache/store_data[20]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[20]/Q} .original_name {mem/dcache/store_data[20]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[21]} .original_name {{mem/dcache/store_data[21]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[21]} .single_bit_orig_name {mem/dcache/store_data[21]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[21]/Q} .original_name {mem/dcache/store_data[21]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[22]} .original_name {{mem/dcache/store_data[22]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[22]} .single_bit_orig_name {mem/dcache/store_data[22]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[22]/Q} .original_name {mem/dcache/store_data[22]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[23]} .original_name {{mem/dcache/store_data[23]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[23]} .single_bit_orig_name {mem/dcache/store_data[23]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[23]/Q} .original_name {mem/dcache/store_data[23]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[24]} .original_name {{mem/dcache/store_data[24]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[24]} .single_bit_orig_name {mem/dcache/store_data[24]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[24]/Q} .original_name {mem/dcache/store_data[24]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[25]} .original_name {{mem/dcache/store_data[25]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[25]} .single_bit_orig_name {mem/dcache/store_data[25]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[25]/Q} .original_name {mem/dcache/store_data[25]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[26]} .original_name {{mem/dcache/store_data[26]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[26]} .single_bit_orig_name {mem/dcache/store_data[26]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[26]/Q} .original_name {mem/dcache/store_data[26]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[27]} .original_name {{mem/dcache/store_data[27]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[27]} .single_bit_orig_name {mem/dcache/store_data[27]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[27]/Q} .original_name {mem/dcache/store_data[27]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[28]} .original_name {{mem/dcache/store_data[28]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[28]} .single_bit_orig_name {mem/dcache/store_data[28]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[28]/Q} .original_name {mem/dcache/store_data[28]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[29]} .original_name {{mem/dcache/store_data[29]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[29]} .single_bit_orig_name {mem/dcache/store_data[29]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[29]/Q} .original_name {mem/dcache/store_data[29]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[30]} .original_name {{mem/dcache/store_data[30]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[30]} .single_bit_orig_name {mem/dcache/store_data[30]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[30]/Q} .original_name {mem/dcache/store_data[30]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[31]} .original_name {{mem/dcache/store_data[31]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[31]} .single_bit_orig_name {mem/dcache/store_data[31]}
set_db -quiet {inst:riscv_top/mem/dcache/store_data_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_data_reg[31]/Q} .original_name {mem/dcache/store_data[31]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[0]} .original_name {{mem/dcache/store_word_mask[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[0]} .single_bit_orig_name {mem/dcache/store_word_mask[0]}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_word_mask_reg[0]/Q} .original_name {mem/dcache/store_word_mask[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[1]} .original_name {{mem/dcache/store_word_mask[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[1]} .single_bit_orig_name {mem/dcache/store_word_mask[1]}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_word_mask_reg[1]/Q} .original_name {mem/dcache/store_word_mask[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[2]} .original_name {{mem/dcache/store_word_mask[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[2]} .single_bit_orig_name {mem/dcache/store_word_mask[2]}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_word_mask_reg[2]/Q} .original_name {mem/dcache/store_word_mask[2]/q}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[3]} .original_name {{mem/dcache/store_word_mask[3]}}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[3]} .single_bit_orig_name {mem/dcache/store_word_mask[3]}
set_db -quiet {inst:riscv_top/mem/dcache/store_word_mask_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/store_word_mask_reg[3]/Q} .original_name {mem/dcache/store_word_mask[3]/q}
set_db -quiet {inst:riscv_top/mem/dcache/block_service_reg[1]} .original_name {{mem/dcache/block_service[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/block_service_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/block_service_reg[1]} .single_bit_orig_name {mem/dcache/block_service[1]}
set_db -quiet {inst:riscv_top/mem/dcache/block_service_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/block_service_reg[1]/Q} .original_name {mem/dcache/block_service[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/block_service_reg[0]} .original_name {{mem/dcache/block_service[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/block_service_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/block_service_reg[0]} .single_bit_orig_name {mem/dcache/block_service[0]}
set_db -quiet {inst:riscv_top/mem/dcache/block_service_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/block_service_reg[0]/Q} .original_name {mem/dcache/block_service[0]/q}
set_db -quiet inst:riscv_top/mem/dcache/flush_done_reg .original_name mem/dcache/flush_done
set_db -quiet inst:riscv_top/mem/dcache/flush_done_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/dcache/flush_done_reg .single_bit_orig_name mem/dcache/flush_done
set_db -quiet inst:riscv_top/mem/dcache/flush_done_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/dcache/flush_done_reg/Q .original_name mem/dcache/flush_done/q
set_db -quiet inst:riscv_top/mem/dcache/store_write_req_reg .original_name mem/dcache/store_write_req
set_db -quiet inst:riscv_top/mem/dcache/store_write_req_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/dcache/store_write_req_reg .single_bit_orig_name mem/dcache/store_write_req
set_db -quiet inst:riscv_top/mem/dcache/store_write_req_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/dcache/store_write_req_reg/Q .original_name mem/dcache/store_write_req/q
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[0]} .original_name {{mem/dcache/state[0]}}
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[0]} .single_bit_orig_name {mem/dcache/state[0]}
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/state_reg[0]/Q} .original_name {mem/dcache/state[0]/q}
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[1]} .original_name {{mem/dcache/state[1]}}
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[1]} .single_bit_orig_name {mem/dcache/state[1]}
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/state_reg[1]/Q} .original_name {mem/dcache/state[1]/q}
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[2]} .original_name {{mem/dcache/state[2]}}
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[2]} .single_bit_orig_name {mem/dcache/state[2]}
set_db -quiet {inst:riscv_top/mem/dcache/state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/dcache/state_reg[2]/Q} .original_name {mem/dcache/state[2]/q}
set_db -quiet module:riscv_top/cache .is_sop_cluster true
set_db -quiet module:riscv_top/cache .hdl_user_name cache
set_db -quiet module:riscv_top/cache .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/Cache.v /scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/cache .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/cache .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/REGISTER_R_CE_N32 .hdl_user_name REGISTER_R_CE
set_db -quiet module:riscv_top/REGISTER_R_CE_N32 .hdl_filelist {{default -sv {SYNTHESIS} {/scratch/cs199-aly/eecs151_ASIC_RISC-V_Project/skel/src/EECS151.v} {} {}}}
set_db -quiet module:riscv_top/REGISTER_R_CE_N32 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/REGISTER_R_CE_N32 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_17 .logical_hier false
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_17 .lp_clock_gating_min_flops 3
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_17 .lp_clock_gating_max_flops inf
set_db -quiet module:riscv_top/CLKGATE_RC_CG_MOD_17 .boundary_opto strict_no
set_db -quiet inst:riscv_top/mem/icache/hold_instr_reg/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST .gint_phase_inversion false
set_db -quiet inst:riscv_top/mem/icache/hold_instr_reg/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST .is_genus_clock_gate true
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[12]} .original_name {{mem/icache/hold_instr_reg/q[12]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[12]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[12]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[12]/Q} .original_name {mem/icache/hold_instr_reg/q[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[7]} .original_name {{mem/icache/hold_instr_reg/q[7]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[7]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[7]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[7]/Q} .original_name {mem/icache/hold_instr_reg/q[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[8]} .original_name {{mem/icache/hold_instr_reg/q[8]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[8]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[8]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[8]/Q} .original_name {mem/icache/hold_instr_reg/q[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[9]} .original_name {{mem/icache/hold_instr_reg/q[9]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[9]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[9]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[9]/Q} .original_name {mem/icache/hold_instr_reg/q[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[10]} .original_name {{mem/icache/hold_instr_reg/q[10]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[10]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[10]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[10]/Q} .original_name {mem/icache/hold_instr_reg/q[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[11]} .original_name {{mem/icache/hold_instr_reg/q[11]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[11]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[11]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[11]/Q} .original_name {mem/icache/hold_instr_reg/q[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[6]} .original_name {{mem/icache/hold_instr_reg/q[6]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[6]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[6]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[6]/Q} .original_name {mem/icache/hold_instr_reg/q[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[31]} .original_name {{mem/icache/hold_instr_reg/q[31]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[31]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[31]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[31]/Q} .original_name {mem/icache/hold_instr_reg/q[31]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[19]} .original_name {{mem/icache/hold_instr_reg/q[19]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[19]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[19]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[19]/Q} .original_name {mem/icache/hold_instr_reg/q[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[21]} .original_name {{mem/icache/hold_instr_reg/q[21]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[21]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[21]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[21]/Q} .original_name {mem/icache/hold_instr_reg/q[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[22]} .original_name {{mem/icache/hold_instr_reg/q[22]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[22]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[22]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[22]/Q} .original_name {mem/icache/hold_instr_reg/q[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[23]} .original_name {{mem/icache/hold_instr_reg/q[23]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[23]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[23]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[23]/Q} .original_name {mem/icache/hold_instr_reg/q[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[24]} .original_name {{mem/icache/hold_instr_reg/q[24]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[24]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[24]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[24]/Q} .original_name {mem/icache/hold_instr_reg/q[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[16]} .original_name {{mem/icache/hold_instr_reg/q[16]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[16]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[16]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[16]/Q} .original_name {mem/icache/hold_instr_reg/q[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[2]} .original_name {{mem/icache/hold_instr_reg/q[2]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[2]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[2]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[2]/Q} .original_name {mem/icache/hold_instr_reg/q[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[1]} .original_name {{mem/icache/hold_instr_reg/q[1]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[1]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[1]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[1]/Q} .original_name {mem/icache/hold_instr_reg/q[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[25]} .original_name {{mem/icache/hold_instr_reg/q[25]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[25]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[25]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[25]/Q} .original_name {mem/icache/hold_instr_reg/q[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[26]} .original_name {{mem/icache/hold_instr_reg/q[26]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[26]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[26]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[26]/Q} .original_name {mem/icache/hold_instr_reg/q[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[27]} .original_name {{mem/icache/hold_instr_reg/q[27]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[27]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[27]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[27]/Q} .original_name {mem/icache/hold_instr_reg/q[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[28]} .original_name {{mem/icache/hold_instr_reg/q[28]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[28]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[28]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[28]/Q} .original_name {mem/icache/hold_instr_reg/q[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[29]} .original_name {{mem/icache/hold_instr_reg/q[29]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[29]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[29]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[29]/Q} .original_name {mem/icache/hold_instr_reg/q[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[30]} .original_name {{mem/icache/hold_instr_reg/q[30]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[30]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[30]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[30]/Q} .original_name {mem/icache/hold_instr_reg/q[30]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[0]} .original_name {{mem/icache/hold_instr_reg/q[0]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[0]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[0]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[0]/Q} .original_name {mem/icache/hold_instr_reg/q[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[20]} .original_name {{mem/icache/hold_instr_reg/q[20]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[20]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[20]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[20]/Q} .original_name {mem/icache/hold_instr_reg/q[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[4]} .original_name {{mem/icache/hold_instr_reg/q[4]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[4]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[4]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[4]/Q} .original_name {mem/icache/hold_instr_reg/q[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[5]} .original_name {{mem/icache/hold_instr_reg/q[5]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[5]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[5]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[5]/Q} .original_name {mem/icache/hold_instr_reg/q[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[13]} .original_name {{mem/icache/hold_instr_reg/q[13]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[13]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[13]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[13]/Q} .original_name {mem/icache/hold_instr_reg/q[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[14]} .original_name {{mem/icache/hold_instr_reg/q[14]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[14]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[14]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[14]/Q} .original_name {mem/icache/hold_instr_reg/q[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[15]} .original_name {{mem/icache/hold_instr_reg/q[15]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[15]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[15]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[15]/Q} .original_name {mem/icache/hold_instr_reg/q[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[17]} .original_name {{mem/icache/hold_instr_reg/q[17]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[17]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[17]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[17]/Q} .original_name {mem/icache/hold_instr_reg/q[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[18]} .original_name {{mem/icache/hold_instr_reg/q[18]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[18]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[18]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[18]/Q} .original_name {mem/icache/hold_instr_reg/q[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[3]} .original_name {{mem/icache/hold_instr_reg/q[3]}}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[3]} .single_bit_orig_name {mem/icache/hold_instr_reg/q[3]}
set_db -quiet {inst:riscv_top/mem/icache/hold_instr_reg/q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/hold_instr_reg/q_reg[3]/Q} .original_name {mem/icache/hold_instr_reg/q[3]/q}
set_db -quiet inst:riscv_top/mem/icache/meta .original_name mem/icache/meta
set_db -quiet inst:riscv_top/mem/icache/meta .single_bit_orig_name mem/icache/meta
set_db -quiet inst:riscv_top/mem/icache/meta .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[31]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[30]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[29]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[28]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[27]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[26]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[25]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[24]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[23]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[22]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[21]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[20]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[19]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[18]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[17]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[16]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[15]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[14]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[13]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[12]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[11]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[10]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[9]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[8]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[7]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[6]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[5]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[4]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[3]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[2]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[1]} .original_name mem/icache/meta/dout
set_db -quiet {pin:riscv_top/mem/icache/meta/dout[0]} .original_name mem/icache/meta/dout
set_db -quiet inst:riscv_top/mem/icache/sram_00 .original_name mem/icache/sram_00
set_db -quiet inst:riscv_top/mem/icache/sram_00 .single_bit_orig_name mem/icache/sram_00
set_db -quiet inst:riscv_top/mem/icache/sram_00 .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[31]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[30]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[29]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[28]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[27]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[26]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[25]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[24]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[23]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[22]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[21]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[20]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[19]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[18]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[17]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[16]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[15]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[14]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[13]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[12]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[11]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[10]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[9]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[8]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[7]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[6]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[5]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[4]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[3]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[2]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[1]} .original_name mem/icache/sram_00/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_00/dout[0]} .original_name mem/icache/sram_00/dout
set_db -quiet inst:riscv_top/mem/icache/sram_01 .original_name mem/icache/sram_01
set_db -quiet inst:riscv_top/mem/icache/sram_01 .single_bit_orig_name mem/icache/sram_01
set_db -quiet inst:riscv_top/mem/icache/sram_01 .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[31]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[30]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[29]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[28]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[27]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[26]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[25]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[24]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[23]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[22]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[21]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[20]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[19]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[18]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[17]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[16]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[15]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[14]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[13]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[12]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[11]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[10]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[9]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[8]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[7]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[6]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[5]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[4]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[3]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[2]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[1]} .original_name mem/icache/sram_01/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_01/dout[0]} .original_name mem/icache/sram_01/dout
set_db -quiet inst:riscv_top/mem/icache/sram_10 .original_name mem/icache/sram_10
set_db -quiet inst:riscv_top/mem/icache/sram_10 .single_bit_orig_name mem/icache/sram_10
set_db -quiet inst:riscv_top/mem/icache/sram_10 .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[31]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[30]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[29]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[28]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[27]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[26]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[25]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[24]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[23]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[22]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[21]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[20]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[19]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[18]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[17]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[16]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[15]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[14]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[13]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[12]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[11]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[10]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[9]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[8]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[7]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[6]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[5]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[4]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[3]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[2]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[1]} .original_name mem/icache/sram_10/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_10/dout[0]} .original_name mem/icache/sram_10/dout
set_db -quiet inst:riscv_top/mem/icache/sram_11 .original_name mem/icache/sram_11
set_db -quiet inst:riscv_top/mem/icache/sram_11 .single_bit_orig_name mem/icache/sram_11
set_db -quiet inst:riscv_top/mem/icache/sram_11 .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[31]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[30]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[29]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[28]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[27]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[26]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[25]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[24]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[23]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[22]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[21]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[20]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[19]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[18]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[17]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[16]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[15]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[14]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[13]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[12]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[11]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[10]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[9]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[8]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[7]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[6]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[5]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[4]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[3]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[2]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[1]} .original_name mem/icache/sram_11/dout
set_db -quiet {pin:riscv_top/mem/icache/sram_11/dout[0]} .original_name mem/icache/sram_11/dout
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[0]} .original_name {{mem/icache/sram_00_din[0]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[0]} .single_bit_orig_name {mem/icache/sram_00_din[0]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[0]/Q} .original_name {mem/icache/sram_00_din[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[1]} .original_name {{mem/icache/sram_00_din[1]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[1]} .single_bit_orig_name {mem/icache/sram_00_din[1]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[1]/Q} .original_name {mem/icache/sram_00_din[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[2]} .original_name {{mem/icache/sram_00_din[2]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[2]} .single_bit_orig_name {mem/icache/sram_00_din[2]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[2]/Q} .original_name {mem/icache/sram_00_din[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[3]} .original_name {{mem/icache/sram_00_din[3]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[3]} .single_bit_orig_name {mem/icache/sram_00_din[3]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[3]/Q} .original_name {mem/icache/sram_00_din[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[4]} .original_name {{mem/icache/sram_00_din[4]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[4]} .single_bit_orig_name {mem/icache/sram_00_din[4]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[4]/Q} .original_name {mem/icache/sram_00_din[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[5]} .original_name {{mem/icache/sram_00_din[5]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[5]} .single_bit_orig_name {mem/icache/sram_00_din[5]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[5]/Q} .original_name {mem/icache/sram_00_din[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[6]} .original_name {{mem/icache/sram_00_din[6]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[6]} .single_bit_orig_name {mem/icache/sram_00_din[6]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[6]/Q} .original_name {mem/icache/sram_00_din[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[7]} .original_name {{mem/icache/sram_00_din[7]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[7]} .single_bit_orig_name {mem/icache/sram_00_din[7]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[7]/Q} .original_name {mem/icache/sram_00_din[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[8]} .original_name {{mem/icache/sram_00_din[8]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[8]} .single_bit_orig_name {mem/icache/sram_00_din[8]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[8]/Q} .original_name {mem/icache/sram_00_din[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[9]} .original_name {{mem/icache/sram_00_din[9]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[9]} .single_bit_orig_name {mem/icache/sram_00_din[9]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[9]/Q} .original_name {mem/icache/sram_00_din[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[10]} .original_name {{mem/icache/sram_00_din[10]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[10]} .single_bit_orig_name {mem/icache/sram_00_din[10]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[10]/Q} .original_name {mem/icache/sram_00_din[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[11]} .original_name {{mem/icache/sram_00_din[11]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[11]} .single_bit_orig_name {mem/icache/sram_00_din[11]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[11]/Q} .original_name {mem/icache/sram_00_din[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[12]} .original_name {{mem/icache/sram_00_din[12]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[12]} .single_bit_orig_name {mem/icache/sram_00_din[12]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[12]/Q} .original_name {mem/icache/sram_00_din[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[13]} .original_name {{mem/icache/sram_00_din[13]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[13]} .single_bit_orig_name {mem/icache/sram_00_din[13]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[13]/Q} .original_name {mem/icache/sram_00_din[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[14]} .original_name {{mem/icache/sram_00_din[14]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[14]} .single_bit_orig_name {mem/icache/sram_00_din[14]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[14]/Q} .original_name {mem/icache/sram_00_din[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[15]} .original_name {{mem/icache/sram_00_din[15]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[15]} .single_bit_orig_name {mem/icache/sram_00_din[15]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[15]/Q} .original_name {mem/icache/sram_00_din[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[16]} .original_name {{mem/icache/sram_00_din[16]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[16]} .single_bit_orig_name {mem/icache/sram_00_din[16]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[16]/Q} .original_name {mem/icache/sram_00_din[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[17]} .original_name {{mem/icache/sram_00_din[17]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[17]} .single_bit_orig_name {mem/icache/sram_00_din[17]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[17]/Q} .original_name {mem/icache/sram_00_din[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[18]} .original_name {{mem/icache/sram_00_din[18]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[18]} .single_bit_orig_name {mem/icache/sram_00_din[18]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[18]/Q} .original_name {mem/icache/sram_00_din[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[19]} .original_name {{mem/icache/sram_00_din[19]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[19]} .single_bit_orig_name {mem/icache/sram_00_din[19]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[19]/Q} .original_name {mem/icache/sram_00_din[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[20]} .original_name {{mem/icache/sram_00_din[20]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[20]} .single_bit_orig_name {mem/icache/sram_00_din[20]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[20]/Q} .original_name {mem/icache/sram_00_din[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[21]} .original_name {{mem/icache/sram_00_din[21]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[21]} .single_bit_orig_name {mem/icache/sram_00_din[21]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[21]/Q} .original_name {mem/icache/sram_00_din[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[22]} .original_name {{mem/icache/sram_00_din[22]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[22]} .single_bit_orig_name {mem/icache/sram_00_din[22]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[22]/Q} .original_name {mem/icache/sram_00_din[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[23]} .original_name {{mem/icache/sram_00_din[23]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[23]} .single_bit_orig_name {mem/icache/sram_00_din[23]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[23]/Q} .original_name {mem/icache/sram_00_din[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[24]} .original_name {{mem/icache/sram_00_din[24]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[24]} .single_bit_orig_name {mem/icache/sram_00_din[24]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[24]/Q} .original_name {mem/icache/sram_00_din[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[25]} .original_name {{mem/icache/sram_00_din[25]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[25]} .single_bit_orig_name {mem/icache/sram_00_din[25]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[25]/Q} .original_name {mem/icache/sram_00_din[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[26]} .original_name {{mem/icache/sram_00_din[26]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[26]} .single_bit_orig_name {mem/icache/sram_00_din[26]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[26]/Q} .original_name {mem/icache/sram_00_din[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[27]} .original_name {{mem/icache/sram_00_din[27]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[27]} .single_bit_orig_name {mem/icache/sram_00_din[27]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[27]/Q} .original_name {mem/icache/sram_00_din[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[28]} .original_name {{mem/icache/sram_00_din[28]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[28]} .single_bit_orig_name {mem/icache/sram_00_din[28]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[28]/Q} .original_name {mem/icache/sram_00_din[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[29]} .original_name {{mem/icache/sram_00_din[29]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[29]} .single_bit_orig_name {mem/icache/sram_00_din[29]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[29]/Q} .original_name {mem/icache/sram_00_din[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[30]} .original_name {{mem/icache/sram_00_din[30]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[30]} .single_bit_orig_name {mem/icache/sram_00_din[30]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[30]/Q} .original_name {mem/icache/sram_00_din[30]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[31]} .original_name {{mem/icache/sram_00_din[31]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[31]} .single_bit_orig_name {mem/icache/sram_00_din[31]}
set_db -quiet {inst:riscv_top/mem/icache/sram_00_din_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_00_din_reg[31]/Q} .original_name {mem/icache/sram_00_din[31]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[0]} .original_name {{mem/icache/sram_01_din[0]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[0]} .single_bit_orig_name {mem/icache/sram_01_din[0]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[0]/Q} .original_name {mem/icache/sram_01_din[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[1]} .original_name {{mem/icache/sram_01_din[1]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[1]} .single_bit_orig_name {mem/icache/sram_01_din[1]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[1]/Q} .original_name {mem/icache/sram_01_din[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[2]} .original_name {{mem/icache/sram_01_din[2]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[2]} .single_bit_orig_name {mem/icache/sram_01_din[2]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[2]/Q} .original_name {mem/icache/sram_01_din[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[3]} .original_name {{mem/icache/sram_01_din[3]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[3]} .single_bit_orig_name {mem/icache/sram_01_din[3]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[3]/Q} .original_name {mem/icache/sram_01_din[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[4]} .original_name {{mem/icache/sram_01_din[4]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[4]} .single_bit_orig_name {mem/icache/sram_01_din[4]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[4]/Q} .original_name {mem/icache/sram_01_din[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[5]} .original_name {{mem/icache/sram_01_din[5]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[5]} .single_bit_orig_name {mem/icache/sram_01_din[5]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[5]/Q} .original_name {mem/icache/sram_01_din[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[6]} .original_name {{mem/icache/sram_01_din[6]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[6]} .single_bit_orig_name {mem/icache/sram_01_din[6]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[6]/Q} .original_name {mem/icache/sram_01_din[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[7]} .original_name {{mem/icache/sram_01_din[7]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[7]} .single_bit_orig_name {mem/icache/sram_01_din[7]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[7]/Q} .original_name {mem/icache/sram_01_din[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[8]} .original_name {{mem/icache/sram_01_din[8]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[8]} .single_bit_orig_name {mem/icache/sram_01_din[8]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[8]/Q} .original_name {mem/icache/sram_01_din[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[9]} .original_name {{mem/icache/sram_01_din[9]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[9]} .single_bit_orig_name {mem/icache/sram_01_din[9]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[9]/Q} .original_name {mem/icache/sram_01_din[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[10]} .original_name {{mem/icache/sram_01_din[10]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[10]} .single_bit_orig_name {mem/icache/sram_01_din[10]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[10]/Q} .original_name {mem/icache/sram_01_din[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[11]} .original_name {{mem/icache/sram_01_din[11]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[11]} .single_bit_orig_name {mem/icache/sram_01_din[11]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[11]/Q} .original_name {mem/icache/sram_01_din[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[12]} .original_name {{mem/icache/sram_01_din[12]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[12]} .single_bit_orig_name {mem/icache/sram_01_din[12]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[12]/Q} .original_name {mem/icache/sram_01_din[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[13]} .original_name {{mem/icache/sram_01_din[13]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[13]} .single_bit_orig_name {mem/icache/sram_01_din[13]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[13]/Q} .original_name {mem/icache/sram_01_din[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[14]} .original_name {{mem/icache/sram_01_din[14]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[14]} .single_bit_orig_name {mem/icache/sram_01_din[14]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[14]/Q} .original_name {mem/icache/sram_01_din[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[15]} .original_name {{mem/icache/sram_01_din[15]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[15]} .single_bit_orig_name {mem/icache/sram_01_din[15]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[15]/Q} .original_name {mem/icache/sram_01_din[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[16]} .original_name {{mem/icache/sram_01_din[16]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[16]} .single_bit_orig_name {mem/icache/sram_01_din[16]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[16]/Q} .original_name {mem/icache/sram_01_din[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[17]} .original_name {{mem/icache/sram_01_din[17]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[17]} .single_bit_orig_name {mem/icache/sram_01_din[17]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[17]/Q} .original_name {mem/icache/sram_01_din[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[18]} .original_name {{mem/icache/sram_01_din[18]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[18]} .single_bit_orig_name {mem/icache/sram_01_din[18]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[18]/Q} .original_name {mem/icache/sram_01_din[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[19]} .original_name {{mem/icache/sram_01_din[19]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[19]} .single_bit_orig_name {mem/icache/sram_01_din[19]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[19]/Q} .original_name {mem/icache/sram_01_din[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[20]} .original_name {{mem/icache/sram_01_din[20]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[20]} .single_bit_orig_name {mem/icache/sram_01_din[20]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[20]/Q} .original_name {mem/icache/sram_01_din[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[21]} .original_name {{mem/icache/sram_01_din[21]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[21]} .single_bit_orig_name {mem/icache/sram_01_din[21]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[21]/Q} .original_name {mem/icache/sram_01_din[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[22]} .original_name {{mem/icache/sram_01_din[22]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[22]} .single_bit_orig_name {mem/icache/sram_01_din[22]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[22]/Q} .original_name {mem/icache/sram_01_din[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[23]} .original_name {{mem/icache/sram_01_din[23]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[23]} .single_bit_orig_name {mem/icache/sram_01_din[23]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[23]/Q} .original_name {mem/icache/sram_01_din[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[24]} .original_name {{mem/icache/sram_01_din[24]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[24]} .single_bit_orig_name {mem/icache/sram_01_din[24]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[24]/Q} .original_name {mem/icache/sram_01_din[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[25]} .original_name {{mem/icache/sram_01_din[25]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[25]} .single_bit_orig_name {mem/icache/sram_01_din[25]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[25]/Q} .original_name {mem/icache/sram_01_din[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[26]} .original_name {{mem/icache/sram_01_din[26]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[26]} .single_bit_orig_name {mem/icache/sram_01_din[26]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[26]/Q} .original_name {mem/icache/sram_01_din[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[27]} .original_name {{mem/icache/sram_01_din[27]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[27]} .single_bit_orig_name {mem/icache/sram_01_din[27]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[27]/Q} .original_name {mem/icache/sram_01_din[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[28]} .original_name {{mem/icache/sram_01_din[28]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[28]} .single_bit_orig_name {mem/icache/sram_01_din[28]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[28]/Q} .original_name {mem/icache/sram_01_din[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[29]} .original_name {{mem/icache/sram_01_din[29]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[29]} .single_bit_orig_name {mem/icache/sram_01_din[29]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[29]/Q} .original_name {mem/icache/sram_01_din[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[30]} .original_name {{mem/icache/sram_01_din[30]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[30]} .single_bit_orig_name {mem/icache/sram_01_din[30]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[30]/Q} .original_name {mem/icache/sram_01_din[30]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[31]} .original_name {{mem/icache/sram_01_din[31]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[31]} .single_bit_orig_name {mem/icache/sram_01_din[31]}
set_db -quiet {inst:riscv_top/mem/icache/sram_01_din_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_01_din_reg[31]/Q} .original_name {mem/icache/sram_01_din[31]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[0]} .original_name {{mem/icache/sram_10_din[0]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[0]} .single_bit_orig_name {mem/icache/sram_10_din[0]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[0]/Q} .original_name {mem/icache/sram_10_din[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[1]} .original_name {{mem/icache/sram_10_din[1]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[1]} .single_bit_orig_name {mem/icache/sram_10_din[1]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[1]/Q} .original_name {mem/icache/sram_10_din[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[2]} .original_name {{mem/icache/sram_10_din[2]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[2]} .single_bit_orig_name {mem/icache/sram_10_din[2]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[2]/Q} .original_name {mem/icache/sram_10_din[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[3]} .original_name {{mem/icache/sram_10_din[3]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[3]} .single_bit_orig_name {mem/icache/sram_10_din[3]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[3]/Q} .original_name {mem/icache/sram_10_din[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[4]} .original_name {{mem/icache/sram_10_din[4]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[4]} .single_bit_orig_name {mem/icache/sram_10_din[4]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[4]/Q} .original_name {mem/icache/sram_10_din[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[5]} .original_name {{mem/icache/sram_10_din[5]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[5]} .single_bit_orig_name {mem/icache/sram_10_din[5]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[5]/Q} .original_name {mem/icache/sram_10_din[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[6]} .original_name {{mem/icache/sram_10_din[6]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[6]} .single_bit_orig_name {mem/icache/sram_10_din[6]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[6]/Q} .original_name {mem/icache/sram_10_din[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[7]} .original_name {{mem/icache/sram_10_din[7]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[7]} .single_bit_orig_name {mem/icache/sram_10_din[7]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[7]/Q} .original_name {mem/icache/sram_10_din[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[8]} .original_name {{mem/icache/sram_10_din[8]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[8]} .single_bit_orig_name {mem/icache/sram_10_din[8]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[8]/Q} .original_name {mem/icache/sram_10_din[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[9]} .original_name {{mem/icache/sram_10_din[9]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[9]} .single_bit_orig_name {mem/icache/sram_10_din[9]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[9]/Q} .original_name {mem/icache/sram_10_din[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[10]} .original_name {{mem/icache/sram_10_din[10]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[10]} .single_bit_orig_name {mem/icache/sram_10_din[10]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[10]/Q} .original_name {mem/icache/sram_10_din[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[11]} .original_name {{mem/icache/sram_10_din[11]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[11]} .single_bit_orig_name {mem/icache/sram_10_din[11]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[11]/Q} .original_name {mem/icache/sram_10_din[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[12]} .original_name {{mem/icache/sram_10_din[12]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[12]} .single_bit_orig_name {mem/icache/sram_10_din[12]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[12]/Q} .original_name {mem/icache/sram_10_din[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[13]} .original_name {{mem/icache/sram_10_din[13]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[13]} .single_bit_orig_name {mem/icache/sram_10_din[13]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[13]/Q} .original_name {mem/icache/sram_10_din[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[14]} .original_name {{mem/icache/sram_10_din[14]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[14]} .single_bit_orig_name {mem/icache/sram_10_din[14]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[14]/Q} .original_name {mem/icache/sram_10_din[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[15]} .original_name {{mem/icache/sram_10_din[15]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[15]} .single_bit_orig_name {mem/icache/sram_10_din[15]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[15]/Q} .original_name {mem/icache/sram_10_din[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[16]} .original_name {{mem/icache/sram_10_din[16]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[16]} .single_bit_orig_name {mem/icache/sram_10_din[16]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[16]/Q} .original_name {mem/icache/sram_10_din[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[17]} .original_name {{mem/icache/sram_10_din[17]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[17]} .single_bit_orig_name {mem/icache/sram_10_din[17]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[17]/Q} .original_name {mem/icache/sram_10_din[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[18]} .original_name {{mem/icache/sram_10_din[18]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[18]} .single_bit_orig_name {mem/icache/sram_10_din[18]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[18]/Q} .original_name {mem/icache/sram_10_din[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[19]} .original_name {{mem/icache/sram_10_din[19]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[19]} .single_bit_orig_name {mem/icache/sram_10_din[19]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[19]/Q} .original_name {mem/icache/sram_10_din[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[20]} .original_name {{mem/icache/sram_10_din[20]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[20]} .single_bit_orig_name {mem/icache/sram_10_din[20]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[20]/Q} .original_name {mem/icache/sram_10_din[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[21]} .original_name {{mem/icache/sram_10_din[21]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[21]} .single_bit_orig_name {mem/icache/sram_10_din[21]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[21]/Q} .original_name {mem/icache/sram_10_din[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[22]} .original_name {{mem/icache/sram_10_din[22]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[22]} .single_bit_orig_name {mem/icache/sram_10_din[22]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[22]/Q} .original_name {mem/icache/sram_10_din[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[23]} .original_name {{mem/icache/sram_10_din[23]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[23]} .single_bit_orig_name {mem/icache/sram_10_din[23]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[23]/Q} .original_name {mem/icache/sram_10_din[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[24]} .original_name {{mem/icache/sram_10_din[24]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[24]} .single_bit_orig_name {mem/icache/sram_10_din[24]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[24]/Q} .original_name {mem/icache/sram_10_din[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[25]} .original_name {{mem/icache/sram_10_din[25]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[25]} .single_bit_orig_name {mem/icache/sram_10_din[25]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[25]/Q} .original_name {mem/icache/sram_10_din[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[26]} .original_name {{mem/icache/sram_10_din[26]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[26]} .single_bit_orig_name {mem/icache/sram_10_din[26]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[26]/Q} .original_name {mem/icache/sram_10_din[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[27]} .original_name {{mem/icache/sram_10_din[27]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[27]} .single_bit_orig_name {mem/icache/sram_10_din[27]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[27]/Q} .original_name {mem/icache/sram_10_din[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[28]} .original_name {{mem/icache/sram_10_din[28]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[28]} .single_bit_orig_name {mem/icache/sram_10_din[28]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[28]/Q} .original_name {mem/icache/sram_10_din[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[29]} .original_name {{mem/icache/sram_10_din[29]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[29]} .single_bit_orig_name {mem/icache/sram_10_din[29]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[29]/Q} .original_name {mem/icache/sram_10_din[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[30]} .original_name {{mem/icache/sram_10_din[30]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[30]} .single_bit_orig_name {mem/icache/sram_10_din[30]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[30]/Q} .original_name {mem/icache/sram_10_din[30]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[31]} .original_name {{mem/icache/sram_10_din[31]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[31]} .single_bit_orig_name {mem/icache/sram_10_din[31]}
set_db -quiet {inst:riscv_top/mem/icache/sram_10_din_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_10_din_reg[31]/Q} .original_name {mem/icache/sram_10_din[31]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[0]} .original_name {{mem/icache/sram_11_din[0]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[0]} .single_bit_orig_name {mem/icache/sram_11_din[0]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[0]/Q} .original_name {mem/icache/sram_11_din[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[1]} .original_name {{mem/icache/sram_11_din[1]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[1]} .single_bit_orig_name {mem/icache/sram_11_din[1]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[1]/Q} .original_name {mem/icache/sram_11_din[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[2]} .original_name {{mem/icache/sram_11_din[2]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[2]} .single_bit_orig_name {mem/icache/sram_11_din[2]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[2]/Q} .original_name {mem/icache/sram_11_din[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[3]} .original_name {{mem/icache/sram_11_din[3]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[3]} .single_bit_orig_name {mem/icache/sram_11_din[3]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[3]/Q} .original_name {mem/icache/sram_11_din[3]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[4]} .original_name {{mem/icache/sram_11_din[4]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[4]} .single_bit_orig_name {mem/icache/sram_11_din[4]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[4]/Q} .original_name {mem/icache/sram_11_din[4]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[5]} .original_name {{mem/icache/sram_11_din[5]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[5]} .single_bit_orig_name {mem/icache/sram_11_din[5]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[5]/Q} .original_name {mem/icache/sram_11_din[5]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[6]} .original_name {{mem/icache/sram_11_din[6]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[6]} .single_bit_orig_name {mem/icache/sram_11_din[6]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[6]/Q} .original_name {mem/icache/sram_11_din[6]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[7]} .original_name {{mem/icache/sram_11_din[7]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[7]} .single_bit_orig_name {mem/icache/sram_11_din[7]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[7]/Q} .original_name {mem/icache/sram_11_din[7]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[8]} .original_name {{mem/icache/sram_11_din[8]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[8]} .single_bit_orig_name {mem/icache/sram_11_din[8]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[8]/Q} .original_name {mem/icache/sram_11_din[8]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[9]} .original_name {{mem/icache/sram_11_din[9]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[9]} .single_bit_orig_name {mem/icache/sram_11_din[9]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[9]/Q} .original_name {mem/icache/sram_11_din[9]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[10]} .original_name {{mem/icache/sram_11_din[10]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[10]} .single_bit_orig_name {mem/icache/sram_11_din[10]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[10]/Q} .original_name {mem/icache/sram_11_din[10]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[11]} .original_name {{mem/icache/sram_11_din[11]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[11]} .single_bit_orig_name {mem/icache/sram_11_din[11]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[11]/Q} .original_name {mem/icache/sram_11_din[11]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[12]} .original_name {{mem/icache/sram_11_din[12]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[12]} .single_bit_orig_name {mem/icache/sram_11_din[12]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[12]/Q} .original_name {mem/icache/sram_11_din[12]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[13]} .original_name {{mem/icache/sram_11_din[13]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[13]} .single_bit_orig_name {mem/icache/sram_11_din[13]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[13]/Q} .original_name {mem/icache/sram_11_din[13]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[14]} .original_name {{mem/icache/sram_11_din[14]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[14]} .single_bit_orig_name {mem/icache/sram_11_din[14]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[14]/Q} .original_name {mem/icache/sram_11_din[14]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[15]} .original_name {{mem/icache/sram_11_din[15]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[15]} .single_bit_orig_name {mem/icache/sram_11_din[15]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[15]/Q} .original_name {mem/icache/sram_11_din[15]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[16]} .original_name {{mem/icache/sram_11_din[16]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[16]} .single_bit_orig_name {mem/icache/sram_11_din[16]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[16]/Q} .original_name {mem/icache/sram_11_din[16]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[17]} .original_name {{mem/icache/sram_11_din[17]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[17]} .single_bit_orig_name {mem/icache/sram_11_din[17]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[17]/Q} .original_name {mem/icache/sram_11_din[17]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[18]} .original_name {{mem/icache/sram_11_din[18]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[18]} .single_bit_orig_name {mem/icache/sram_11_din[18]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[18]/Q} .original_name {mem/icache/sram_11_din[18]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[19]} .original_name {{mem/icache/sram_11_din[19]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[19]} .single_bit_orig_name {mem/icache/sram_11_din[19]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[19]/Q} .original_name {mem/icache/sram_11_din[19]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[20]} .original_name {{mem/icache/sram_11_din[20]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[20]} .single_bit_orig_name {mem/icache/sram_11_din[20]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[20]/Q} .original_name {mem/icache/sram_11_din[20]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[21]} .original_name {{mem/icache/sram_11_din[21]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[21]} .single_bit_orig_name {mem/icache/sram_11_din[21]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[21]/Q} .original_name {mem/icache/sram_11_din[21]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[22]} .original_name {{mem/icache/sram_11_din[22]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[22]} .single_bit_orig_name {mem/icache/sram_11_din[22]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[22]/Q} .original_name {mem/icache/sram_11_din[22]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[23]} .original_name {{mem/icache/sram_11_din[23]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[23]} .single_bit_orig_name {mem/icache/sram_11_din[23]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[23]/Q} .original_name {mem/icache/sram_11_din[23]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[24]} .original_name {{mem/icache/sram_11_din[24]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[24]} .single_bit_orig_name {mem/icache/sram_11_din[24]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[24]/Q} .original_name {mem/icache/sram_11_din[24]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[25]} .original_name {{mem/icache/sram_11_din[25]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[25]} .single_bit_orig_name {mem/icache/sram_11_din[25]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[25]/Q} .original_name {mem/icache/sram_11_din[25]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[26]} .original_name {{mem/icache/sram_11_din[26]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[26]} .single_bit_orig_name {mem/icache/sram_11_din[26]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[26]/Q} .original_name {mem/icache/sram_11_din[26]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[27]} .original_name {{mem/icache/sram_11_din[27]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[27]} .single_bit_orig_name {mem/icache/sram_11_din[27]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[27]/Q} .original_name {mem/icache/sram_11_din[27]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[28]} .original_name {{mem/icache/sram_11_din[28]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[28]} .single_bit_orig_name {mem/icache/sram_11_din[28]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[28]/Q} .original_name {mem/icache/sram_11_din[28]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[29]} .original_name {{mem/icache/sram_11_din[29]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[29]} .single_bit_orig_name {mem/icache/sram_11_din[29]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[29]/Q} .original_name {mem/icache/sram_11_din[29]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[30]} .original_name {{mem/icache/sram_11_din[30]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[30]} .single_bit_orig_name {mem/icache/sram_11_din[30]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[30]/Q} .original_name {mem/icache/sram_11_din[30]/q}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[31]} .original_name {{mem/icache/sram_11_din[31]}}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[31]} .single_bit_orig_name {mem/icache/sram_11_din[31]}
set_db -quiet {inst:riscv_top/mem/icache/sram_11_din_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/sram_11_din_reg[31]/Q} .original_name {mem/icache/sram_11_din[31]/q}
set_db -quiet inst:riscv_top/mem/icache/flush_done_reg .original_name mem/icache/flush_done
set_db -quiet inst:riscv_top/mem/icache/flush_done_reg .orig_hdl_instantiated false
set_db -quiet inst:riscv_top/mem/icache/flush_done_reg .single_bit_orig_name mem/icache/flush_done
set_db -quiet inst:riscv_top/mem/icache/flush_done_reg .gint_phase_inversion false
set_db -quiet pin:riscv_top/mem/icache/flush_done_reg/Q .original_name mem/icache/flush_done/q
set_db -quiet {inst:riscv_top/mem/icache/state_reg[0]} .original_name {{mem/icache/state[0]}}
set_db -quiet {inst:riscv_top/mem/icache/state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/state_reg[0]} .single_bit_orig_name {mem/icache/state[0]}
set_db -quiet {inst:riscv_top/mem/icache/state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/state_reg[0]/Q} .original_name {mem/icache/state[0]/q}
set_db -quiet {inst:riscv_top/mem/icache/state_reg[1]} .original_name {{mem/icache/state[1]}}
set_db -quiet {inst:riscv_top/mem/icache/state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/state_reg[1]} .single_bit_orig_name {mem/icache/state[1]}
set_db -quiet {inst:riscv_top/mem/icache/state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/state_reg[1]/Q} .original_name {mem/icache/state[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/state_reg[2]} .original_name {{mem/icache/state[2]}}
set_db -quiet {inst:riscv_top/mem/icache/state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/state_reg[2]} .single_bit_orig_name {mem/icache/state[2]}
set_db -quiet {inst:riscv_top/mem/icache/state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/state_reg[2]/Q} .original_name {mem/icache/state[2]/q}
set_db -quiet {inst:riscv_top/mem/icache/block_service_reg[1]} .original_name {{mem/icache/block_service[1]}}
set_db -quiet {inst:riscv_top/mem/icache/block_service_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/block_service_reg[1]} .single_bit_orig_name {mem/icache/block_service[1]}
set_db -quiet {inst:riscv_top/mem/icache/block_service_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/block_service_reg[1]/Q} .original_name {mem/icache/block_service[1]/q}
set_db -quiet {inst:riscv_top/mem/icache/block_service_reg[0]} .original_name {{mem/icache/block_service[0]}}
set_db -quiet {inst:riscv_top/mem/icache/block_service_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:riscv_top/mem/icache/block_service_reg[0]} .single_bit_orig_name {mem/icache/block_service[0]}
set_db -quiet {inst:riscv_top/mem/icache/block_service_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:riscv_top/mem/icache/block_service_reg[0]/Q} .original_name {mem/icache/block_service[0]/q}
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 19.15-s090_1
## flowkit v19.10-s018_1
## Written on 00:27:15 12-Jun 2024
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid b88b00a7-2219-4eae-9fe3-d019cf857a69}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}

#############################################################
#####   User Defined Attributes   ###########################

