INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab_3_Part_3/Lab_3_Part_3.srcs/sources_1/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv Sandesara/Desktop/ee316/Labs/Lab_3_Part_3/Lab_3_Part_3.srcs/sim_1/new/tb_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BCD
