;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 100
	SUB @121, 100
	SUB @127, 106
	SUB @127, 106
	SUB 12, @10
	SUB 12, @10
	JMN @12, #200
	JMN @12, #200
	SUB #72, @200
	SUB #72, @200
	SUB @427, 100
	SUB #72, @200
	SUB @127, 106
	SUB 42, @10
	SUB #72, @200
	SUB 10, 6
	ADD #77, 200
	ADD #77, 200
	MOV 0, @0
	SUB 42, @10
	SUB #72, @200
	SUB #72, @200
	SUB 42, @10
	SUB #72, @200
	SUB <0, @2
	MOV 0, @0
	SUB -7, <20
	SUB @13, 0
	ADD #270, <1
	JMN @12, #200
	SUB 10, 6
	SUB 12, @10
	SUB #72, @200
	SUB 12, @10
	SUB @0, @2
	SUB @427, 100
	MOV -7, <-20
	SUB 10, 6
	ADD 210, 30
	CMP -207, <-120
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
	DJN -207, @-120
