#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jun 01 15:41:00 2022
# Process ID: 4768
# Current directory: C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11308 C:\Users\SURFACE\Desktop\GitHub\CPU\CPU_Project\CPU_Project.xpr
# Log file: C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/vivado.log
# Journal file: C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 761.816 ; gain = 116.965
update_compile_order -fileset sources_1
close [ open C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v w ]
add_files C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol RegDst, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:19]
INFO: [VRFC 10-2458] undeclared symbol RegWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:21]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:22]
INFO: [VRFC 10-2458] undeclared symbol MemRead, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
INFO: [VRFC 10-2458] undeclared symbol MemWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:24]
INFO: [VRFC 10-2458] undeclared symbol Branch, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:25]
INFO: [VRFC 10-2458] undeclared symbol wALUOp, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port MemRead on this module [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:15]
ERROR: [VRFC 10-426] cannot find port MemRead on this module [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUop [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wMemtoReg, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:19]
INFO: [VRFC 10-2458] undeclared symbol wMemWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
INFO: [VRFC 10-2458] undeclared symbol wBranch, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:21]
INFO: [VRFC 10-2458] undeclared symbol wJump, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:22]
INFO: [VRFC 10-2458] undeclared symbol wALUSrc, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
INFO: [VRFC 10-2458] undeclared symbol wRegDst, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:24]
INFO: [VRFC 10-2458] undeclared symbol wRegWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:25]
INFO: [VRFC 10-2458] undeclared symbol wALUOp, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 16:43:29 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 877.883 ; gain = 44.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wMemtoReg, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:19]
INFO: [VRFC 10-2458] undeclared symbol wMemWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
INFO: [VRFC 10-2458] undeclared symbol wBranch, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:21]
INFO: [VRFC 10-2458] undeclared symbol wJump, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:22]
INFO: [VRFC 10-2458] undeclared symbol wALUSrc, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
INFO: [VRFC 10-2458] undeclared symbol wRegDst, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:24]
INFO: [VRFC 10-2458] undeclared symbol wRegWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:25]
INFO: [VRFC 10-2458] undeclared symbol wALUOp, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
INFO: [VRFC 10-2458] undeclared symbol wM1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:38]
INFO: [VRFC 10-2458] undeclared symbol wRegData1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:50]
INFO: [VRFC 10-2458] undeclared symbol wRegData2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port sel_input [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:47]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 16:56:42 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wMemtoReg, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:19]
INFO: [VRFC 10-2458] undeclared symbol wMemWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
INFO: [VRFC 10-2458] undeclared symbol wBranch, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:21]
INFO: [VRFC 10-2458] undeclared symbol wJump, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:22]
INFO: [VRFC 10-2458] undeclared symbol wALUSrc, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
INFO: [VRFC 10-2458] undeclared symbol wRegDst, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:24]
INFO: [VRFC 10-2458] undeclared symbol wRegWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:25]
INFO: [VRFC 10-2458] undeclared symbol wALUOp, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
INFO: [VRFC 10-2458] undeclared symbol wALUoperation, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:34]
INFO: [VRFC 10-2458] undeclared symbol wM1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:38]
INFO: [VRFC 10-2458] undeclared symbol wRegData1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:50]
INFO: [VRFC 10-2458] undeclared symbol wRegData2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUcontrol [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:34]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port sel_input [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:47]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 17:05:03 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wMemtoReg, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:19]
INFO: [VRFC 10-2458] undeclared symbol wMemWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
INFO: [VRFC 10-2458] undeclared symbol wBranch, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:21]
INFO: [VRFC 10-2458] undeclared symbol wJump, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:22]
INFO: [VRFC 10-2458] undeclared symbol wALUSrc, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
INFO: [VRFC 10-2458] undeclared symbol wRegDst, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:24]
INFO: [VRFC 10-2458] undeclared symbol wRegWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:25]
INFO: [VRFC 10-2458] undeclared symbol wALUOp, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
INFO: [VRFC 10-2458] undeclared symbol wALUoperation, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:34]
INFO: [VRFC 10-2458] undeclared symbol wM1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:38]
INFO: [VRFC 10-2458] undeclared symbol wRegData1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:50]
INFO: [VRFC 10-2458] undeclared symbol wRegData2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUcontrol [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:34]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 6 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port sel_input [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:47]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 17:08:05 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wMemtoReg, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:19]
INFO: [VRFC 10-2458] undeclared symbol wMemWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
INFO: [VRFC 10-2458] undeclared symbol wBranch, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:21]
INFO: [VRFC 10-2458] undeclared symbol wJump, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:22]
INFO: [VRFC 10-2458] undeclared symbol wALUSrc, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
INFO: [VRFC 10-2458] undeclared symbol wRegDst, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:24]
INFO: [VRFC 10-2458] undeclared symbol wRegWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:25]
INFO: [VRFC 10-2458] undeclared symbol wALUOp, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
INFO: [VRFC 10-2458] undeclared symbol wALUoperation, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:34]
INFO: [VRFC 10-2458] undeclared symbol wM1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:38]
INFO: [VRFC 10-2458] undeclared symbol wRegData1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:50]
INFO: [VRFC 10-2458] undeclared symbol wRegData2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
INFO: [VRFC 10-2458] undeclared symbol wSignExtendOut, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:57]
INFO: [VRFC 10-2458] undeclared symbol wM2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:61]
INFO: [VRFC 10-2458] undeclared symbol wALUresult, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:72]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:73]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:74]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUcontrol [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:34]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:38]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port sel_input [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:47]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:57]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:61]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:66]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:67]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port OpCode [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:72]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 17:23:36 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 877.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wMemtoReg, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
INFO: [VRFC 10-2458] undeclared symbol wMemWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:21]
INFO: [VRFC 10-2458] undeclared symbol wBranch, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:22]
INFO: [VRFC 10-2458] undeclared symbol wJump, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
INFO: [VRFC 10-2458] undeclared symbol wALUSrc, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:24]
INFO: [VRFC 10-2458] undeclared symbol wRegDst, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:25]
INFO: [VRFC 10-2458] undeclared symbol wRegWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
INFO: [VRFC 10-2458] undeclared symbol wALUOp, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wALUoperation, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:35]
INFO: [VRFC 10-2458] undeclared symbol wRegData1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
INFO: [VRFC 10-2458] undeclared symbol wRegData2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:52]
INFO: [VRFC 10-2458] undeclared symbol wSignExtendOut, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:58]
INFO: [VRFC 10-2458] undeclared symbol wM2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:62]
INFO: [VRFC 10-2458] undeclared symbol wALUresult, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:73]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:74]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:75]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:33]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUcontrol [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:35]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:39]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port sel_input [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:62]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:67]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port OpCode [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:69]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:73]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 17:35:16 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 877.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wMemtoReg, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
INFO: [VRFC 10-2458] undeclared symbol wMemWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:21]
INFO: [VRFC 10-2458] undeclared symbol wBranch, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:22]
INFO: [VRFC 10-2458] undeclared symbol wJump, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:23]
INFO: [VRFC 10-2458] undeclared symbol wALUSrc, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:24]
INFO: [VRFC 10-2458] undeclared symbol wRegDst, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:25]
INFO: [VRFC 10-2458] undeclared symbol wRegWrite, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:26]
INFO: [VRFC 10-2458] undeclared symbol wALUOp, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wALUoperation, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:35]
INFO: [VRFC 10-2458] undeclared symbol wRegData1, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
INFO: [VRFC 10-2458] undeclared symbol wRegData2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:52]
INFO: [VRFC 10-2458] undeclared symbol wSignExtendOut, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:58]
INFO: [VRFC 10-2458] undeclared symbol wM2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:62]
INFO: [VRFC 10-2458] undeclared symbol wALUresult, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:73]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:74]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:75]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port ALUOp [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:33]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUcontrol [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:35]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 4 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:39]
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 5 for port sel_input [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:48]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port out2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:58]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:62]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op1 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:67]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:68]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port OpCode [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:69]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:73]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=4)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 17:37:56 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 877.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wSignExtendOut, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:62]
INFO: [VRFC 10-2458] undeclared symbol wM2, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:66]
INFO: [VRFC 10-2458] undeclared symbol wALUresult, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:77]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:78]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:79]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:62]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port OUT [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:66]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op2 [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:72]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:77]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 17:49:06 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 877.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wSignExtendOut, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:63]
INFO: [VRFC 10-2458] undeclared symbol wALUresult, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:78]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:79]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:80]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:63]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port B [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:67]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:78]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 17:51:42 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 877.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wALUresult, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:79]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:80]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:81]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:79]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 17:53:36 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 877.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 877.883 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wALUresult, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:81]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:82]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:81]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:99]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:07:06 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 881.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 881.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wALUresult, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:81]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:82]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:81]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:91]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:99]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:15:07 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 881.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 881.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:16:51 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 881.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 881.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 26 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:28:53 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 881.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 881.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 26 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:30:31 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 884.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 884.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 26 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:32:10 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 885.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 885.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 26 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:34:25 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 885.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 885.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 33 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:40:37 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 885.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 885.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 33 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:45:20 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 885.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 885.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 33 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:48:49 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 899.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 899.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 33 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:50:38 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 899.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 899.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 33 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:55:02 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 899.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 899.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 33 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:56:18 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 899.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 899.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:83]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:84]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx_Vivado/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:21]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:22]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 33 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.mux_2x1(width=5)
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 01 18:57:25 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 899.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SURFACE/Desktop/GitHub/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 899.602 ; gain = 0.000
