

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Mon Oct  4 12:42:16 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.610 us|  0.610 us|   62|   62|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 7 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_TDL, i32 %shift_reg_2, i32 %shift_reg_1, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14, i32 %shift_reg_15, i32 %shift_reg_16, i32 %shift_reg_0"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_TDL, i32 %shift_reg_2, i32 %shift_reg_1, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14, i32 %shift_reg_15, i32 %shift_reg_16, i32 %shift_reg_0"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 10 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %x_read, i32 0" [fir.cpp:29]   --->   Operation 11 'store' 'store_ln29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_MAC, i32 %acc_loc, i32 %fir_int_int_c_1, i32 %fir_int_int_c_2, i32 %fir_int_int_c_3, i32 %fir_int_int_c_4, i32 %fir_int_int_c_5, i32 %fir_int_int_c_6, i32 %fir_int_int_c_7, i32 %fir_int_int_c_0, i32 %shift_reg_2, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14, i32 %shift_reg_15, i32 %shift_reg_16, i32 %shift_reg_0, i32 %shift_reg_1"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fir_Pipeline_MAC, i32 %acc_loc, i32 %fir_int_int_c_1, i32 %fir_int_int_c_2, i32 %fir_int_int_c_3, i32 %fir_int_int_c_4, i32 %fir_int_int_c_5, i32 %fir_int_int_c_6, i32 %fir_int_int_c_7, i32 %fir_int_int_c_0, i32 %shift_reg_2, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14, i32 %shift_reg_15, i32 %shift_reg_16, i32 %shift_reg_0, i32 %shift_reg_1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 19 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_loc_load" [fir.cpp:38]   --->   Operation 20 'write' 'write_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [fir.cpp:39]   --->   Operation 21 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.32ns
The critical path consists of the following:
	wire read operation ('x') on port 'x' [28]  (0 ns)
	'store' operation ('store_ln29', fir.cpp:29) of variable 'x' on array 'shift_reg_0' [36]  (2.32 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
