Timing Analyzer report for ozy_eval
Fri Sep 29 12:34:41 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'SCK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                             ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                             ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.587 ns                         ; FLAGB                                                                                                                            ; FD[15]~reg0                     ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.651 ns                        ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1                           ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.134 ns                        ; FLAGB                                                                                                                            ; GPIO6                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.017 ns                        ; DA[0]                                                                                                                            ; ADC[0]                          ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 121.34 MHz ( period = 8.241 ns ) ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[15]~reg0                     ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 140.41 MHz ( period = 7.122 ns ) ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][43] ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Clock Setup: 'SCK'           ; N/A   ; None          ; 172.06 MHz ( period = 5.812 ns ) ; SPI_REGS:spi_regs|BitCounter[23]                                                                                                 ; SPI_REGS:spi_regs|sdata[29]     ; SCK        ; SCK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; N/A   ; None          ; 306.00 MHz ( period = 3.268 ns ) ; SPI_REGS:spi_regs|CS_ph1                                                                                                         ; RegisterX:optionreg|OUT[29]     ; FX2_CLK    ; FX2_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                  ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ncb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_ncb1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SCK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.024 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.024 ns                ;
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.024 ns                ;
; N/A                                     ; 122.67 MHz ( period = 8.152 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 122.67 MHz ( period = 8.152 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 122.67 MHz ( period = 8.152 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 123.49 MHz ( period = 8.098 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.881 ns                ;
; N/A                                     ; 123.49 MHz ( period = 8.098 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.881 ns                ;
; N/A                                     ; 123.49 MHz ( period = 8.098 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.881 ns                ;
; N/A                                     ; 125.38 MHz ( period = 7.976 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 125.38 MHz ( period = 7.976 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 125.38 MHz ( period = 7.976 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 128.75 MHz ( period = 7.767 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 128.88 MHz ( period = 7.759 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.88 MHz ( period = 7.759 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.88 MHz ( period = 7.759 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.541 ns                ;
; N/A                                     ; 128.95 MHz ( period = 7.755 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.520 ns                ;
; N/A                                     ; 128.95 MHz ( period = 7.755 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.520 ns                ;
; N/A                                     ; 128.95 MHz ( period = 7.755 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.520 ns                ;
; N/A                                     ; 129.20 MHz ( period = 7.740 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 129.20 MHz ( period = 7.740 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 129.20 MHz ( period = 7.740 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.435 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.435 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.435 ns                ;
; N/A                                     ; 130.50 MHz ( period = 7.663 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; 130.50 MHz ( period = 7.663 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; 130.50 MHz ( period = 7.663 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.446 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.422 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.422 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.422 ns                ;
; N/A                                     ; 133.21 MHz ( period = 7.507 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.278 ns                ;
; N/A                                     ; 133.21 MHz ( period = 7.507 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.278 ns                ;
; N/A                                     ; 133.21 MHz ( period = 7.507 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.278 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.192 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.192 ns                ;
; N/A                                     ; 134.95 MHz ( period = 7.410 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.192 ns                ;
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 135.91 MHz ( period = 7.358 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.122 ns                ;
; N/A                                     ; 138.10 MHz ( period = 7.241 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 138.10 MHz ( period = 7.241 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 138.10 MHz ( period = 7.241 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 140.75 MHz ( period = 7.105 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 142.19 MHz ( period = 7.033 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.761 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.29 MHz ( period = 6.979 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.736 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.41 MHz ( period = 6.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.629 ns                ;
; N/A                                     ; 145.45 MHz ( period = 6.875 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; FD[13]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.657 ns                ;
; N/A                                     ; 145.45 MHz ( period = 6.875 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.657 ns                ;
; N/A                                     ; 145.45 MHz ( period = 6.875 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.657 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.71 MHz ( period = 6.863 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.614 ns                ;
; N/A                                     ; 146.69 MHz ( period = 6.817 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.573 ns                ;
; N/A                                     ; 146.74 MHz ( period = 6.815 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.574 ns                ;
; N/A                                     ; 147.12 MHz ( period = 6.797 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.558 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.559 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.61 MHz ( period = 6.729 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.486 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.512 ns                ;
; N/A                                     ; 148.70 MHz ( period = 6.725 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.465 ns                ;
; N/A                                     ; 149.14 MHz ( period = 6.705 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.466 ns                ;
; N/A                                     ; 149.39 MHz ( period = 6.694 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.39 MHz ( period = 6.694 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.53 MHz ( period = 6.643 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[0]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[1]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[2]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[3]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[4]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[5]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[6]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[7]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[8]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[12]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 150.69 MHz ( period = 6.636 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[9]~reg0                                                                                                                        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 150.69 MHz ( period = 6.636 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[10]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 150.69 MHz ( period = 6.636 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[11]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.375 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 140.41 MHz ( period = 7.122 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.703 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.623 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 145.31 MHz ( period = 6.882 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.463 ns                ;
; N/A                                     ; 147.02 MHz ( period = 6.802 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.383 ns                ;
; N/A                                     ; 148.72 MHz ( period = 6.724 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.538 ns                ;
; N/A                                     ; 148.77 MHz ( period = 6.722 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.303 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.457 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.458 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; cic_decim:cic_q|differentiator[2][0]                                                                                             ; cic_decim:cic_q|pipeline[2][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.682 ns                ;
; N/A                                     ; 151.65 MHz ( period = 6.594 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.377 ns                ;
; N/A                                     ; 152.35 MHz ( period = 6.564 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.378 ns                ;
; N/A                                     ; 152.72 MHz ( period = 6.548 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][37]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.129 ns                ;
; N/A                                     ; 153.12 MHz ( period = 6.531 ns )                    ; cic_decim:cic_q|differentiator[2][0]                                                                                             ; cic_decim:cic_q|pipeline[2][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 153.52 MHz ( period = 6.514 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 154.01 MHz ( period = 6.493 ns )                    ; cic_decim:cic_i|differentiator[0][2]                                                                                             ; cic_decim:cic_i|pipeline[0][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.298 ns                ;
; N/A                                     ; 154.61 MHz ( period = 6.468 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][36]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.049 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; cic_decim:cic_q|differentiator[2][0]                                                                                             ; cic_decim:cic_q|pipeline[2][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 155.18 MHz ( period = 6.444 ns )                    ; cic_decim:cic_q|pipeline[0][0]                                                                                                   ; cic_decim:cic_q|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.101 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; cic_decim:cic_q|pipeline[0][1]                                                                                                   ; cic_decim:cic_q|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 155.93 MHz ( period = 6.413 ns )                    ; cic_decim:cic_i|differentiator[0][2]                                                                                             ; cic_decim:cic_i|pipeline[0][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.167 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.218 ns                ;
; N/A                                     ; 156.54 MHz ( period = 6.388 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][35]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 156.64 MHz ( period = 6.384 ns )                    ; cic_decim:cic_q|differentiator[1][0]                                                                                             ; cic_decim:cic_q|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.041 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; cic_decim:cic_q|differentiator[2][0]                                                                                             ; cic_decim:cic_q|pipeline[2][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; cic_decim:cic_q|pipeline[0][0]                                                                                                   ; cic_decim:cic_q|pipeline[1][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.021 ns                ;
; N/A                                     ; 157.38 MHz ( period = 6.354 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.137 ns                ;
; N/A                                     ; 157.43 MHz ( period = 6.352 ns )                    ; cic_decim:cic_q|pipeline[0][1]                                                                                                   ; cic_decim:cic_q|pipeline[1][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 157.68 MHz ( period = 6.342 ns )                    ; cic_decim:cic_i|pipeline[1][0]                                                                                                   ; cic_decim:cic_i|pipeline[2][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.147 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[1][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 157.90 MHz ( period = 6.333 ns )                    ; cic_decim:cic_i|differentiator[0][2]                                                                                             ; cic_decim:cic_i|pipeline[0][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.087 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 158.53 MHz ( period = 6.308 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][34]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.889 ns                ;
; N/A                                     ; 158.63 MHz ( period = 6.304 ns )                    ; cic_decim:cic_q|differentiator[1][0]                                                                                             ; cic_decim:cic_q|pipeline[1][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.961 ns                ;
; N/A                                     ; 158.96 MHz ( period = 6.291 ns )                    ; cic_decim:cic_q|differentiator[2][0]                                                                                             ; cic_decim:cic_q|pipeline[2][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.362 ns                ;
; N/A                                     ; 159.13 MHz ( period = 6.284 ns )                    ; cic_decim:cic_q|pipeline[0][0]                                                                                                   ; cic_decim:cic_q|pipeline[1][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 159.39 MHz ( period = 6.274 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.057 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; cic_decim:cic_q|pipeline[0][1]                                                                                                   ; cic_decim:cic_q|pipeline[1][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; cic_decim:cic_i|pipeline[1][0]                                                                                                   ; cic_decim:cic_i|pipeline[2][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.067 ns                ;
; N/A                                     ; 159.77 MHz ( period = 6.259 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[1][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.823 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; cic_decim:cic_q|integrator[0][3]                                                                                                 ; cic_decim:cic_q|integrator[1][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 159.92 MHz ( period = 6.253 ns )                    ; cic_decim:cic_i|differentiator[0][2]                                                                                             ; cic_decim:cic_i|pipeline[0][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 160.31 MHz ( period = 6.238 ns )                    ; cic_decim:cic_q|integrator[2][0]                                                                                                 ; cic_decim:cic_q|integrator[3][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][33]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.809 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; cic_decim:cic_q|differentiator[1][0]                                                                                             ; cic_decim:cic_q|pipeline[1][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; cic_decim:cic_q|differentiator[2][0]                                                                                             ; cic_decim:cic_q|pipeline[2][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 161.11 MHz ( period = 6.207 ns )                    ; cic_decim:cic_q|integrator[0][1]                                                                                                 ; cic_decim:cic_q|integrator[1][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.771 ns                ;
; N/A                                     ; 161.19 MHz ( period = 6.204 ns )                    ; cic_decim:cic_q|pipeline[0][0]                                                                                                   ; cic_decim:cic_q|pipeline[1][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 161.21 MHz ( period = 6.203 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.783 ns                ;
; N/A                                     ; 161.50 MHz ( period = 6.192 ns )                    ; cic_decim:cic_q|pipeline[0][1]                                                                                                   ; cic_decim:cic_q|pipeline[1][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.088 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; cic_decim:cic_i|pipeline[1][0]                                                                                                   ; cic_decim:cic_i|pipeline[2][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; cic_decim:cic_i|sampler[11]                                                                                                      ; cic_decim:cic_i|pipeline[0][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 161.84 MHz ( period = 6.179 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[1][41]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; cic_decim:cic_q|integrator[0][3]                                                                                                 ; cic_decim:cic_q|integrator[1][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 162.00 MHz ( period = 6.173 ns )                    ; cic_decim:cic_i|differentiator[0][2]                                                                                             ; cic_decim:cic_i|pipeline[0][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 162.00 MHz ( period = 6.173 ns )                    ; cic_decim:cic_q|integrator[0][4]                                                                                                 ; cic_decim:cic_q|integrator[1][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; cic_decim:cic_q|integrator[2][0]                                                                                                 ; cic_decim:cic_q|integrator[3][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                             ; cordic:rx_cordic|Istage0[16]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 162.60 MHz ( period = 6.150 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][37]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.964 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][32]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.729 ns                ;
; N/A                                     ; 162.76 MHz ( period = 6.144 ns )                    ; cic_decim:cic_q|differentiator[1][0]                                                                                             ; cic_decim:cic_q|pipeline[1][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 163.13 MHz ( period = 6.130 ns )                    ; cic_decim:cic_q|integrator[0][2]                                                                                                 ; cic_decim:cic_q|integrator[1][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.694 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; cic_decim:cic_q|integrator[0][1]                                                                                                 ; cic_decim:cic_q|integrator[1][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; cic_decim:cic_q|pipeline[0][0]                                                                                                   ; cic_decim:cic_q|pipeline[1][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.781 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][21]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.036 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][20]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.036 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][19]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.036 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.703 ns                ;
; N/A                                     ; 163.56 MHz ( period = 6.114 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 163.61 MHz ( period = 6.112 ns )                    ; cic_decim:cic_q|pipeline[0][1]                                                                                                   ; cic_decim:cic_q|pipeline[1][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 163.61 MHz ( period = 6.112 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][21]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.024 ns                ;
; N/A                                     ; 163.61 MHz ( period = 6.112 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][20]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.024 ns                ;
; N/A                                     ; 163.61 MHz ( period = 6.112 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][19]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.024 ns                ;
; N/A                                     ; 163.75 MHz ( period = 6.107 ns )                    ; cic_decim:cic_q|integrator[2][1]                                                                                                 ; cic_decim:cic_q|integrator[3][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.715 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; cic_decim:cic_i|pipeline[1][0]                                                                                                   ; cic_decim:cic_i|pipeline[2][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.907 ns                ;
; N/A                                     ; 163.91 MHz ( period = 6.101 ns )                    ; cic_decim:cic_i|differentiator[1][0]                                                                                             ; cic_decim:cic_i|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 163.91 MHz ( period = 6.101 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[0][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][37]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.883 ns                ;
; N/A                                     ; 163.96 MHz ( period = 6.099 ns )                    ; cic_decim:cic_i|sampler[11]                                                                                                      ; cic_decim:cic_i|pipeline[0][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.446 ns                ;
; N/A                                     ; 163.96 MHz ( period = 6.099 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[1][40]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; cic_decim:cic_i|sampler[12]                                                                                                      ; cic_decim:cic_i|pipeline[0][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.444 ns                ;
; N/A                                     ; 164.04 MHz ( period = 6.096 ns )                    ; cic_decim:cic_i|pipeline[0][3]                                                                                                   ; cic_decim:cic_i|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.849 ns                ;
; N/A                                     ; 164.10 MHz ( period = 6.094 ns )                    ; cic_decim:cic_q|integrator[0][3]                                                                                                 ; cic_decim:cic_q|integrator[1][41]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.658 ns                ;
; N/A                                     ; 164.12 MHz ( period = 6.093 ns )                    ; cic_decim:cic_i|differentiator[0][2]                                                                                             ; cic_decim:cic_i|pipeline[0][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.847 ns                ;
; N/A                                     ; 164.12 MHz ( period = 6.093 ns )                    ; cic_decim:cic_q|integrator[0][4]                                                                                                 ; cic_decim:cic_q|integrator[1][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 164.53 MHz ( period = 6.078 ns )                    ; cic_decim:cic_q|integrator[2][0]                                                                                                 ; cic_decim:cic_q|integrator[3][41]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; cic_decim:cic_q|integrator[2][2]                                                                                                 ; cic_decim:cic_q|integrator[3][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.682 ns                ;
; N/A                                     ; 164.74 MHz ( period = 6.070 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][36]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.884 ns                ;
; N/A                                     ; 164.80 MHz ( period = 6.068 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][31]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.649 ns                ;
; N/A                                     ; 164.85 MHz ( period = 6.066 ns )                    ; cic_decim:cic_q|pipeline[1][6]                                                                                                   ; cic_decim:cic_q|pipeline[2][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.303 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; cic_decim:cic_q|differentiator[0][1]                                                                                             ; cic_decim:cic_q|pipeline[0][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 164.91 MHz ( period = 6.064 ns )                    ; cic_decim:cic_q|differentiator[1][0]                                                                                             ; cic_decim:cic_q|pipeline[1][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; cic_decim:cic_i|pipeline[0][0]                                                                                                   ; cic_decim:cic_i|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 165.29 MHz ( period = 6.050 ns )                    ; cic_decim:cic_q|integrator[0][2]                                                                                                 ; cic_decim:cic_q|integrator[1][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.614 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                             ; cic_decim:cic_q|integrator[0][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; cic_decim:cic_q|integrator[0][1]                                                                                                 ; cic_decim:cic_q|integrator[1][41]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.611 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; cic_decim:cic_q|pipeline[0][0]                                                                                                   ; cic_decim:cic_q|pipeline[1][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.701 ns                ;
; N/A                                     ; 165.48 MHz ( period = 6.043 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.623 ns                ;
; N/A                                     ; 165.48 MHz ( period = 6.043 ns )                    ; cic_decim:cic_q|pipeline[0][2]                                                                                                   ; cic_decim:cic_q|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; cic_decim:cic_i|differentiator[3][6]                                                                                             ; cic_decim:cic_i|pipeline[3][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; cic_decim:cic_q|differentiator[2][0]                                                                                             ; cic_decim:cic_q|pipeline[2][37]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.108 ns                ;
; N/A                                     ; 165.73 MHz ( period = 6.034 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 165.78 MHz ( period = 6.032 ns )                    ; cic_decim:cic_q|pipeline[0][1]                                                                                                   ; cic_decim:cic_q|pipeline[1][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; cic_decim:cic_q|sampler[1]                                                                                                       ; cic_decim:cic_q|pipeline[0][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                             ; cic_decim:cic_q|integrator[0][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.731 ns                ;
; N/A                                     ; 165.92 MHz ( period = 6.027 ns )                    ; cic_decim:cic_q|integrator[2][1]                                                                                                 ; cic_decim:cic_q|integrator[3][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 165.98 MHz ( period = 6.025 ns )                    ; cic_decim:cic_q|sampler[2]                                                                                                       ; cic_decim:cic_q|pipeline[0][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.914 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; cic_decim:cic_i|pipeline[1][0]                                                                                                   ; cic_decim:cic_i|pipeline[2][39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.827 ns                ;
; N/A                                     ; 166.06 MHz ( period = 6.022 ns )                    ; cic_decim:cic_i|pipeline[1][1]                                                                                                   ; cic_decim:cic_i|pipeline[2][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 166.09 MHz ( period = 6.021 ns )                    ; cic_decim:cic_i|differentiator[1][0]                                                                                             ; cic_decim:cic_i|pipeline[1][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.772 ns                ;
; N/A                                     ; 166.09 MHz ( period = 6.021 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[0][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.438 ns                ;
; N/A                                     ; 166.11 MHz ( period = 6.020 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][36]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.803 ns                ;
; N/A                                     ; 166.14 MHz ( period = 6.019 ns )                    ; cic_decim:cic_i|sampler[11]                                                                                                      ; cic_decim:cic_i|pipeline[0][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 166.14 MHz ( period = 6.019 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[1][39]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 166.20 MHz ( period = 6.017 ns )                    ; cic_decim:cic_i|sampler[12]                                                                                                      ; cic_decim:cic_i|pipeline[0][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 166.22 MHz ( period = 6.016 ns )                    ; cic_decim:cic_i|pipeline[0][3]                                                                                                   ; cic_decim:cic_i|pipeline[1][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.28 MHz ( period = 6.014 ns )                    ; cic_decim:cic_q|integrator[0][3]                                                                                                 ; cic_decim:cic_q|integrator[1][40]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 166.31 MHz ( period = 6.013 ns )                    ; cic_decim:cic_q|integrator[0][4]                                                                                                 ; cic_decim:cic_q|integrator[1][41]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; cic_decim:cic_i|differentiator[3][9]                                                                                             ; cic_decim:cic_i|pipeline[3][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[30]                                                                             ; cordic:rx_cordic|Istage0[16]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.266 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][18]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][17]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][16]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][15]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][14]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][13]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; cic_decim:cic_i|differentiator[3][12]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 166.72 MHz ( period = 5.998 ns )                    ; cic_decim:cic_q|integrator[2][0]                                                                                                 ; cic_decim:cic_q|integrator[3][40]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.606 ns                ;
; N/A                                     ; 166.75 MHz ( period = 5.997 ns )                    ; cic_decim:cic_i|pipeline[0][1]                                                                                                   ; cic_decim:cic_i|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; cic_decim:cic_q|integrator[2][2]                                                                                                 ; cic_decim:cic_q|integrator[3][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.602 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][18]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][17]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][16]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][15]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][14]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][13]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; cic_decim:cic_i|differentiator[3][12]                                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 166.94 MHz ( period = 5.990 ns )                    ; cic_decim:cic_q|differentiator[2][3]                                                                                             ; cic_decim:cic_q|pipeline[2][35]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.804 ns                ;
; N/A                                     ; 167.00 MHz ( period = 5.988 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][30]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 167.06 MHz ( period = 5.986 ns )                    ; cic_decim:cic_q|pipeline[1][6]                                                                                                   ; cic_decim:cic_q|pipeline[2][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; cic_decim:cic_q|differentiator[0][1]                                                                                             ; cic_decim:cic_q|pipeline[0][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.676 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; cic_decim:cic_q|sampler[11]                                                                                                      ; cic_decim:cic_q|pipeline[0][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.481 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; cic_decim:cic_q|integrator[0][1]                                                                                                 ; cic_decim:cic_q|integrator[0][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; cic_decim:cic_q|differentiator[1][0]                                                                                             ; cic_decim:cic_q|pipeline[1][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.641 ns                ;
; N/A                                     ; 167.20 MHz ( period = 5.981 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                             ; cordic:rx_cordic|Istage0[15]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.238 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; cic_decim:cic_i|pipeline[0][0]                                                                                                   ; cic_decim:cic_i|pipeline[1][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.731 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; cic_decim:cic_q|integrator[0][2]                                                                                                 ; cic_decim:cic_q|integrator[1][41]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 167.53 MHz ( period = 5.969 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[1]                                                                             ; cic_decim:cic_q|integrator[0][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a3~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 167.59 MHz ( period = 5.967 ns )                    ; cic_decim:cic_q|integrator[0][1]                                                                                                 ; cic_decim:cic_q|integrator[1][40]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.531 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.543 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; cic_decim:cic_q|pipeline[0][2]                                                                                                   ; cic_decim:cic_q|pipeline[1][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.859 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; cic_decim:cic_i|differentiator[3][10]                                                                                            ; cic_decim:cic_i|pipeline[3][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.510 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; cic_decim:cic_i|differentiator[3][6]                                                                                             ; cic_decim:cic_i|pipeline[3][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.889 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; cic_decim:cic_i|differentiator[1][1]                                                                                             ; cic_decim:cic_i|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; cic_decim:cic_q|differentiator[2][0]                                                                                             ; cic_decim:cic_q|pipeline[2][36]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 167.95 MHz ( period = 5.954 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.715 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; cic_decim:cic_q|sampler[1]                                                                                                       ; cic_decim:cic_q|pipeline[0][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.642 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; cic_decim:cic_q|sampler[7]                                                                                                       ; cic_decim:cic_q|pipeline[0][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.781 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; cic_decim:cic_q|counter[5]                                                                                                       ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; cic_decim:cic_q|pipeline[0][6]                                                                                                   ; cic_decim:cic_q|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 168.10 MHz ( period = 5.949 ns )                    ; cic_decim:cic_i|differentiator[2][0]                                                                                             ; cic_decim:cic_i|pipeline[2][29]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.408 ns                ;
; N/A                                     ; 168.12 MHz ( period = 5.948 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[2]                                                                             ; cic_decim:cic_q|integrator[0][42]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 168.15 MHz ( period = 5.947 ns )                    ; cic_decim:cic_q|integrator[2][1]                                                                                                 ; cic_decim:cic_q|integrator[3][41]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 168.15 MHz ( period = 5.947 ns )                    ; cic_decim:cic_q|integrator[0][5]                                                                                                 ; cic_decim:cic_q|integrator[1][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.511 ns                ;
; N/A                                     ; 168.18 MHz ( period = 5.946 ns )                    ; cic_decim:cic_q|differentiator[1][1]                                                                                             ; cic_decim:cic_q|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.736 ns                ;
; N/A                                     ; 168.21 MHz ( period = 5.945 ns )                    ; cic_decim:cic_q|sampler[2]                                                                                                       ; cic_decim:cic_q|pipeline[0][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 168.27 MHz ( period = 5.943 ns )                    ; cic_decim:cic_q|integrator[2][3]                                                                                                 ; cic_decim:cic_q|integrator[3][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; cic_decim:cic_i|pipeline[1][1]                                                                                                   ; cic_decim:cic_i|pipeline[2][42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.682 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; cic_decim:cic_i|pipeline[1][0]                                                                                                   ; cic_decim:cic_i|pipeline[2][38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 168.32 MHz ( period = 5.941 ns )                    ; cic_decim:cic_i|differentiator[1][0]                                                                                             ; cic_decim:cic_i|pipeline[1][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.692 ns                ;
; N/A                                     ; 168.32 MHz ( period = 5.941 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[0][41]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.358 ns                ;
; N/A                                     ; 168.35 MHz ( period = 5.940 ns )                    ; cic_decim:cic_i|pipeline[2][0]                                                                                                   ; cic_decim:cic_i|pipeline[3][35]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 168.38 MHz ( period = 5.939 ns )                    ; cic_decim:cic_i|sampler[11]                                                                                                      ; cic_decim:cic_i|pipeline[0][40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 168.38 MHz ( period = 5.939 ns )                    ; cic_decim:cic_q|integrator[0][0]                                                                                                 ; cic_decim:cic_q|integrator[1][38]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.503 ns                ;
; N/A                                     ; 168.41 MHz ( period = 5.938 ns )                    ; cic_decim:cic_q|counter[6]                                                                                                       ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.642 ns                ;
; N/A                                     ; 168.44 MHz ( period = 5.937 ns )                    ; cic_decim:cic_i|sampler[12]                                                                                                      ; cic_decim:cic_i|pipeline[0][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; cic_decim:cic_i|pipeline[0][3]                                                                                                   ; cic_decim:cic_i|pipeline[1][41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[3]                                                                             ; cic_decim:cic_q|integrator[0][43]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.639 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; cic_decim:cic_q|pipeline[0][3]                                                                                                   ; cic_decim:cic_q|pipeline[1][43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; cic_decim:cic_q|integrator[0][3]                                                                                                 ; cic_decim:cic_q|integrator[1][39]                                                                                                                         ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.498 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 306.00 MHz ( period = 3.268 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.037 ns                ;
; N/A   ; 306.00 MHz ( period = 3.268 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.037 ns                ;
; N/A   ; 306.00 MHz ( period = 3.268 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.037 ns                ;
; N/A   ; 306.00 MHz ( period = 3.268 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.037 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 327.98 MHz ( period = 3.049 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.818 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.815 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.815 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.815 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.815 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.815 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.815 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 329.27 MHz ( period = 3.037 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.804 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 335.46 MHz ( period = 2.981 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.742 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.630 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.616 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.557 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; 358.81 MHz ( period = 2.787 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.554 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2     ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.006 ns                ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCK'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 174.19 MHz ( period = 5.741 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.354 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 177.49 MHz ( period = 5.634 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 179.40 MHz ( period = 5.574 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.187 ns                ;
; N/A                                     ; 180.05 MHz ( period = 5.554 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.035 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.88 MHz ( period = 5.468 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 182.95 MHz ( period = 5.466 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.35 MHz ( period = 5.454 ns )                    ; SPI_REGS:spi_regs|BitCounter[6]  ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.308 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 4.996 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.20 MHz ( period = 5.429 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; SPI_REGS:spi_regs|BitCounter[13] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.041 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[15] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[7]  ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.279 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[4]  ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.02 MHz ( period = 5.347 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.186 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 187.93 MHz ( period = 5.321 ns )                    ; SPI_REGS:spi_regs|BitCounter[25] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.18 MHz ( period = 5.314 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 188.47 MHz ( period = 5.306 ns )                    ; SPI_REGS:spi_regs|BitCounter[9]  ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.139 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.139 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; SPI_REGS:spi_regs|BitCounter[20] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.139 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 9.587 ns   ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 9.587 ns   ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 9.587 ns   ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 8.468 ns   ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.765 ns   ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 7.527 ns   ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A   ; None         ; 6.099 ns   ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A   ; None         ; 4.697 ns   ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A   ; None         ; 4.522 ns   ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.315 ns   ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.308 ns   ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.122 ns   ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A   ; None         ; 4.037 ns   ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.994 ns   ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.984 ns   ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.937 ns   ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.871 ns   ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A   ; None         ; 3.790 ns   ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.786 ns   ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.655 ns   ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.649 ns   ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.635 ns   ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.622 ns   ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.485 ns   ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.437 ns   ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.265 ns   ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
+-------+--------------+------------+--------+----------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 12.651 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.237 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.162 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.024 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.883 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.780 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.771 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.767 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.712 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.566 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.477 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.387 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.365 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.287 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.185 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.165 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.159 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.148 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.118 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.025 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.975 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.931 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.879 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.870 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.851 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.819 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.759 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.731 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.697 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.688 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.638 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.632 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.562 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.538 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.518 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.513 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.448 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.434 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.428 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.420 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.338 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.338 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.249 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.195 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.140 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.119 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.073 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.006 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.955 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.945 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.864 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.856 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.852 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.837 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.798 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.783 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.767 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.760 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.736 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.695 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.604 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.590 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.507 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.467 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.455 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.422 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.338 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.294 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.202 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.134 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.102 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.087 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.038 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.981 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.972 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.862 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.730 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.511 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.258 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.045 ns   ; SPI_REGS:spi_regs|sdata[31]                                                                                                      ; SO     ; SCK        ;
; N/A   ; None         ; 8.016 ns   ; FD[14]~reg0                                                                                                                      ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 7.863 ns   ; FD[13]~reg0                                                                                                                      ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 7.786 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 7.781 ns   ; SPI_REGS:spi_regs|sRd                                                                                                            ; SO     ; SCK        ;
; N/A   ; None         ; 7.531 ns   ; WRITE_FX2FIFO                                                                                                                    ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 7.471 ns   ; FD[15]~reg0                                                                                                                      ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 7.359 ns   ; FD[3]~reg0                                                                                                                       ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 7.338 ns   ; FD[2]~reg0                                                                                                                       ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 7.325 ns   ; FD[5]~reg0                                                                                                                       ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 7.310 ns   ; FD[9]~reg0                                                                                                                       ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 7.309 ns   ; FD[0]~reg0                                                                                                                       ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 7.304 ns   ; FD[4]~reg0                                                                                                                       ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 7.301 ns   ; FD[8]~reg0                                                                                                                       ; FD[8]  ; IFCLK      ;
; N/A   ; None         ; 7.286 ns   ; FD[1]~reg0                                                                                                                       ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 7.285 ns   ; FD[12]~reg0                                                                                                                      ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 7.285 ns   ; FD[11]~reg0                                                                                                                      ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 7.115 ns   ; FD[10]~reg0                                                                                                                      ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 7.026 ns   ; FD[7]~reg0                                                                                                                       ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 7.026 ns   ; FD[6]~reg0                                                                                                                       ; FD[6]  ; IFCLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 11.134 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.942 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.866 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -3.017 ns ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.189 ns ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.237 ns ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.374 ns ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.387 ns ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.401 ns ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.407 ns ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.538 ns ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.542 ns ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.623 ns ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A           ; None        ; -3.689 ns ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.736 ns ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.746 ns ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.789 ns ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.874 ns ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A           ; None        ; -4.060 ns ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A           ; None        ; -4.067 ns ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A           ; None        ; -4.274 ns ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.449 ns ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A           ; None        ; -5.851 ns ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A           ; None        ; -7.279 ns ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A           ; None        ; -7.517 ns ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -8.220 ns ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -9.339 ns ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A           ; None        ; -9.339 ns ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -9.339 ns ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_ncb1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ncb1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Sep 29 12:34:36 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
    Info: Assuming node "SCK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 121.34 MHz between source register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]" and destination register "FD[13]~reg0" (period= 8.241 ns)
    Info: + Longest register to register delay is 8.024 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y6_N9; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]'
        Info: 2: + IC(0.968 ns) + CELL(0.545 ns) = 1.513 ns; Loc. = LCCOMB_X20_Y3_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70'
        Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.985 ns; Loc. = LCCOMB_X20_Y3_N22; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71'
        Info: 4: + IC(0.304 ns) + CELL(0.491 ns) = 2.780 ns; Loc. = LCCOMB_X20_Y3_N30; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(1.140 ns) + CELL(0.178 ns) = 4.098 ns; Loc. = LCCOMB_X14_Y3_N30; Fanout = 2; COMB Node = 'FD[11]~575'
        Info: 6: + IC(1.570 ns) + CELL(0.178 ns) = 5.846 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 16; COMB Node = 'FD[11]~576'
        Info: 7: + IC(1.420 ns) + CELL(0.758 ns) = 8.024 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 1; REG Node = 'FD[13]~reg0'
        Info: Total cell delay = 2.328 ns ( 29.01 % )
        Info: Total interconnect delay = 5.696 ns ( 70.99 % )
    Info: - Smallest clock skew is 0.022 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.562 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 1; REG Node = 'FD[13]~reg0'
            Info: Total cell delay = 1.658 ns ( 64.72 % )
            Info: Total interconnect delay = 0.904 ns ( 35.28 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.540 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.752 ns) + CELL(0.602 ns) = 2.540 ns; Loc. = LCFF_X19_Y6_N9; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]'
            Info: Total cell delay = 1.658 ns ( 65.28 % )
            Info: Total interconnect delay = 0.882 ns ( 34.72 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "ENC_CLK" has Internal fmax of 140.41 MHz between source register "cic_decim:cic_i|differentiator[2][0]" and destination register "cic_decim:cic_i|pipeline[2][43]" (period= 7.122 ns)
    Info: + Longest register to register delay is 6.703 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'cic_decim:cic_i|differentiator[2][0]'
        Info: 2: + IC(1.828 ns) + CELL(0.517 ns) = 2.345 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][0]~1871'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.425 ns; Loc. = LCCOMB_X14_Y11_N6; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][1]~1872'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.505 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][2]~1873'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.585 ns; Loc. = LCCOMB_X14_Y11_N10; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][3]~1874'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.665 ns; Loc. = LCCOMB_X14_Y11_N12; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][4]~1875'
        Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 2.839 ns; Loc. = LCCOMB_X14_Y11_N14; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][5]~1876'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.919 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][6]~1877'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.999 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][7]~1878'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.079 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][8]~1879'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.159 ns; Loc. = LCCOMB_X14_Y11_N22; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][9]~1880'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.239 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][10]~1881'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.319 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][11]~1882'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.399 ns; Loc. = LCCOMB_X14_Y11_N28; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][12]~1883'
        Info: 15: + IC(0.000 ns) + CELL(0.161 ns) = 3.560 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][13]~1884'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.640 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][14]~1885'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.720 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][15]~1886'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.800 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][16]~1887'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.880 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][17]~1888'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.960 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][18]~1889'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 4.040 ns; Loc. = LCCOMB_X14_Y10_N10; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][19]~1890'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 4.120 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][20]~1891'
        Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 4.294 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][21]~1892'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.374 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][22]~1893'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 4.454 ns; Loc. = LCCOMB_X14_Y10_N18; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][23]~1894'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.534 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][24]~1895'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.614 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][25]~1896'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.694 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][26]~1897'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.774 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][27]~1898'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.854 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][28]~1899'
        Info: 31: + IC(0.000 ns) + CELL(0.161 ns) = 5.015 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][29]~1900'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 5.095 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][30]~1901'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 5.175 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][31]~1902'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 5.255 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][32]~1903'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 5.335 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][33]~1904'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 5.415 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][34]~1905'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 5.495 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][35]~1906'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 5.575 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][36]~1907'
        Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 5.749 ns; Loc. = LCCOMB_X14_Y9_N14; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][37]~1908'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 5.829 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][38]~1909'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.909 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][39]~1910'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.989 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][40]~1911'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 6.069 ns; Loc. = LCCOMB_X14_Y9_N22; Fanout = 2; COMB Node = 'cic_decim:cic_i|pipeline[2][41]~1912'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 6.149 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 1; COMB Node = 'cic_decim:cic_i|pipeline[2][42]~1913'
        Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 6.607 ns; Loc. = LCCOMB_X14_Y9_N26; Fanout = 1; COMB Node = 'cic_decim:cic_i|pipeline[2][43]~1683'
        Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 6.703 ns; Loc. = LCFF_X14_Y9_N27; Fanout = 2; REG Node = 'cic_decim:cic_i|pipeline[2][43]'
        Info: Total cell delay = 4.875 ns ( 72.73 % )
        Info: Total interconnect delay = 1.828 ns ( 27.27 % )
    Info: - Smallest clock skew is -0.180 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 3.371 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1985; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.835 ns) + CELL(0.602 ns) = 3.371 ns; Loc. = LCFF_X14_Y9_N27; Fanout = 2; REG Node = 'cic_decim:cic_i|pipeline[2][43]'
            Info: Total cell delay = 1.536 ns ( 45.57 % )
            Info: Total interconnect delay = 1.835 ns ( 54.43 % )
        Info: - Longest clock path from clock "ENC_CLK" to source register is 3.551 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1985; CLK Node = 'ENC_CLK'
            Info: 2: + IC(2.015 ns) + CELL(0.602 ns) = 3.551 ns; Loc. = LCFF_X25_Y7_N1; Fanout = 2; REG Node = 'cic_decim:cic_i|differentiator[2][0]'
            Info: Total cell delay = 1.536 ns ( 43.26 % )
            Info: Total interconnect delay = 2.015 ns ( 56.74 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "FX2_CLK" has Internal fmax of 306.0 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:optionreg|OUT[1]" (period= 3.268 ns)
    Info: + Longest register to register delay is 3.037 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y4_N11; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.369 ns) + CELL(0.177 ns) = 0.546 ns; Loc. = LCCOMB_X5_Y4_N14; Fanout = 2; COMB Node = 'RegisterX:optionreg|always0~57'
        Info: 3: + IC(0.480 ns) + CELL(0.178 ns) = 1.204 ns; Loc. = LCCOMB_X6_Y4_N12; Fanout = 32; COMB Node = 'RegisterX:optionreg|always0~58'
        Info: 4: + IC(1.075 ns) + CELL(0.758 ns) = 3.037 ns; Loc. = LCFF_X12_Y4_N19; Fanout = 34; REG Node = 'RegisterX:optionreg|OUT[1]'
        Info: Total cell delay = 1.113 ns ( 36.65 % )
        Info: Total interconnect delay = 1.924 ns ( 63.35 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.570 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.770 ns) + CELL(0.602 ns) = 2.570 ns; Loc. = LCFF_X12_Y4_N19; Fanout = 34; REG Node = 'RegisterX:optionreg|OUT[1]'
            Info: Total cell delay = 1.668 ns ( 64.90 % )
            Info: Total interconnect delay = 0.902 ns ( 35.10 % )
        Info: - Longest clock path from clock "FX2_CLK" to source register is 2.562 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.762 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X5_Y4_N11; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: Total cell delay = 1.668 ns ( 65.11 % )
            Info: Total interconnect delay = 0.894 ns ( 34.89 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "SCK" has Internal fmax of 172.06 MHz between source register "SPI_REGS:spi_regs|BitCounter[23]" and destination register "SPI_REGS:spi_regs|sdata[29]" (period= 5.812 ns)
    Info: + Longest register to register delay is 5.366 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N15; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[23]'
        Info: 2: + IC(0.885 ns) + CELL(0.450 ns) = 1.335 ns; Loc. = LCCOMB_X4_Y4_N16; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~318'
        Info: 3: + IC(0.320 ns) + CELL(0.512 ns) = 2.167 ns; Loc. = LCCOMB_X4_Y4_N8; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~320'
        Info: 4: + IC(0.293 ns) + CELL(0.322 ns) = 2.782 ns; Loc. = LCCOMB_X4_Y4_N10; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs|Equal0~324'
        Info: 5: + IC(0.313 ns) + CELL(0.178 ns) = 3.273 ns; Loc. = LCCOMB_X4_Y4_N12; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs|always2~0'
        Info: 6: + IC(0.554 ns) + CELL(0.177 ns) = 4.004 ns; Loc. = LCCOMB_X5_Y4_N2; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs|sdata[18]~9864'
        Info: 7: + IC(0.782 ns) + CELL(0.580 ns) = 5.366 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[29]'
        Info: Total cell delay = 2.219 ns ( 41.35 % )
        Info: Total interconnect delay = 3.147 ns ( 58.65 % )
    Info: - Smallest clock skew is -0.207 ns
        Info: + Shortest clock path from clock "SCK" to destination register is 3.224 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.698 ns) + CELL(0.602 ns) = 3.224 ns; Loc. = LCFF_X4_Y4_N23; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[29]'
            Info: Total cell delay = 1.526 ns ( 47.33 % )
            Info: Total interconnect delay = 1.698 ns ( 52.67 % )
        Info: - Longest clock path from clock "SCK" to source register is 3.431 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.905 ns) + CELL(0.602 ns) = 3.431 ns; Loc. = LCFF_X3_Y4_N15; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[23]'
            Info: Total cell delay = 1.526 ns ( 44.48 % )
            Info: Total interconnect delay = 1.905 ns ( 55.52 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "FD[13]~reg0" (data pin = "FLAGB", clock pin = "IFCLK") is 9.587 ns
    Info: + Longest pin to register delay is 12.187 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
        Info: 2: + IC(6.837 ns) + CELL(0.521 ns) = 8.261 ns; Loc. = LCCOMB_X14_Y3_N30; Fanout = 2; COMB Node = 'FD[11]~575'
        Info: 3: + IC(1.570 ns) + CELL(0.178 ns) = 10.009 ns; Loc. = LCCOMB_X6_Y6_N0; Fanout = 16; COMB Node = 'FD[11]~576'
        Info: 4: + IC(1.420 ns) + CELL(0.758 ns) = 12.187 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 1; REG Node = 'FD[13]~reg0'
        Info: Total cell delay = 2.360 ns ( 19.36 % )
        Info: Total interconnect delay = 9.827 ns ( 80.64 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.562 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X12_Y3_N9; Fanout = 1; REG Node = 'FD[13]~reg0'
        Info: Total cell delay = 1.658 ns ( 64.72 % )
        Info: Total interconnect delay = 0.904 ns ( 35.28 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO1" through register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8]" is 12.651 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.903 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1985; CLK Node = 'ENC_CLK'
        Info: 2: + IC(2.367 ns) + CELL(0.602 ns) = 3.903 ns; Loc. = LCFF_X12_Y5_N29; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8]'
        Info: Total cell delay = 1.536 ns ( 39.35 % )
        Info: Total interconnect delay = 2.367 ns ( 60.65 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y5_N29; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8]'
        Info: 2: + IC(1.485 ns) + CELL(0.178 ns) = 1.663 ns; Loc. = LCCOMB_X19_Y4_N2; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60'
        Info: 3: + IC(0.306 ns) + CELL(0.521 ns) = 2.490 ns; Loc. = LCCOMB_X19_Y4_N4; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61'
        Info: 4: + IC(0.305 ns) + CELL(0.322 ns) = 3.117 ns; Loc. = LCCOMB_X19_Y4_N0; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(2.278 ns) + CELL(3.076 ns) = 8.471 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'GPIO1'
        Info: Total cell delay = 4.097 ns ( 48.37 % )
        Info: Total interconnect delay = 4.374 ns ( 51.63 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 11.134 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
    Info: 2: + IC(7.195 ns) + CELL(3.036 ns) = 11.134 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 35.38 % )
    Info: Total interconnect delay = 7.195 ns ( 64.62 % )
Info: th for register "ADC[0]" (data pin = "DA[0]", clock pin = "ENC_CLK") is -3.017 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 4.070 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1985; CLK Node = 'ENC_CLK'
        Info: 2: + IC(2.534 ns) + CELL(0.602 ns) = 4.070 ns; Loc. = LCFF_X10_Y2_N1; Fanout = 2; REG Node = 'ADC[0]'
        Info: Total cell delay = 1.536 ns ( 37.74 % )
        Info: Total interconnect delay = 2.534 ns ( 62.26 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.373 ns
        Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 1; PIN Node = 'DA[0]'
        Info: 2: + IC(6.047 ns) + CELL(0.413 ns) = 7.373 ns; Loc. = LCFF_X10_Y2_N1; Fanout = 2; REG Node = 'ADC[0]'
        Info: Total cell delay = 1.326 ns ( 17.98 % )
        Info: Total interconnect delay = 6.047 ns ( 82.02 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Fri Sep 29 12:34:40 2006
    Info: Elapsed time: 00:00:04


