// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _parseEvents_HH_
#define _parseEvents_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "accumulateHW.h"
#include "parseEvents_mux_1bkb.h"
#include "parseEvents_glPLScud.h"

namespace ap_rtl {

struct parseEvents : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > data_dout;
    sc_in< sc_logic > data_empty_n;
    sc_out< sc_logic > data_read;
    sc_in< sc_lv<32> > eventsArraySize;
    sc_out< sc_lv<32> > eventSlice_din;
    sc_in< sc_logic > eventSlice_full_n;
    sc_out< sc_logic > eventSlice_write;


    // Module declarations
    parseEvents(sc_module_name name);
    SC_HAS_PROCESS(parseEvents);

    ~parseEvents();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    parseEvents_glPLScud* glPLSlice0_V_0_U;
    parseEvents_glPLScud* glPLSlice0_V_1_U;
    parseEvents_glPLScud* glPLSlice0_V_2_U;
    parseEvents_glPLScud* glPLSlice0_V_3_U;
    parseEvents_glPLScud* glPLSlice0_V_4_U;
    parseEvents_glPLScud* glPLSlice0_V_5_U;
    parseEvents_glPLScud* glPLSlice0_V_6_U;
    parseEvents_glPLScud* glPLSlice0_V_7_U;
    parseEvents_glPLScud* glPLSlice0_V_8_U;
    parseEvents_glPLScud* glPLSlice0_V_9_U;
    parseEvents_glPLScud* glPLSlice0_V_10_U;
    parseEvents_glPLScud* glPLSlice0_V_11_U;
    parseEvents_glPLScud* glPLSlice0_V_12_U;
    parseEvents_glPLScud* glPLSlice0_V_13_U;
    parseEvents_glPLScud* glPLSlice0_V_14_U;
    parseEvents_glPLScud* glPLSlice0_V_15_U;
    parseEvents_glPLScud* glPLSlice1_V_0_U;
    parseEvents_glPLScud* glPLSlice1_V_1_U;
    parseEvents_glPLScud* glPLSlice1_V_2_U;
    parseEvents_glPLScud* glPLSlice1_V_3_U;
    parseEvents_glPLScud* glPLSlice1_V_4_U;
    parseEvents_glPLScud* glPLSlice1_V_5_U;
    parseEvents_glPLScud* glPLSlice1_V_6_U;
    parseEvents_glPLScud* glPLSlice1_V_7_U;
    parseEvents_glPLScud* glPLSlice1_V_8_U;
    parseEvents_glPLScud* glPLSlice1_V_9_U;
    parseEvents_glPLScud* glPLSlice1_V_10_U;
    parseEvents_glPLScud* glPLSlice1_V_11_U;
    parseEvents_glPLScud* glPLSlice1_V_12_U;
    parseEvents_glPLScud* glPLSlice1_V_13_U;
    parseEvents_glPLScud* glPLSlice1_V_14_U;
    parseEvents_glPLScud* glPLSlice1_V_15_U;
    parseEvents_glPLScud* glPLSlice2_V_0_U;
    parseEvents_glPLScud* glPLSlice2_V_1_U;
    parseEvents_glPLScud* glPLSlice2_V_2_U;
    parseEvents_glPLScud* glPLSlice2_V_3_U;
    parseEvents_glPLScud* glPLSlice2_V_4_U;
    parseEvents_glPLScud* glPLSlice2_V_5_U;
    parseEvents_glPLScud* glPLSlice2_V_6_U;
    parseEvents_glPLScud* glPLSlice2_V_7_U;
    parseEvents_glPLScud* glPLSlice2_V_8_U;
    parseEvents_glPLScud* glPLSlice2_V_9_U;
    parseEvents_glPLScud* glPLSlice2_V_10_U;
    parseEvents_glPLScud* glPLSlice2_V_11_U;
    parseEvents_glPLScud* glPLSlice2_V_12_U;
    parseEvents_glPLScud* glPLSlice2_V_13_U;
    parseEvents_glPLScud* glPLSlice2_V_14_U;
    parseEvents_glPLScud* glPLSlice2_V_15_U;
    accumulateHW* grp_accumulateHW_fu_806;
    parseEvents_mux_1bkb<1,1,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,4,180>* parseEvents_mux_1bkb_U57;
    parseEvents_mux_1bkb<1,1,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,4,180>* parseEvents_mux_1bkb_U58;
    parseEvents_mux_1bkb<1,1,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,4,180>* parseEvents_mux_1bkb_U59;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > glPLActiveSliceIdx_V;
    sc_signal< sc_lv<6> > glPLSlice0_V_0_address0;
    sc_signal< sc_logic > glPLSlice0_V_0_ce0;
    sc_signal< sc_logic > glPLSlice0_V_0_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_0_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_1_address0;
    sc_signal< sc_logic > glPLSlice0_V_1_ce0;
    sc_signal< sc_logic > glPLSlice0_V_1_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_1_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_2_address0;
    sc_signal< sc_logic > glPLSlice0_V_2_ce0;
    sc_signal< sc_logic > glPLSlice0_V_2_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_2_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_3_address0;
    sc_signal< sc_logic > glPLSlice0_V_3_ce0;
    sc_signal< sc_logic > glPLSlice0_V_3_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_3_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_4_address0;
    sc_signal< sc_logic > glPLSlice0_V_4_ce0;
    sc_signal< sc_logic > glPLSlice0_V_4_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_4_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_5_address0;
    sc_signal< sc_logic > glPLSlice0_V_5_ce0;
    sc_signal< sc_logic > glPLSlice0_V_5_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_5_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_6_address0;
    sc_signal< sc_logic > glPLSlice0_V_6_ce0;
    sc_signal< sc_logic > glPLSlice0_V_6_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_6_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_7_address0;
    sc_signal< sc_logic > glPLSlice0_V_7_ce0;
    sc_signal< sc_logic > glPLSlice0_V_7_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_7_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_8_address0;
    sc_signal< sc_logic > glPLSlice0_V_8_ce0;
    sc_signal< sc_logic > glPLSlice0_V_8_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_8_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_9_address0;
    sc_signal< sc_logic > glPLSlice0_V_9_ce0;
    sc_signal< sc_logic > glPLSlice0_V_9_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_9_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_10_address0;
    sc_signal< sc_logic > glPLSlice0_V_10_ce0;
    sc_signal< sc_logic > glPLSlice0_V_10_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_10_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_11_address0;
    sc_signal< sc_logic > glPLSlice0_V_11_ce0;
    sc_signal< sc_logic > glPLSlice0_V_11_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_11_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_12_address0;
    sc_signal< sc_logic > glPLSlice0_V_12_ce0;
    sc_signal< sc_logic > glPLSlice0_V_12_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_12_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_13_address0;
    sc_signal< sc_logic > glPLSlice0_V_13_ce0;
    sc_signal< sc_logic > glPLSlice0_V_13_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_13_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_14_address0;
    sc_signal< sc_logic > glPLSlice0_V_14_ce0;
    sc_signal< sc_logic > glPLSlice0_V_14_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_14_q0;
    sc_signal< sc_lv<6> > glPLSlice0_V_15_address0;
    sc_signal< sc_logic > glPLSlice0_V_15_ce0;
    sc_signal< sc_logic > glPLSlice0_V_15_we0;
    sc_signal< sc_lv<180> > glPLSlice0_V_15_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_0_address0;
    sc_signal< sc_logic > glPLSlice1_V_0_ce0;
    sc_signal< sc_logic > glPLSlice1_V_0_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_0_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_1_address0;
    sc_signal< sc_logic > glPLSlice1_V_1_ce0;
    sc_signal< sc_logic > glPLSlice1_V_1_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_1_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_2_address0;
    sc_signal< sc_logic > glPLSlice1_V_2_ce0;
    sc_signal< sc_logic > glPLSlice1_V_2_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_2_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_3_address0;
    sc_signal< sc_logic > glPLSlice1_V_3_ce0;
    sc_signal< sc_logic > glPLSlice1_V_3_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_3_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_4_address0;
    sc_signal< sc_logic > glPLSlice1_V_4_ce0;
    sc_signal< sc_logic > glPLSlice1_V_4_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_4_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_5_address0;
    sc_signal< sc_logic > glPLSlice1_V_5_ce0;
    sc_signal< sc_logic > glPLSlice1_V_5_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_5_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_6_address0;
    sc_signal< sc_logic > glPLSlice1_V_6_ce0;
    sc_signal< sc_logic > glPLSlice1_V_6_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_6_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_7_address0;
    sc_signal< sc_logic > glPLSlice1_V_7_ce0;
    sc_signal< sc_logic > glPLSlice1_V_7_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_7_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_8_address0;
    sc_signal< sc_logic > glPLSlice1_V_8_ce0;
    sc_signal< sc_logic > glPLSlice1_V_8_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_8_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_9_address0;
    sc_signal< sc_logic > glPLSlice1_V_9_ce0;
    sc_signal< sc_logic > glPLSlice1_V_9_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_9_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_10_address0;
    sc_signal< sc_logic > glPLSlice1_V_10_ce0;
    sc_signal< sc_logic > glPLSlice1_V_10_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_10_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_11_address0;
    sc_signal< sc_logic > glPLSlice1_V_11_ce0;
    sc_signal< sc_logic > glPLSlice1_V_11_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_11_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_12_address0;
    sc_signal< sc_logic > glPLSlice1_V_12_ce0;
    sc_signal< sc_logic > glPLSlice1_V_12_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_12_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_13_address0;
    sc_signal< sc_logic > glPLSlice1_V_13_ce0;
    sc_signal< sc_logic > glPLSlice1_V_13_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_13_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_14_address0;
    sc_signal< sc_logic > glPLSlice1_V_14_ce0;
    sc_signal< sc_logic > glPLSlice1_V_14_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_14_q0;
    sc_signal< sc_lv<6> > glPLSlice1_V_15_address0;
    sc_signal< sc_logic > glPLSlice1_V_15_ce0;
    sc_signal< sc_logic > glPLSlice1_V_15_we0;
    sc_signal< sc_lv<180> > glPLSlice1_V_15_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_0_address0;
    sc_signal< sc_logic > glPLSlice2_V_0_ce0;
    sc_signal< sc_logic > glPLSlice2_V_0_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_0_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_1_address0;
    sc_signal< sc_logic > glPLSlice2_V_1_ce0;
    sc_signal< sc_logic > glPLSlice2_V_1_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_1_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_2_address0;
    sc_signal< sc_logic > glPLSlice2_V_2_ce0;
    sc_signal< sc_logic > glPLSlice2_V_2_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_2_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_3_address0;
    sc_signal< sc_logic > glPLSlice2_V_3_ce0;
    sc_signal< sc_logic > glPLSlice2_V_3_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_3_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_4_address0;
    sc_signal< sc_logic > glPLSlice2_V_4_ce0;
    sc_signal< sc_logic > glPLSlice2_V_4_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_4_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_5_address0;
    sc_signal< sc_logic > glPLSlice2_V_5_ce0;
    sc_signal< sc_logic > glPLSlice2_V_5_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_5_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_6_address0;
    sc_signal< sc_logic > glPLSlice2_V_6_ce0;
    sc_signal< sc_logic > glPLSlice2_V_6_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_6_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_7_address0;
    sc_signal< sc_logic > glPLSlice2_V_7_ce0;
    sc_signal< sc_logic > glPLSlice2_V_7_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_7_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_8_address0;
    sc_signal< sc_logic > glPLSlice2_V_8_ce0;
    sc_signal< sc_logic > glPLSlice2_V_8_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_8_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_9_address0;
    sc_signal< sc_logic > glPLSlice2_V_9_ce0;
    sc_signal< sc_logic > glPLSlice2_V_9_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_9_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_10_address0;
    sc_signal< sc_logic > glPLSlice2_V_10_ce0;
    sc_signal< sc_logic > glPLSlice2_V_10_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_10_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_11_address0;
    sc_signal< sc_logic > glPLSlice2_V_11_ce0;
    sc_signal< sc_logic > glPLSlice2_V_11_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_11_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_12_address0;
    sc_signal< sc_logic > glPLSlice2_V_12_ce0;
    sc_signal< sc_logic > glPLSlice2_V_12_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_12_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_13_address0;
    sc_signal< sc_logic > glPLSlice2_V_13_ce0;
    sc_signal< sc_logic > glPLSlice2_V_13_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_13_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_14_address0;
    sc_signal< sc_logic > glPLSlice2_V_14_ce0;
    sc_signal< sc_logic > glPLSlice2_V_14_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_14_q0;
    sc_signal< sc_lv<6> > glPLSlice2_V_15_address0;
    sc_signal< sc_logic > glPLSlice2_V_15_ce0;
    sc_signal< sc_logic > glPLSlice2_V_15_we0;
    sc_signal< sc_lv<180> > glPLSlice2_V_15_q0;
    sc_signal< sc_lv<16> > glCnt;
    sc_signal< sc_logic > data_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > tmp_3_reg_1296;
    sc_signal< sc_logic > eventSlice_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > tmp_3_reg_1296_pp0_iter1_reg;
    sc_signal< sc_lv<31> > p_019_rec_reg_795;
    sc_signal< sc_lv<1> > tmp_3_fu_955_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > i_fu_960_p2;
    sc_signal< sc_lv<31> > i_reg_1300;
    sc_signal< sc_lv<1> > tmp_5_fu_966_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_1305;
    sc_signal< sc_lv<1> > tmp_5_reg_1305_pp0_iter1_reg;
    sc_signal< sc_lv<9> > y_reg_1310;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > arrayNo_reg_1316;
    sc_signal< sc_lv<6> > newIndex_reg_1323;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > tmp_10_fu_1121_p1;
    sc_signal< sc_lv<32> > tmp_10_reg_1568;
    sc_signal< sc_lv<32> > tmp2_fu_1207_p2;
    sc_signal< sc_lv<32> > tmp2_reg_1573;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_ap_start;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_ap_done;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_ap_idle;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_ap_ready;
    sc_signal< sc_lv<9> > grp_accumulateHW_fu_806_y;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_pol;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_0_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_0_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_0_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_0_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_1_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_1_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_1_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_1_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_2_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_2_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_2_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_2_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_3_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_3_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_3_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_3_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_4_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_4_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_4_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_4_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_5_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_5_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_5_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_5_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_6_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_6_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_6_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_6_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_7_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_7_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_7_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_7_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_8_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_8_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_8_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_8_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_9_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_9_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_9_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_9_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_10_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_10_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_10_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_10_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_11_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_11_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_11_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_11_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_12_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_12_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_12_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_12_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_13_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_13_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_13_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_13_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_14_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_14_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_14_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_14_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice0_V_15_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_15_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice0_V_15_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice0_V_15_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_0_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_0_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_0_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_0_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_1_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_1_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_1_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_1_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_2_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_2_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_2_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_2_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_3_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_3_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_3_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_3_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_4_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_4_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_4_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_4_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_5_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_5_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_5_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_5_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_6_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_6_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_6_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_6_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_7_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_7_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_7_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_7_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_8_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_8_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_8_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_8_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_9_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_9_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_9_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_9_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_10_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_10_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_10_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_10_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_11_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_11_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_11_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_11_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_12_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_12_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_12_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_12_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_13_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_13_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_13_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_13_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_14_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_14_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_14_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_14_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice1_V_15_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_15_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice1_V_15_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice1_V_15_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_0_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_0_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_0_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_0_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_1_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_1_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_1_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_1_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_2_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_2_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_2_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_2_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_3_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_3_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_3_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_3_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_4_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_4_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_4_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_4_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_5_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_5_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_5_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_5_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_6_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_6_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_6_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_6_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_7_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_7_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_7_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_7_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_8_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_8_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_8_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_8_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_9_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_9_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_9_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_9_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_10_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_10_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_10_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_10_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_11_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_11_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_11_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_11_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_12_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_12_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_12_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_12_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_13_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_13_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_13_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_13_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_14_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_14_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_14_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_14_d0;
    sc_signal< sc_lv<6> > grp_accumulateHW_fu_806_glPLSlice2_V_15_address0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_15_ce0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_glPLSlice2_V_15_we0;
    sc_signal< sc_lv<180> > grp_accumulateHW_fu_806_glPLSlice2_V_15_d0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_ap_ce;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0_ignore_call10;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<31> > ap_phi_mux_p_019_rec_phi_fu_799_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > grp_accumulateHW_fu_806_ap_start_reg;
    sc_signal< sc_lv<10> > x_cast_cast_fu_1002_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > newIndex1_fu_1033_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<1> > tmp_fu_915_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_921_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_927_p2;
    sc_signal< sc_lv<16> > tmp_11_fu_1259_p2;
    sc_signal< sc_lv<16> > i_op_assign_fu_196;
    sc_signal< sc_lv<16> > localCnt_fu_1249_p2;
    sc_signal< sc_lv<32> > i_cast_fu_951_p1;
    sc_signal< sc_lv<9> > x_fu_972_p4;
    sc_signal< sc_lv<10> > tmp_9_fu_1007_p2;
    sc_signal< sc_lv<180> > tmp_6_fu_1084_p18;
    sc_signal< sc_lv<180> > tmp_8_fu_1125_p18;
    sc_signal< sc_lv<180> > tmp_7_fu_1166_p18;
    sc_signal< sc_lv<32> > tmp_12_fu_1162_p1;
    sc_signal< sc_lv<32> > tmp_13_fu_1203_p1;
    sc_signal< sc_lv<17> > tmp_16_cast_fu_1216_p1;
    sc_signal< sc_lv<17> > i_op_assign_1_fu_1220_p3;
    sc_signal< sc_lv<17> > i_op_assign_1_pn_fu_1227_p3;
    sc_signal< sc_lv<32> > i_op_assign_1_pn_cas_fu_1234_p1;
    sc_signal< sc_lv<32> > tmp1_fu_1238_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_989;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0_ignore_call10();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_condition_989();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_p_019_rec_phi_fu_799_p4();
    void thread_ap_ready();
    void thread_data_blk_n();
    void thread_data_read();
    void thread_eventSlice_blk_n();
    void thread_eventSlice_din();
    void thread_eventSlice_write();
    void thread_glPLSlice0_V_0_address0();
    void thread_glPLSlice0_V_0_ce0();
    void thread_glPLSlice0_V_0_we0();
    void thread_glPLSlice0_V_10_address0();
    void thread_glPLSlice0_V_10_ce0();
    void thread_glPLSlice0_V_10_we0();
    void thread_glPLSlice0_V_11_address0();
    void thread_glPLSlice0_V_11_ce0();
    void thread_glPLSlice0_V_11_we0();
    void thread_glPLSlice0_V_12_address0();
    void thread_glPLSlice0_V_12_ce0();
    void thread_glPLSlice0_V_12_we0();
    void thread_glPLSlice0_V_13_address0();
    void thread_glPLSlice0_V_13_ce0();
    void thread_glPLSlice0_V_13_we0();
    void thread_glPLSlice0_V_14_address0();
    void thread_glPLSlice0_V_14_ce0();
    void thread_glPLSlice0_V_14_we0();
    void thread_glPLSlice0_V_15_address0();
    void thread_glPLSlice0_V_15_ce0();
    void thread_glPLSlice0_V_15_we0();
    void thread_glPLSlice0_V_1_address0();
    void thread_glPLSlice0_V_1_ce0();
    void thread_glPLSlice0_V_1_we0();
    void thread_glPLSlice0_V_2_address0();
    void thread_glPLSlice0_V_2_ce0();
    void thread_glPLSlice0_V_2_we0();
    void thread_glPLSlice0_V_3_address0();
    void thread_glPLSlice0_V_3_ce0();
    void thread_glPLSlice0_V_3_we0();
    void thread_glPLSlice0_V_4_address0();
    void thread_glPLSlice0_V_4_ce0();
    void thread_glPLSlice0_V_4_we0();
    void thread_glPLSlice0_V_5_address0();
    void thread_glPLSlice0_V_5_ce0();
    void thread_glPLSlice0_V_5_we0();
    void thread_glPLSlice0_V_6_address0();
    void thread_glPLSlice0_V_6_ce0();
    void thread_glPLSlice0_V_6_we0();
    void thread_glPLSlice0_V_7_address0();
    void thread_glPLSlice0_V_7_ce0();
    void thread_glPLSlice0_V_7_we0();
    void thread_glPLSlice0_V_8_address0();
    void thread_glPLSlice0_V_8_ce0();
    void thread_glPLSlice0_V_8_we0();
    void thread_glPLSlice0_V_9_address0();
    void thread_glPLSlice0_V_9_ce0();
    void thread_glPLSlice0_V_9_we0();
    void thread_glPLSlice1_V_0_address0();
    void thread_glPLSlice1_V_0_ce0();
    void thread_glPLSlice1_V_0_we0();
    void thread_glPLSlice1_V_10_address0();
    void thread_glPLSlice1_V_10_ce0();
    void thread_glPLSlice1_V_10_we0();
    void thread_glPLSlice1_V_11_address0();
    void thread_glPLSlice1_V_11_ce0();
    void thread_glPLSlice1_V_11_we0();
    void thread_glPLSlice1_V_12_address0();
    void thread_glPLSlice1_V_12_ce0();
    void thread_glPLSlice1_V_12_we0();
    void thread_glPLSlice1_V_13_address0();
    void thread_glPLSlice1_V_13_ce0();
    void thread_glPLSlice1_V_13_we0();
    void thread_glPLSlice1_V_14_address0();
    void thread_glPLSlice1_V_14_ce0();
    void thread_glPLSlice1_V_14_we0();
    void thread_glPLSlice1_V_15_address0();
    void thread_glPLSlice1_V_15_ce0();
    void thread_glPLSlice1_V_15_we0();
    void thread_glPLSlice1_V_1_address0();
    void thread_glPLSlice1_V_1_ce0();
    void thread_glPLSlice1_V_1_we0();
    void thread_glPLSlice1_V_2_address0();
    void thread_glPLSlice1_V_2_ce0();
    void thread_glPLSlice1_V_2_we0();
    void thread_glPLSlice1_V_3_address0();
    void thread_glPLSlice1_V_3_ce0();
    void thread_glPLSlice1_V_3_we0();
    void thread_glPLSlice1_V_4_address0();
    void thread_glPLSlice1_V_4_ce0();
    void thread_glPLSlice1_V_4_we0();
    void thread_glPLSlice1_V_5_address0();
    void thread_glPLSlice1_V_5_ce0();
    void thread_glPLSlice1_V_5_we0();
    void thread_glPLSlice1_V_6_address0();
    void thread_glPLSlice1_V_6_ce0();
    void thread_glPLSlice1_V_6_we0();
    void thread_glPLSlice1_V_7_address0();
    void thread_glPLSlice1_V_7_ce0();
    void thread_glPLSlice1_V_7_we0();
    void thread_glPLSlice1_V_8_address0();
    void thread_glPLSlice1_V_8_ce0();
    void thread_glPLSlice1_V_8_we0();
    void thread_glPLSlice1_V_9_address0();
    void thread_glPLSlice1_V_9_ce0();
    void thread_glPLSlice1_V_9_we0();
    void thread_glPLSlice2_V_0_address0();
    void thread_glPLSlice2_V_0_ce0();
    void thread_glPLSlice2_V_0_we0();
    void thread_glPLSlice2_V_10_address0();
    void thread_glPLSlice2_V_10_ce0();
    void thread_glPLSlice2_V_10_we0();
    void thread_glPLSlice2_V_11_address0();
    void thread_glPLSlice2_V_11_ce0();
    void thread_glPLSlice2_V_11_we0();
    void thread_glPLSlice2_V_12_address0();
    void thread_glPLSlice2_V_12_ce0();
    void thread_glPLSlice2_V_12_we0();
    void thread_glPLSlice2_V_13_address0();
    void thread_glPLSlice2_V_13_ce0();
    void thread_glPLSlice2_V_13_we0();
    void thread_glPLSlice2_V_14_address0();
    void thread_glPLSlice2_V_14_ce0();
    void thread_glPLSlice2_V_14_we0();
    void thread_glPLSlice2_V_15_address0();
    void thread_glPLSlice2_V_15_ce0();
    void thread_glPLSlice2_V_15_we0();
    void thread_glPLSlice2_V_1_address0();
    void thread_glPLSlice2_V_1_ce0();
    void thread_glPLSlice2_V_1_we0();
    void thread_glPLSlice2_V_2_address0();
    void thread_glPLSlice2_V_2_ce0();
    void thread_glPLSlice2_V_2_we0();
    void thread_glPLSlice2_V_3_address0();
    void thread_glPLSlice2_V_3_ce0();
    void thread_glPLSlice2_V_3_we0();
    void thread_glPLSlice2_V_4_address0();
    void thread_glPLSlice2_V_4_ce0();
    void thread_glPLSlice2_V_4_we0();
    void thread_glPLSlice2_V_5_address0();
    void thread_glPLSlice2_V_5_ce0();
    void thread_glPLSlice2_V_5_we0();
    void thread_glPLSlice2_V_6_address0();
    void thread_glPLSlice2_V_6_ce0();
    void thread_glPLSlice2_V_6_we0();
    void thread_glPLSlice2_V_7_address0();
    void thread_glPLSlice2_V_7_ce0();
    void thread_glPLSlice2_V_7_we0();
    void thread_glPLSlice2_V_8_address0();
    void thread_glPLSlice2_V_8_ce0();
    void thread_glPLSlice2_V_8_we0();
    void thread_glPLSlice2_V_9_address0();
    void thread_glPLSlice2_V_9_ce0();
    void thread_glPLSlice2_V_9_we0();
    void thread_grp_accumulateHW_fu_806_ap_ce();
    void thread_grp_accumulateHW_fu_806_ap_start();
    void thread_grp_accumulateHW_fu_806_pol();
    void thread_grp_accumulateHW_fu_806_y();
    void thread_i_cast_fu_951_p1();
    void thread_i_fu_960_p2();
    void thread_i_op_assign_1_fu_1220_p3();
    void thread_i_op_assign_1_pn_cas_fu_1234_p1();
    void thread_i_op_assign_1_pn_fu_1227_p3();
    void thread_localCnt_fu_1249_p2();
    void thread_newIndex1_fu_1033_p1();
    void thread_tmp1_fu_1238_p2();
    void thread_tmp2_fu_1207_p2();
    void thread_tmp_10_fu_1121_p1();
    void thread_tmp_11_fu_1259_p2();
    void thread_tmp_12_fu_1162_p1();
    void thread_tmp_13_fu_1203_p1();
    void thread_tmp_16_cast_fu_1216_p1();
    void thread_tmp_1_fu_921_p2();
    void thread_tmp_2_fu_927_p2();
    void thread_tmp_3_fu_955_p2();
    void thread_tmp_5_fu_966_p2();
    void thread_tmp_9_fu_1007_p2();
    void thread_tmp_fu_915_p2();
    void thread_x_cast_cast_fu_1002_p1();
    void thread_x_fu_972_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
