<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9958_128K\impl\gwsynthesis\tangprimer20k_vdp_cartridge_v9958.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9958_128K\src\tangprimer20k_vdp_cartridge_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jun  4 20:35:36 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>24429</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12937</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>34</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.910</td>
<td>343.632
<td>0.000</td>
<td>1.455</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.910</td>
<td>343.632
<td>0.000</td>
<td>1.455</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.820</td>
<td>171.816
<td>0.000</td>
<td>2.910</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.730</td>
<td>114.544
<td>0.000</td>
<td>4.365</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>u_pll50/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll50/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>8</td>
<td>u_pll50/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll50/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>9</td>
<td>u_pll50/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll50/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>10</td>
<td>u_pll50/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>59.829</td>
<td>16.714
<td>0.000</td>
<td>29.915</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll50/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>11</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>12</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>343.632(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll50/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.143(MHz)</td>
<td>228.100(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>250.466(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>101.216(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll50/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll50/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll50/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll50/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll50/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll50/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll50/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll50/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll50/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll50/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll50/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.491</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>1.403</td>
<td>2.928</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.463</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>1.403</td>
<td>2.900</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.325</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>1.403</td>
<td>2.762</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.324</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>1.403</td>
<td>2.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.296</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>1.403</td>
<td>2.733</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.248</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>1.403</td>
<td>2.685</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.247</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>1.403</td>
<td>2.684</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.151</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.455</td>
<td>-1.539</td>
<td>3.623</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.953</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>1.403</td>
<td>2.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.012</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.455</td>
<td>-1.539</td>
<td>2.484</td>
</tr>
<tr>
<td>11</td>
<td>2.320</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>-1.529</td>
<td>2.084</td>
</tr>
<tr>
<td>12</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>13</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>14</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>15</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>16</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>17</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>18</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>19</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>20</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>21</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>22</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>23</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[0]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>24</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[2]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>25</td>
<td>2.414</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[1]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.910</td>
<td>0.000</td>
<td>0.496</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.498</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.768</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.486</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.779</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.359</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.359</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.347</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.347</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.919</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.330</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.935</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.328</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.328</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>0.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.212</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.207</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.207</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.059</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.183</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.082</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.183</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.082</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.168</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.098</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.163</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>u_v9958/ff_initial_busy_s0/CE</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>0.763</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.068</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.706</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/full_s0/Q</td>
<td>u_v9958/ff_valid_s2/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>1.220</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.575</td>
<td>u_sdram/ff_rdata_en_s1/Q</td>
<td>u_v9958/ff_rdata_3_s0/CE</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>1.351</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.575</td>
<td>u_sdram/ff_rdata_en_s1/Q</td>
<td>u_v9958/ff_rdata_4_s0/CE</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>1.351</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.561</td>
<td>u_sdram/ff_rdata_en_s1/Q</td>
<td>u_v9958/ff_rdata_6_s0/CE</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>1.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.561</td>
<td>u_sdram/ff_rdata_en_s1/Q</td>
<td>u_v9958/ff_rdata_7_s0/CE</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>1.365</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.558</td>
<td>u_sdram/ff_rdata_en_s1/Q</td>
<td>u_v9958/ff_rdata_1_s0/CE</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>1.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.558</td>
<td>u_sdram/ff_rdata_en_s1/Q</td>
<td>u_v9958/ff_rdata_2_s0/CE</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>1.368</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.469</td>
<td>u_sdram/ff_rdata_3_s3/Q</td>
<td>u_v9958/ff_rdata_3_s0/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.880</td>
<td>1.457</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.693</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>2</td>
<td>8.693</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>3</td>
<td>8.693</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>4</td>
<td>8.693</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.912</td>
</tr>
<tr>
<td>5</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>6</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>7</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>8</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>9</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>10</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>11</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>12</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>13</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>14</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>15</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>16</td>
<td>8.921</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.685</td>
</tr>
<tr>
<td>17</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
<tr>
<td>18</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
<tr>
<td>19</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
<tr>
<td>20</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
<tr>
<td>21</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
<tr>
<td>22</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
<tr>
<td>23</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
<tr>
<td>24</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
<tr>
<td>25</td>
<td>8.928</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>2.677</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.094</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.105</td>
</tr>
<tr>
<td>2</td>
<td>1.094</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.105</td>
</tr>
<tr>
<td>3</td>
<td>1.094</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.105</td>
</tr>
<tr>
<td>4</td>
<td>1.094</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.105</td>
</tr>
<tr>
<td>5</td>
<td>1.094</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.105</td>
</tr>
<tr>
<td>6</td>
<td>1.222</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.233</td>
</tr>
<tr>
<td>7</td>
<td>1.222</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.233</td>
</tr>
<tr>
<td>8</td>
<td>1.222</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.233</td>
</tr>
<tr>
<td>9</td>
<td>1.222</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.233</td>
</tr>
<tr>
<td>10</td>
<td>1.222</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.233</td>
</tr>
<tr>
<td>11</td>
<td>1.341</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.352</td>
</tr>
<tr>
<td>12</td>
<td>1.341</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.352</td>
</tr>
<tr>
<td>13</td>
<td>1.345</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>14</td>
<td>1.345</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.356</td>
</tr>
<tr>
<td>15</td>
<td>1.575</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.586</td>
</tr>
<tr>
<td>16</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>17</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>18</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>19</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>20</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>21</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>22</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>23</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>24</td>
<td>1.580</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.591</td>
</tr>
<tr>
<td>25</td>
<td>1.585</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.596</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_rdata_en_s1</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_enable_s1</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gwmc_bank_ctrl/act_shift_reg_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_40_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_72_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_88_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_80_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_108_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_106_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.730</td>
<td>8.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.562</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>12.744</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>12.870</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.263</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>15.672</td>
<td>2.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 13.423%; route: 2.409, 82.296%; tC2Q: 0.125, 4.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.730</td>
<td>8.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.562</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>12.744</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>12.870</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.263</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>15.644</td>
<td>2.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 13.553%; route: 2.381, 82.124%; tC2Q: 0.125, 4.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.730</td>
<td>8.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.562</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>12.744</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>12.870</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.263</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[3]</td>
</tr>
<tr>
<td>15.506</td>
<td>2.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 14.230%; route: 2.243, 81.232%; tC2Q: 0.125, 4.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.730</td>
<td>8.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.562</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>12.744</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>12.870</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.263</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>15.505</td>
<td>2.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 14.236%; route: 2.242, 81.224%; tC2Q: 0.125, 4.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.730</td>
<td>8.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.562</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>12.744</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>12.870</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.263</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[6]</td>
</tr>
<tr>
<td>15.477</td>
<td>2.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C36[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 14.382%; route: 2.214, 81.031%; tC2Q: 0.125, 4.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.730</td>
<td>8.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.562</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>12.744</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>12.870</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.263</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>15.429</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C37[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 14.636%; route: 2.167, 80.696%; tC2Q: 0.125, 4.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.730</td>
<td>8.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.562</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>12.744</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>12.870</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.263</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[7]</td>
</tr>
<tr>
<td>15.428</td>
<td>2.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C36[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C36[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C36[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 14.642%; route: 2.166, 80.688%; tC2Q: 0.125, 4.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R24C16[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
</tr>
<tr>
<td>3.277</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/I0</td>
</tr>
<tr>
<td>3.730</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/F</td>
</tr>
<tr>
<td>6.234</td>
<td>2.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.455</td>
<td>1.455</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.455</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.287</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.473</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.604</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.569</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.082</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 12.504%; route: 2.938, 81.092%; tC2Q: 0.232, 6.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.730</td>
<td>8.730</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.730</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.562</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>12.744</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>12.870</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.263</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>15.134</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 16.446%; route: 1.871, 78.309%; tC2Q: 0.125, 5.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R24C14[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_0_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>0.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C13[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s/I0</td>
</tr>
<tr>
<td>3.598</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C13[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_0_s/F</td>
</tr>
<tr>
<td>5.095</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.455</td>
<td>1.455</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.455</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.287</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.473</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.604</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.569</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.082</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 22.341%; route: 1.697, 68.320%; tC2Q: 0.232, 9.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>4.695</td>
<td>1.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.014</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>7.014</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.852, 88.869%; tC2Q: 0.232, 11.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>4.014</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.139</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>4.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.910</td>
<td>2.910</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.910</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.742</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>6.924</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>7.049</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>7.049</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C19[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.618</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB19[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB19[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB19[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.566, 73.683%; tC2Q: 0.202, 26.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.630</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 74.085%; tC2Q: 0.202, 25.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C19[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.758</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB18[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB18[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 77.728%; tC2Q: 0.202, 22.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C19[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.758</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB20[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 77.728%; tC2Q: 0.202, 22.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C19[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB16[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB16[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 78.021%; tC2Q: 0.202, 21.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C19[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB22[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 78.021%; tC2Q: 0.202, 21.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.786</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.733, 78.407%; tC2Q: 0.202, 21.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.736, 78.459%; tC2Q: 0.202, 21.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.788</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.736, 78.459%; tC2Q: 0.202, 21.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C19[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB12[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.852, 80.835%; tC2Q: 0.202, 19.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C19[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.910</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 80.927%; tC2Q: 0.202, 19.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C19[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.910</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 80.927%; tC2Q: 0.202, 19.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.933</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 81.339%; tC2Q: 0.202, 18.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.933</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB42[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB42[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB42[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.880, 81.339%; tC2Q: 0.202, 18.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>2.949</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.896, 81.604%; tC2Q: 0.202, 18.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_initial_busy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C6[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>25.895</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_initial_busy_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>u_v9958/ff_initial_busy_s0/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_initial_busy_s0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21[1][A]</td>
<td>u_v9958/ff_initial_busy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.561, 73.537%; tC2Q: 0.202, 26.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R32C31[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/ides_calib_d_s0/Q</td>
</tr>
<tr>
<td>3.048</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C57</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>4.116</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 83.135%; tC2Q: 0.202, 16.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_valid_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/full_s0/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C42[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/full_s0/Q</td>
</tr>
<tr>
<td>26.062</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>u_v9958/n84_s4/I1</td>
</tr>
<tr>
<td>26.352</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/n84_s4/F</td>
</tr>
<tr>
<td>26.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_valid_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>u_v9958/ff_valid_s2/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_valid_s2</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>u_v9958/ff_valid_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 23.762%; route: 0.728, 59.686%; tC2Q: 0.202, 16.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_rdata_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[0][A]</td>
<td>u_sdram/ff_rdata_en_s1/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C51[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_rdata_en_s1/Q</td>
</tr>
<tr>
<td>26.483</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>u_v9958/ff_rdata_3_s0/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.149, 85.051%; tC2Q: 0.202, 14.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_rdata_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[0][A]</td>
<td>u_sdram/ff_rdata_en_s1/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C51[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_rdata_en_s1/Q</td>
</tr>
<tr>
<td>26.483</td>
<td>1.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>u_v9958/ff_rdata_4_s0/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_4_s0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][B]</td>
<td>u_v9958/ff_rdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.149, 85.051%; tC2Q: 0.202, 14.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_rdata_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[0][A]</td>
<td>u_sdram/ff_rdata_en_s1/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C51[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_rdata_en_s1/Q</td>
</tr>
<tr>
<td>26.496</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][B]</td>
<td>u_v9958/ff_rdata_6_s0/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_6_s0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C19[2][B]</td>
<td>u_v9958/ff_rdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 85.198%; tC2Q: 0.202, 14.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_rdata_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[0][A]</td>
<td>u_sdram/ff_rdata_en_s1/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C51[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_rdata_en_s1/Q</td>
</tr>
<tr>
<td>26.496</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>u_v9958/ff_rdata_7_s0/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_7_s0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C19[2][A]</td>
<td>u_v9958/ff_rdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.163, 85.198%; tC2Q: 0.202, 14.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_rdata_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[0][A]</td>
<td>u_sdram/ff_rdata_en_s1/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C51[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_rdata_en_s1/Q</td>
</tr>
<tr>
<td>26.499</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>u_v9958/ff_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_1_s0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[0][B]</td>
<td>u_v9958/ff_rdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.230%; tC2Q: 0.202, 14.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.499</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_rdata_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C51[0][A]</td>
<td>u_sdram/ff_rdata_en_s1/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R36C51[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_rdata_en_s1/Q</td>
</tr>
<tr>
<td>26.499</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_v9958/ff_rdata_2_s0/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_2_s0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_v9958/ff_rdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 85.230%; tC2Q: 0.202, 14.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/ff_rdata_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.620</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>25.131</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[1][B]</td>
<td>u_sdram/ff_rdata_3_s3/CLK</td>
</tr>
<tr>
<td>25.333</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C51[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_rdata_3_s3/Q</td>
</tr>
<tr>
<td>26.588</td>
<td>1.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td style=" font-weight:bold;">u_v9958/ff_rdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.500</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>1563</td>
<td>RIGHTSIDE[0]</td>
<td>u_sdram/u_div2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.011</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>u_v9958/ff_rdata_3_s0/CLK</td>
</tr>
<tr>
<td>27.046</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
<tr>
<td>27.057</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C17[1][A]</td>
<td>u_v9958/ff_rdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.255, 86.136%; tC2Q: 0.202, 13.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.523</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C9[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.741%; route: 2.309, 79.292%; tC2Q: 0.232, 7.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.523</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.741%; route: 2.309, 79.292%; tC2Q: 0.232, 7.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.523</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C9[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.741%; route: 2.309, 79.292%; tC2Q: 0.232, 7.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.523</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C9[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C9[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.741%; route: 2.309, 79.292%; tC2Q: 0.232, 7.967%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C7[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C7[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C7[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C8[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C8[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C8[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.296</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.818%; route: 2.082, 77.541%; tC2Q: 0.232, 8.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C6[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C6[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C6[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C6[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C6[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C7[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.216</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.602</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>5.288</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C7[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.251</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.216</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C7[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 13.859%; route: 2.074, 77.475%; tC2Q: 0.232, 8.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.956</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.263%; route: 0.668, 60.459%; tC2Q: 0.202, 18.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.956</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.263%; route: 0.668, 60.459%; tC2Q: 0.202, 18.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.956</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.263%; route: 0.668, 60.459%; tC2Q: 0.202, 18.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.956</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.263%; route: 0.668, 60.459%; tC2Q: 0.202, 18.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.956</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 21.263%; route: 0.668, 60.459%; tC2Q: 0.202, 18.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.084</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 19.056%; route: 0.796, 64.563%; tC2Q: 0.202, 16.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.084</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 19.056%; route: 0.796, 64.563%; tC2Q: 0.202, 16.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.084</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 19.056%; route: 0.796, 64.563%; tC2Q: 0.202, 16.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.084</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 19.056%; route: 0.796, 64.563%; tC2Q: 0.202, 16.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.084</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 19.056%; route: 0.796, 64.563%; tC2Q: 0.202, 16.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.203</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C11[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 17.379%; route: 0.915, 67.682%; tC2Q: 0.202, 14.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.203</td>
<td>0.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C11[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 17.379%; route: 0.915, 67.682%; tC2Q: 0.202, 14.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.207</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 17.328%; route: 0.919, 67.776%; tC2Q: 0.202, 14.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.207</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C11[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C11[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 17.328%; route: 0.919, 67.776%; tC2Q: 0.202, 14.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.437</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C8[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C8[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.813%; route: 1.149, 72.455%; tC2Q: 0.202, 12.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C6[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C6[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C6[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C6[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C7[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C6[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C7[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.442</td>
<td>0.760</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C7[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C7[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.766%; route: 1.154, 72.541%; tC2Q: 0.202, 12.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>2.447</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.682</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R31C12[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>3.447</td>
<td>0.765</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3196</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C7[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 14.720%; route: 1.159, 72.626%; tC2Q: 0.202, 12.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_rdata_en_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_rdata_en_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_rdata_en_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_enable_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_enable_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_enable_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gwmc_bank_ctrl/act_shift_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gwmc_bank_ctrl/act_shift_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gwmc_bank_ctrl/act_shift_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gwmc_timing_ctrl/prescaler_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_40_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_40_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_40_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_72_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_72_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_72_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_88_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_88_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_88_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_80_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_80_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_80_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_108_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_108_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_108_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_106_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>8.434</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_106_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.980</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.491</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_106_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3196</td>
<td>u_sdram/clk85m</td>
<td>-1.151</td>
<td>2.645</td>
</tr>
<tr>
<td>1563</td>
<td>clk42m</td>
<td>5.691</td>
<td>2.274</td>
</tr>
<tr>
<td>372</td>
<td>w_vdp_enable</td>
<td>15.561</td>
<td>2.034</td>
</tr>
<tr>
<td>148</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqsts1</td>
<td>8.585</td>
<td>2.218</td>
</tr>
<tr>
<td>147</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/dqs_reg</td>
<td>8.732</td>
<td>2.179</td>
</tr>
<tr>
<td>144</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/n28_3</td>
<td>7.421</td>
<td>1.628</td>
</tr>
<tr>
<td>90</td>
<td>u_v9958/u_v9958_core/u_vdp_command/ff_state[3]</td>
<td>17.621</td>
<td>1.480</td>
</tr>
<tr>
<td>87</td>
<td>u_sdram/u_ddr3_controller/gw3_top/mc_wrdata_dly_0_9</td>
<td>4.916</td>
<td>3.996</td>
</tr>
<tr>
<td>87</td>
<td>u_sdram/u_ddr3_controller/gw3_top/mc_wrdata_dly_0_10</td>
<td>7.878</td>
<td>1.910</td>
</tr>
<tr>
<td>85</td>
<td>u_v9958/u_v9958_core/w_dot_state[1]</td>
<td>14.831</td>
<td>2.902</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C29</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C6</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
