0-prep 0h0m3s542ms
1-yosys 0h0m1s732ms
2-opensta 0h0m2s317ms
3-verilog2def_openroad 0h0m1s434ms
4-ioPlacer 0h0m1s126ms
5-tapcell 0h0m1s123ms
7-pdn 0h0m2s118ms
8-replace 0h0m3s61ms
8-resizer 0h0m1s796ms
9-write_verilog 0h0m1s186ms
10-opensta_post_resizer 0h0m2s381ms
11-opendp 0h0m1s209ms
12-resizer_timing 0h0m1s579ms
13-write_verilog 0h0m1s199ms
14-resizer_timing 0h0m1s674ms
14-opensta_post_resizer_timing 0h0m2s358ms
15-write_verilog 0h0m1s180ms
16-opensta_post_resizer_routing_timing 0h0m2s413ms
18-opendp 0h0m1s238ms
19-write_verilog 0h0m1s152ms
19-diodes 0h0m1s165ms
20-addspacers 0h0m1s437ms
21-fastroute 0h0m3s396ms
22-write_verilog 0h0m1s376ms
23-tritonRoute 0h0m48s832ms
24-spef_extraction 0h0m1s759ms
25-opensta_spef 0h0m2s910ms
27-write_verilog 0h0m1s429ms
31-magic_gen 0h0m15s942ms
32-klayout 0h0m1s640ms
34-klayout_xor 0h0m38s191ms
35-magic_ext_spice 0h0m14s515ms
36-lvs 0h0m17s769ms
37-magic_drc 0h1m4s580ms
39-or_antenna 0h0m1s324ms
40-prep 0h0m2s112ms
40-cvc 0h0m0s605ms