static inline void F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nT_1 V_2 = F_2 ( V_3 ) ;\r\nif ( F_3 ( V_2 ) ) {\r\nV_1 = F_4 ( & V_3 , V_2 , 0 ) ;\r\nif ( V_1 == V_2 )\r\nmemset ( & V_4 , 0 , sizeof( V_4 ) ) ;\r\n}\r\n}\r\nstatic inline void F_5 ( enum V_5 V_6 , T_2 V_7 )\r\n{\r\nF_1 () ;\r\nV_4 . V_8 [ V_6 ] += V_7 ;\r\n}\r\nstatic inline T_3 F_6 ( void )\r\n{\r\nreturn F_7 () ;\r\n}\r\nstatic void F_8 ( T_3 V_9 , T_2 * V_10 )\r\n{\r\nunsigned V_11 = F_9 ( V_9 ) ;\r\nF_1 () ;\r\nif ( V_11 < V_12 )\r\nV_10 [ V_11 ] ++ ;\r\nelse\r\nV_10 [ V_12 ] ++ ;\r\n}\r\nstatic inline void F_10 ( T_3 V_13 )\r\n{\r\nT_2 V_9 = F_7 () - V_13 ;\r\nF_8 ( V_9 , V_4 . V_14 ) ;\r\nV_4 . V_15 += V_9 ;\r\n}\r\nstatic inline void F_5 ( enum V_5 V_6 , T_2 V_7 )\r\n{\r\n}\r\nstatic inline T_3 F_6 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic inline void F_10 ( T_3 V_13 )\r\n{\r\n}\r\nT_4 void F_11 ( struct V_16 * V_17 , T_5 V_18 )\r\n{\r\nint V_19 = F_12 ( V_20 ) ;\r\nstruct V_21 * V_22 = & F_13 ( V_23 ) ;\r\nint V_24 = F_14 () ;\r\nT_3 V_13 ;\r\nunsigned long V_25 ;\r\nif ( V_19 == - 1 )\r\nreturn;\r\nV_13 = F_6 () ;\r\nF_15 ( V_25 ) ;\r\nV_22 -> V_17 = NULL ;\r\nF_16 () ;\r\nV_22 -> V_18 = V_18 ;\r\nF_16 () ;\r\nV_22 -> V_17 = V_17 ;\r\nF_17 ( V_24 , & V_26 ) ;\r\nF_5 ( V_27 , 1 ) ;\r\nF_18 ( V_19 ) ;\r\nF_19 () ;\r\nF_20 ( V_17 ) ;\r\nif ( F_2 ( V_17 -> V_28 . V_29 ) == V_18 ) {\r\nF_5 ( V_30 , 1 ) ;\r\ngoto V_31;\r\n}\r\nF_21 ( V_25 ) ;\r\nF_22 ( V_19 ) ;\r\nF_5 ( V_32 , ! F_23 ( V_19 ) ) ;\r\nF_15 ( V_25 ) ;\r\nF_24 ( V_19 ) ;\r\nV_31:\r\nF_25 ( V_24 , & V_26 ) ;\r\nV_22 -> V_17 = NULL ;\r\nF_21 ( V_25 ) ;\r\nF_10 ( V_13 ) ;\r\n}\r\nstatic void F_26 ( struct V_16 * V_17 , T_5 V_33 )\r\n{\r\nint V_24 ;\r\nF_5 ( V_34 , 1 ) ;\r\nF_27 (cpu, &waiting_cpus) {\r\nconst struct V_21 * V_22 = & F_28 ( V_23 , V_24 ) ;\r\nif ( F_2 ( V_22 -> V_17 ) == V_17 &&\r\nF_2 ( V_22 -> V_18 ) == V_33 ) {\r\nF_5 ( V_35 , 1 ) ;\r\nF_29 ( V_24 , V_36 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic T_6 F_30 ( int V_19 , void * V_37 )\r\n{\r\nF_31 () ;\r\nreturn V_38 ;\r\n}\r\nvoid F_32 ( int V_24 )\r\n{\r\nint V_19 ;\r\nchar * V_39 ;\r\nif ( ! V_40 )\r\nreturn;\r\nF_33 ( F_28 ( V_20 , V_24 ) >= 0 , L_1 ,\r\nV_24 , F_28 ( V_20 , V_24 ) ) ;\r\nV_39 = F_34 ( V_41 , L_2 , V_24 ) ;\r\nV_19 = F_35 ( V_36 ,\r\nV_24 ,\r\nF_30 ,\r\nV_42 | V_43 ,\r\nV_39 ,\r\nNULL ) ;\r\nif ( V_19 >= 0 ) {\r\nF_36 ( V_19 ) ;\r\nF_28 ( V_20 , V_24 ) = V_19 ;\r\nF_28 ( V_44 , V_24 ) = V_39 ;\r\n}\r\nF_37 ( L_3 , V_24 , V_19 ) ;\r\n}\r\nvoid F_38 ( int V_24 )\r\n{\r\nif ( ! V_40 )\r\nreturn;\r\nF_39 ( F_28 ( V_20 , V_24 ) , NULL ) ;\r\nF_28 ( V_20 , V_24 ) = - 1 ;\r\nF_40 ( F_28 ( V_44 , V_24 ) ) ;\r\nF_28 ( V_44 , V_24 ) = NULL ;\r\n}\r\nvoid T_7 F_41 ( void )\r\n{\r\nif ( ! V_40 ) {\r\nF_37 ( V_45 L_4 ) ;\r\nreturn;\r\n}\r\nF_37 ( V_45 L_5 ) ;\r\nV_46 . V_47 = F_42 ( F_11 ) ;\r\nV_46 . V_48 = F_26 ;\r\n}\r\nstatic T_7 int F_43 ( void )\r\n{\r\nif ( ! V_40 )\r\nreturn 0 ;\r\nif ( ! F_44 () )\r\nreturn 0 ;\r\nF_45 ( & V_49 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_7 int F_46 ( char * V_50 )\r\n{\r\nV_40 = false ;\r\nreturn 0 ;\r\n}\r\nstatic int T_7 F_47 ( void )\r\n{\r\nstruct V_51 * V_52 = F_48 () ;\r\nif ( V_52 == NULL )\r\nreturn - V_53 ;\r\nif ( ! V_40 )\r\nreturn 0 ;\r\nV_54 = F_49 ( L_6 , V_52 ) ;\r\nF_50 ( L_7 , 0644 , V_54 , & V_3 ) ;\r\nF_51 ( L_8 , 0444 , V_54 ,\r\n& V_4 . V_8 [ V_27 ] ) ;\r\nF_51 ( L_9 , 0444 , V_54 ,\r\n& V_4 . V_8 [ V_30 ] ) ;\r\nF_51 ( L_10 , 0444 , V_54 ,\r\n& V_4 . V_8 [ V_32 ] ) ;\r\nF_51 ( L_11 , 0444 , V_54 ,\r\n& V_4 . V_8 [ V_34 ] ) ;\r\nF_51 ( L_12 , 0444 , V_54 ,\r\n& V_4 . V_8 [ V_35 ] ) ;\r\nF_52 ( L_13 , 0444 , V_54 ,\r\n& V_4 . V_15 ) ;\r\nF_53 ( L_14 , 0444 , V_54 ,\r\nV_4 . V_14 , V_12 + 1 ) ;\r\nreturn 0 ;\r\n}
