Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date             : Fri Apr  8 18:38:17 2016
| Host             : evka-macpro running 64-bit Ubuntu 14.04.4 LTS
| Command          : 
| Design           : tamu_ctp7_v7
| Device           : xc7vx690tffg1927-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 6.423 |
| Dynamic (W)              | 5.921 |
| Device Static (W)        | 0.503 |
| Total Off-Chip Power (W) | 0.097 |
| Effective TJA (C/W)      | 0.8   |
| Max Ambient (C)          | 79.6  |
| Junction Temperature (C) | 30.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.213 |      103 |       --- |             --- |
| Slice Logic              |     0.050 |    55535 |       --- |             --- |
|   LUT as Logic           |     0.041 |    17385 |    433200 |            4.01 |
|   Register               |     0.004 |    28812 |    866400 |            3.33 |
|   CARRY4                 |     0.004 |     1992 |    108300 |            1.84 |
|   F7/F8 Muxes            |    <0.001 |      539 |    433200 |            0.12 |
|   LUT as Shift Register  |    <0.001 |      396 |    174200 |            0.23 |
|   Others                 |    <0.001 |     3326 |       --- |             --- |
|   LUT as Distributed RAM |    <0.001 |       72 |    174200 |            0.04 |
| Signals                  |     0.080 |    42346 |       --- |             --- |
| Block RAM                |     0.018 |       36 |      1470 |            2.45 |
| MMCM                     |     0.410 |        4 |        20 |           20.00 |
| I/O                      |     0.513 |       42 |       600 |            7.00 |
| GTH                      |     4.539 |       36 |       --- |             --- |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.503 |          |           |                 |
| Total                    |     6.326 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.725 |       1.491 |      0.234 |
| Vccaux    |       1.800 |     0.348 |       0.294 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.267 |       0.266 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.001 |      0.007 |
| MGTAVcc   |       1.000 |     2.275 |       2.179 |      0.096 |
| MGTAVtt   |       1.200 |     1.060 |       1.035 |      0.025 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                            | Domain                                                                                                                                                  | Constraint (ns) |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| axi_c2c_selio_rx_clk_in                                                          | axi_c2c_zynq_to_v7_clk                                                                                                                                  |             5.0 |
| clk_200_diff_in_clk_p                                                            | clk_200_diff_in_clk_p                                                                                                                                   |             5.0 |
| clk_40_ttc_p_i                                                                   | clk_40_ttc_p_i                                                                                                                                          |            24.7 |
| clk_out                                                                          | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out  |             5.0 |
| clk_out1_v7_bd_clk_wiz_0_0                                                       | i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0                                                                                                       |             5.0 |
| clk_out2_v7_bd_clk_wiz_0_0                                                       | i_v7_bd/clk_wiz_0/inst/clk_out2_v7_bd_clk_wiz_0_0                                                                                                       |            20.0 |
| clkfbout                                                                         | i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clkfbout |             5.0 |
| clkfbout_1                                                                       | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkfbout                        |            12.5 |
| clkfbout_v7_bd_clk_wiz_0_0                                                       | i_v7_bd/clk_wiz_0/inst/clkfbout_v7_bd_clk_wiz_0_0                                                                                                       |             5.0 |
| clkout0                                                                          | i_gth_wrapper/i_gth_clk_bufs/gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i/clkout0                         |             4.2 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                                              |            60.0 |
| i_gth_wrapper/gen_gth_single[0].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[0].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[0][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[0].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/TXOUTCLK  | i_gth_wrapper/gen_gth_single[0].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[0][txoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[10].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[10].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[10][rxoutclk]                                                      |             6.2 |
| i_gth_wrapper/gen_gth_single[11].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[11].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[11][rxoutclk]                                                      |             6.2 |
| i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[12][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/TXOUTCLK | i_gth_wrapper/gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[12][txoutclk]                                                      |             6.2 |
| i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[13][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[14][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[15][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[16][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[17][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[18][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[19][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[1].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[1].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[1][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[20][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[21][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[22][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[23][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[24][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[25][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[26][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[27][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[28][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[29][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[2].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[2].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[2][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[30][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[31][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[32][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[33][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[34][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/i_gthe2/RXOUTCLK | i_gth_wrapper/gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g/gth_gt_clk_out_arr_i[35][rxoutclk]                                                      |             4.2 |
| i_gth_wrapper/gen_gth_single[3].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[3].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[3][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[4].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[4].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[4][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[5].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[5].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[5][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[6].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[6].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[6][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[7].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[7].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[7][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[8].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[8].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[8][rxoutclk]                                                        |             6.2 |
| i_gth_wrapper/gen_gth_single[9].gen_gth_3p2g.i_gth_single_3p2g/i_gthe2/RXOUTCLK  | i_gth_wrapper/gen_gth_single[9].gen_gth_3p2g.i_gth_single_3p2g/gth_gt_clk_out_arr_i[9][rxoutclk]                                                        |             6.2 |
| refclk_B_0_p_i[1]                                                                | refclk_B_0_p_i[1]                                                                                                                                       |             6.2 |
| refclk_B_0_p_i[2]                                                                | refclk_B_0_p_i[2]                                                                                                                                       |             6.2 |
| refclk_B_0_p_i[3]                                                                | refclk_B_0_p_i[3]                                                                                                                                       |             6.2 |
| refclk_B_1_p_i[1]                                                                | refclk_B_1_p_i[1]                                                                                                                                       |             6.2 |
| refclk_B_1_p_i[2]                                                                | refclk_B_1_p_i[2]                                                                                                                                       |             6.2 |
| refclk_B_1_p_i[3]                                                                | refclk_B_1_p_i[3]                                                                                                                                       |             6.2 |
| refclk_F_0_p_i[0]                                                                | refclk_F_0_p_i[0]                                                                                                                                       |             6.2 |
| refclk_F_0_p_i[1]                                                                | refclk_F_0_p_i[1]                                                                                                                                       |             6.2 |
| refclk_F_0_p_i[2]                                                                | refclk_F_0_p_i[2]                                                                                                                                       |             6.2 |
| refclk_F_0_p_i[3]                                                                | refclk_F_0_p_i[3]                                                                                                                                       |             6.2 |
| refclk_F_1_p_i[0]                                                                | refclk_F_1_p_i[0]                                                                                                                                       |             6.2 |
| refclk_F_1_p_i[1]                                                                | refclk_F_1_p_i[1]                                                                                                                                       |             6.2 |
| refclk_F_1_p_i[2]                                                                | refclk_F_1_p_i[2]                                                                                                                                       |             6.2 |
| refclk_F_1_p_i[3]                                                                | refclk_F_1_p_i[3]                                                                                                                                       |             6.2 |
| s_clk_40                                                                         | i_ctp7_ttc/i_ctp7_ttc_clocks/s_clk_40                                                                                                                   |            24.7 |
| s_clkfbout                                                                       | i_ctp7_ttc/i_ctp7_ttc_clocks/s_clkfbout                                                                                                                 |            24.7 |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                             | Power (W) |
+--------------------------------------------------------------------------------------------------+-----------+
| tamu_ctp7_v7                                                                                     |     5.823 |
|   dbg_hub                                                                                        |     0.002 |
|     inst                                                                                         |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                                       |     0.002 |
|         U_ICON_INTERFACE                                                                         |     0.001 |
|           U_CMD1                                                                                 |    <0.001 |
|           U_CMD2                                                                                 |    <0.001 |
|           U_CMD3                                                                                 |    <0.001 |
|           U_CMD4                                                                                 |    <0.001 |
|           U_CMD5                                                                                 |    <0.001 |
|           U_CMD6_RD                                                                              |    <0.001 |
|             U_RD_FIFO                                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst                                              |    <0.001 |
|                 inst_fifo_gen                                                                    |    <0.001 |
|                   gconvfifo.rf                                                                   |    <0.001 |
|                     grf.rf                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gr1.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                         gwas.wsts                                                                |    <0.001 |
|                         wpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                         gdm.dm                                                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                                      |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|           U_CMD6_WR                                                                              |    <0.001 |
|             U_WR_FIFO                                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst                                              |    <0.001 |
|                 inst_fifo_gen                                                                    |    <0.001 |
|                   gconvfifo.rf                                                                   |    <0.001 |
|                     grf.rf                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                         gwas.wsts                                                                |    <0.001 |
|                         wpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                         gdm.dm                                                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                                      |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|           U_CMD7_CTL                                                                             |    <0.001 |
|           U_CMD7_STAT                                                                            |    <0.001 |
|           U_STATIC_STATUS                                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                                          |    <0.001 |
|           U_TIMER                                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                            |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                       |    <0.001 |
|       CORE_XSDB.U_ICON                                                                           |    <0.001 |
|         U_CMD                                                                                    |    <0.001 |
|         U_STAT                                                                                   |    <0.001 |
|         U_SYNC                                                                                   |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                     |    <0.001 |
|   gen_io_link_3p2g_demo[0].optohybrid_single_inst                                                |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[10].optohybrid_single_inst                                               |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[11].optohybrid_single_inst                                               |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[1].optohybrid_single_inst                                                |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[2].optohybrid_single_inst                                                |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[3].optohybrid_single_inst                                                |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[4].optohybrid_single_inst                                                |     0.007 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[5].optohybrid_single_inst                                                |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.002 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[6].optohybrid_single_inst                                                |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[7].optohybrid_single_inst                                                |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[8].optohybrid_single_inst                                                |     0.007 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   gen_io_link_3p2g_demo[9].optohybrid_single_inst                                                |     0.006 |
|     fifo_gtx_rx_inst                                                                             |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwas.wsts                                                                        |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     fifo_gtx_tx_inst                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 gras.rsts                                                                        |    <0.001 |
|                 grhf.rhf                                                                         |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |     0.000 |
|                 gwas.wsts                                                                        |     0.000 |
|                 wpntr                                                                            |     0.000 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnativebmg.native_blk_mem_gen                                                |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|               rstblk                                                                             |    <0.001 |
|     link_rx_tracking_inst                                                                        |     0.001 |
|     link_tx_tracking_inst                                                                        |     0.003 |
|   i_ctp7_ttc                                                                                     |     0.113 |
|     i_ctp7_ttc_clocks                                                                            |     0.108 |
|     i_ttc_cmd                                                                                    |     0.004 |
|       i_ttc_decoder                                                                              |    <0.001 |
|   i_drp_controller                                                                               |     0.007 |
|   i_gth_register_file                                                                            |     0.085 |
|   i_gth_wrapper                                                                                  |     4.742 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[0].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[1].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[2].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |    <0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |     0.002 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[3].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |     0.002 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |     0.002 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[4].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[5].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |     0.002 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[6].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |     0.002 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[7].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_rxresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[0].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_rxresetfsm                                   |     0.002 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[1].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_rxresetfsm                                   |     0.002 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[2].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_rxresetfsm                                   |     0.002 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_RXRESETDONE                                                                           |    <0.001 |
|       sync_data_valid                                                                            |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_rx_fsm_reset_done_int                                                                 |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gt_txresetfsm                                   |     0.001 |
|       sync_CPLLLOCK                                                                              |    <0.001 |
|       sync_TXRESETDONE                                                                           |    <0.001 |
|       sync_mmcm_lock_reclocked                                                                   |    <0.001 |
|       sync_run_phase_alignment_int                                                               |    <0.001 |
|       sync_time_out_wait_bypass                                                                  |    <0.001 |
|       sync_tx_fsm_reset_done_int                                                                 |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_gth_single_tx_manual_phase_align                |    <0.001 |
|       cdc[0].sync_TXDLYSRESETDONE                                                                |    <0.001 |
|       cdc[0].sync_TXPHALIGNDONE                                                                  |    <0.001 |
|       cdc[0].sync_TXPHINITDONE                                                                   |    <0.001 |
|     gen_gt_resetfsm[8].gen_txresetfsm_inner[3].i_rx_auto_phase_align                             |    <0.001 |
|       sync_DLYSRESETDONE                                                                         |    <0.001 |
|       sync_PHALIGNDONE                                                                           |    <0.001 |
|     gen_gth_single[0].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[10].gen_gth_3p2g.i_gth_single_3p2g                                            |     0.109 |
|     gen_gth_single[11].gen_gth_3p2g.i_gth_single_3p2g                                            |     0.109 |
|     gen_gth_single[12].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[13].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[14].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[15].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[16].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[17].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[18].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[19].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[1].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[20].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[21].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[22].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[23].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[24].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[25].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[26].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[27].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[28].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[29].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[2].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[30].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[31].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[32].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[33].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[34].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[35].gen_gth_4p8g.i_gth_single_4p8g                                            |     0.135 |
|     gen_gth_single[3].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[4].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[5].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[6].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[7].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[8].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     gen_gth_single[9].gen_gth_3p2g.i_gth_single_3p2g                                             |     0.109 |
|     i_gth_clk_bufs                                                                               |     0.105 |
|       gen_bufh_outclks[12].gen_gth_4p8g_txuserclk.gen_gth_4p8g_txuserclk_master.txoutclk_mmcm0_i |     0.095 |
|   i_io_link_4p8g_demo_ctrl                                                                       |     0.027 |
|     i_ila_4p8g                                                                                   |     0.013 |
|       U0                                                                                         |     0.013 |
|         ila_core_inst                                                                            |     0.011 |
|           ila_trace_memory_inst                                                                  |     0.002 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                             |     0.002 |
|               inst_blk_mem_gen                                                                   |     0.002 |
|                 gnativebmg.native_blk_mem_gen                                                    |     0.002 |
|                   valid.cstr                                                                     |     0.002 |
|                     ramloop[0].ram.r                                                             |    <0.001 |
|                       prim_noinit.ram                                                            |    <0.001 |
|                     ramloop[1].ram.r                                                             |     0.001 |
|                       prim_noinit.ram                                                            |     0.001 |
|           u_ila_cap_ctrl                                                                         |     0.002 |
|             U_CDONE                                                                              |    <0.001 |
|             U_NS0                                                                                |    <0.001 |
|             U_NS1                                                                                |    <0.001 |
|             u_cap_addrgen                                                                        |     0.002 |
|               U_CMPRESET                                                                         |    <0.001 |
|               u_cap_sample_counter                                                               |    <0.001 |
|                 U_SCE                                                                            |    <0.001 |
|                 U_SCMPCE                                                                         |    <0.001 |
|                 U_SCRST                                                                          |    <0.001 |
|                 u_scnt_cmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                     DUT                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                   |    <0.001 |
|                         u_srlB                                                                   |    <0.001 |
|                         u_srlC                                                                   |    <0.001 |
|                         u_srlD                                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                   |    <0.001 |
|                         u_srlB                                                                   |    <0.001 |
|                         u_srlC                                                                   |    <0.001 |
|                         u_srlD                                                                   |    <0.001 |
|               u_cap_window_counter                                                               |    <0.001 |
|                 U_WCE                                                                            |    <0.001 |
|                 U_WHCMPCE                                                                        |    <0.001 |
|                 U_WLCMPCE                                                                        |    <0.001 |
|                 u_wcnt_hcmp                                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                     DUT                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                   |    <0.001 |
|                         u_srlB                                                                   |    <0.001 |
|                         u_srlC                                                                   |    <0.001 |
|                         u_srlD                                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                   |    <0.001 |
|                         u_srlB                                                                   |    <0.001 |
|                         u_srlC                                                                   |    <0.001 |
|                         u_srlD                                                                   |    <0.001 |
|                 u_wcnt_lcmp                                                                      |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                     DUT                                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                   |    <0.001 |
|                         u_srlB                                                                   |    <0.001 |
|                         u_srlC                                                                   |    <0.001 |
|                         u_srlD                                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                   |    <0.001 |
|                         u_srlB                                                                   |    <0.001 |
|                         u_srlC                                                                   |    <0.001 |
|                         u_srlD                                                                   |    <0.001 |
|           u_ila_regs                                                                             |     0.003 |
|             MU_SRL[0].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                 |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                 |    <0.001 |
|             U_XSDB_SLAVE                                                                         |    <0.001 |
|             reg_15                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_16                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_17                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_18                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_19                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_1a                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_6                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_7                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_8                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|             reg_80                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_81                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_82                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_83                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_84                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_85                                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_887                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|             reg_88d                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|             reg_890                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|             reg_9                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|             reg_srl_fff                                                                          |    <0.001 |
|             reg_stream_ffd                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|             reg_stream_ffe                                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|           u_ila_reset_ctrl                                                                       |    <0.001 |
|             arm_detection_inst                                                                   |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                          |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                          |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                         |    <0.001 |
|             halt_detection_inst                                                                  |    <0.001 |
|           u_trig                                                                                 |     0.002 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                       |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                 DUT                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                     u_srlA                                                                       |    <0.001 |
|                     u_srlB                                                                       |    <0.001 |
|                     u_srlC                                                                       |    <0.001 |
|                     u_srlD                                                                       |    <0.001 |
|             U_TM                                                                                 |     0.002 |
|               N_DDR_MODE.G_NMU[0].U_M                                                            |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |     0.001 |
|                   DUT                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                       u_srlA                                                                     |    <0.001 |
|                       u_srlB                                                                     |    <0.001 |
|                       u_srlC                                                                     |    <0.001 |
|                       u_srlD                                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                       u_srlA                                                                     |    <0.001 |
|                       u_srlB                                                                     |    <0.001 |
|                       u_srlC                                                                     |    <0.001 |
|                       u_srlD                                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                       u_srlA                                                                     |    <0.001 |
|                       u_srlB                                                                     |    <0.001 |
|                       u_srlC                                                                     |    <0.001 |
|                       u_srlD                                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                       u_srlA                                                                     |    <0.001 |
|                       u_srlB                                                                     |    <0.001 |
|                       u_srlC                                                                     |    <0.001 |
|                       u_srlD                                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                   DUT                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                       u_srlA                                                                     |    <0.001 |
|                       u_srlB                                                                     |    <0.001 |
|                       u_srlC                                                                     |    <0.001 |
|                       u_srlD                                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                   DUT                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                       u_srlA                                                                     |    <0.001 |
|                       u_srlB                                                                     |    <0.001 |
|                       u_srlC                                                                     |    <0.001 |
|                       u_srlD                                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                   DUT                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                       u_srlA                                                                     |    <0.001 |
|                       u_srlB                                                                     |    <0.001 |
|                       u_srlC                                                                     |    <0.001 |
|                       u_srlD                                                                     |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                   DUT                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                       u_srlA                                                                     |    <0.001 |
|                       u_srlB                                                                     |    <0.001 |
|                       u_srlC                                                                     |    <0.001 |
|                       u_srlD                                                                     |    <0.001 |
|           xsdb_memory_read_inst                                                                  |    <0.001 |
|     i_vio_4p8g                                                                                   |     0.001 |
|       inst                                                                                       |     0.001 |
|         DECODER_INST                                                                             |    <0.001 |
|         PROBE_IN_INST                                                                            |    <0.001 |
|         PROBE_OUT_ALL_INST                                                                       |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                                         |    <0.001 |
|         U_XSDB_SLAVE                                                                             |    <0.001 |
|   i_register_file                                                                                |     0.002 |
|     i_pulse_extend_1                                                                             |    <0.001 |
|     i_pulse_extend_2                                                                             |    <0.001 |
|   i_v7_bd                                                                                        |     0.744 |
|     axi_bram_ctrl_0                                                                              |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                               |    <0.001 |
|           GEN_AXI4.I_FULL_AXI                                                                    |    <0.001 |
|             GEN_ARB.I_SNG_PORT                                                                   |    <0.001 |
|             I_RD_CHNL                                                                            |    <0.001 |
|               I_WRAP_BRST                                                                        |    <0.001 |
|             I_WR_CHNL                                                                            |    <0.001 |
|               I_WRAP_BRST                                                                        |    <0.001 |
|     axi_bram_ctrl_drp                                                                            |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                               |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                |    <0.001 |
|     axi_bram_ctrl_gth_reg_file                                                                   |     0.004 |
|       U0                                                                                         |     0.004 |
|         gext_inst.abcv4_0_ext_inst                                                               |     0.004 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                |     0.004 |
|     axi_bram_ctrl_reg_file                                                                       |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                               |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                |    <0.001 |
|     axi_bram_ctrl_rx_ram                                                                         |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                               |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                |    <0.001 |
|     axi_bram_ctrl_tx_ram                                                                         |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                               |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                                |    <0.001 |
|     axi_chip2chip_0                                                                              |     0.611 |
|       inst                                                                                       |     0.611 |
|         axi_lite_slave_gen.axi_chip2chip_lite_slave_inst                                         |     0.004 |
|           arch_reg_slice_inst                                                                    |    <0.001 |
|           awch_reg_slice_inst                                                                    |    <0.001 |
|           axi_chip2chip_lite_decoder_inst                                                        |    <0.001 |
|           axi_chip2chip_lite_slave_rx_fifo                                                       |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                        |     0.002 |
|               U0                                                                                 |     0.002 |
|                 inst_fifo_gen                                                                    |     0.002 |
|                   gconvfifo.rf                                                                   |     0.002 |
|                     grf.rf                                                                       |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gr1.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                         gwas.wsts                                                                |    <0.001 |
|                         wpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                         gdm.dm                                                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                                                       |    <0.001 |
|                           RAM_reg_0_15_12_17                                                     |    <0.001 |
|                           RAM_reg_0_15_18_19                                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                                      |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|           axi_chip2chip_lite_slave_tx_fifo                                                       |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                        |     0.002 |
|               U0                                                                                 |     0.002 |
|                 inst_fifo_gen                                                                    |     0.002 |
|                   gconvfifo.rf                                                                   |     0.002 |
|                     grf.rf                                                                       |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gr1.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                         gwas.gpf.wrpf                                                            |    <0.001 |
|                         gwas.wsts                                                                |    <0.001 |
|                         wpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                         gdm.dm                                                                   |    <0.001 |
|                           RAM_reg_0_15_0_5                                                       |    <0.001 |
|                           RAM_reg_0_15_12_17                                                     |    <0.001 |
|                           RAM_reg_0_15_18_19                                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                                      |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|           axi_chip2chip_lite_tx_tdm_inst                                                         |    <0.001 |
|           wch_reg_slice_inst                                                                     |    <0.001 |
|         axi_lite_slave_gen.reset_sync_lite_slv                                                   |    <0.001 |
|         slave_fpga_gen.axi_chip2chip_slave_inst                                                  |     0.011 |
|           axi_chip2chip_ar_fifo_inst                                                             |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                        |     0.002 |
|               U0                                                                                 |     0.002 |
|                 inst_fifo_gen                                                                    |     0.002 |
|                   gconvfifo.rf                                                                   |     0.002 |
|                     grf.rf                                                                       |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |     0.001 |
|                         gsync_stage[1].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gr1.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                         gwas.gpf.wrpf                                                            |    <0.001 |
|                         gwas.wsts                                                                |    <0.001 |
|                         wpntr                                                                    |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|             axi_chip2chip_packer_inst                                                            |    <0.001 |
|           axi_chip2chip_aw_fifo_inst                                                             |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                        |     0.002 |
|               U0                                                                                 |     0.002 |
|                 inst_fifo_gen                                                                    |     0.002 |
|                   gconvfifo.rf                                                                   |     0.002 |
|                     grf.rf                                                                       |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |     0.001 |
|                         gsync_stage[1].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gr1.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                         gwas.gpf.wrpf                                                            |    <0.001 |
|                         gwas.wsts                                                                |    <0.001 |
|                         wpntr                                                                    |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|             axi_chip2chip_packer_inst                                                            |    <0.001 |
|           axi_chip2chip_b_fifo_inst                                                              |    <0.001 |
|             axi_chip2chip_async_fifo_inst                                                        |    <0.001 |
|               U0                                                                                 |    <0.001 |
|                 inst_fifo_gen                                                                    |    <0.001 |
|                   gconvfifo.rf                                                                   |    <0.001 |
|                     grf.rf                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gr1.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |     0.000 |
|                         gwas.wsts                                                                |     0.000 |
|                         wpntr                                                                    |     0.000 |
|                       gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                         gdm.dm                                                                   |    <0.001 |
|                           RAM_reg_0_63_0_2                                                       |    <0.001 |
|                           RAM_reg_128_191_0_2                                                    |    <0.001 |
|                           RAM_reg_192_255_0_2                                                    |    <0.001 |
|                           RAM_reg_64_127_0_2                                                     |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|           axi_chip2chip_ch0_ctrl_inst                                                            |     0.001 |
|             axi_chip2chip_sync_cell_intr_in_inst                                                 |    <0.001 |
|           axi_chip2chip_decoder_inst                                                             |    <0.001 |
|           axi_chip2chip_r_fifo_inst                                                              |     0.001 |
|             axi_chip2chip_async_fifo_inst                                                        |    <0.001 |
|               U0                                                                                 |    <0.001 |
|                 inst_fifo_gen                                                                    |    <0.001 |
|                   gconvfifo.rf                                                                   |    <0.001 |
|                     grf.rf                                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gr1.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                           c0                                                                     |    <0.001 |
|                           c1                                                                     |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |     0.000 |
|                         gwas.wsts                                                                |     0.000 |
|                         wpntr                                                                    |     0.000 |
|                       gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                 |    <0.001 |
|                           inst_blk_mem_gen                                                       |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                               valid.cstr                                                         |    <0.001 |
|                                 ramloop[0].ram.r                                                 |    <0.001 |
|                                   prim_noinit.ram                                                |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|             axi_chip2chip_unpacker_inst                                                          |    <0.001 |
|           axi_chip2chip_tdm_inst                                                                 |    <0.001 |
|           axi_chip2chip_w_fifo_inst                                                              |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                        |     0.002 |
|               U0                                                                                 |     0.002 |
|                 inst_fifo_gen                                                                    |     0.002 |
|                   gconvfifo.rf                                                                   |     0.002 |
|                     grf.rf                                                                       |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                 |     0.001 |
|                         gsync_stage[1].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[3].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[4].wr_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].rd_stg_inst                                               |    <0.001 |
|                         gsync_stage[5].wr_stg_inst                                               |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                         gr1.rfwft                                                                |    <0.001 |
|                         gras.rsts                                                                |    <0.001 |
|                           c0                                                                     |    <0.001 |
|                           c1                                                                     |    <0.001 |
|                         rpntr                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                         gwas.gpf.wrpf                                                            |    <0.001 |
|                         gwas.wsts                                                                |    <0.001 |
|                           c1                                                                     |    <0.001 |
|                           c2                                                                     |    <0.001 |
|                         wpntr                                                                    |    <0.001 |
|                       rstblk                                                                     |    <0.001 |
|             axi_chip2chip_packer_inst                                                            |    <0.001 |
|         slave_fpga_gen.axi_chip2chip_slave_phy_inst                                              |     0.595 |
|           axi_chip2chip_phy_init_inst                                                            |    <0.001 |
|             axi_chip2chip_sync_cell_inst                                                         |    <0.001 |
|           slave_sio_phy.axi_chip2chip_phy_calib_inst                                             |     0.006 |
|           slave_sio_phy.axi_chip2chip_sio_input_inst                                             |     0.505 |
|             axi_chip2chip_clk_gen_inst                                                           |     0.130 |
|           slave_sio_phy.axi_chip2chip_sio_output_inst                                            |     0.084 |
|           slave_sio_phy.rx_reset_sync_inst                                                       |    <0.001 |
|     axi_interconnect_0                                                                           |     0.008 |
|       m00_couplers                                                                               |     0.001 |
|         auto_pc                                                                                  |     0.001 |
|           inst                                                                                   |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                 |     0.001 |
|               RD.ar_channel_0                                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|                   wrap_cmd_0                                                                     |    <0.001 |
|               RD.r_channel_0                                                                     |    <0.001 |
|                 rd_data_fifo_0                                                                   |    <0.001 |
|                 transaction_fifo_0                                                               |    <0.001 |
|               SI_REG                                                                             |    <0.001 |
|                 ar_pipe                                                                          |    <0.001 |
|                 aw_pipe                                                                          |    <0.001 |
|                 b_pipe                                                                           |    <0.001 |
|                 r_pipe                                                                           |    <0.001 |
|               WR.aw_channel_0                                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|                   wrap_cmd_0                                                                     |    <0.001 |
|               WR.b_channel_0                                                                     |    <0.001 |
|                 bid_fifo_0                                                                       |    <0.001 |
|                 bresp_fifo_0                                                                     |    <0.001 |
|       m02_couplers                                                                               |     0.001 |
|         auto_pc                                                                                  |     0.001 |
|           inst                                                                                   |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                 |     0.001 |
|               RD.ar_channel_0                                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|                   wrap_cmd_0                                                                     |    <0.001 |
|               RD.r_channel_0                                                                     |    <0.001 |
|                 rd_data_fifo_0                                                                   |    <0.001 |
|                 transaction_fifo_0                                                               |    <0.001 |
|               SI_REG                                                                             |    <0.001 |
|                 ar_pipe                                                                          |    <0.001 |
|                 aw_pipe                                                                          |    <0.001 |
|                 b_pipe                                                                           |    <0.001 |
|                 r_pipe                                                                           |    <0.001 |
|               WR.aw_channel_0                                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|                   wrap_cmd_0                                                                     |    <0.001 |
|               WR.b_channel_0                                                                     |    <0.001 |
|                 bid_fifo_0                                                                       |    <0.001 |
|                 bresp_fifo_0                                                                     |    <0.001 |
|       m03_couplers                                                                               |     0.001 |
|         auto_pc                                                                                  |     0.001 |
|           inst                                                                                   |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                 |     0.001 |
|               RD.ar_channel_0                                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|                   wrap_cmd_0                                                                     |    <0.001 |
|               RD.r_channel_0                                                                     |    <0.001 |
|                 rd_data_fifo_0                                                                   |    <0.001 |
|                 transaction_fifo_0                                                               |    <0.001 |
|               SI_REG                                                                             |    <0.001 |
|                 ar_pipe                                                                          |    <0.001 |
|                 aw_pipe                                                                          |    <0.001 |
|                 b_pipe                                                                           |    <0.001 |
|                 r_pipe                                                                           |    <0.001 |
|               WR.aw_channel_0                                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|                   wrap_cmd_0                                                                     |    <0.001 |
|               WR.b_channel_0                                                                     |    <0.001 |
|                 bid_fifo_0                                                                       |    <0.001 |
|                 bresp_fifo_0                                                                     |    <0.001 |
|       m04_couplers                                                                               |     0.001 |
|         auto_pc                                                                                  |     0.001 |
|           inst                                                                                   |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                 |     0.001 |
|               RD.ar_channel_0                                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|                   wrap_cmd_0                                                                     |    <0.001 |
|               RD.r_channel_0                                                                     |    <0.001 |
|                 rd_data_fifo_0                                                                   |    <0.001 |
|                 transaction_fifo_0                                                               |    <0.001 |
|               SI_REG                                                                             |    <0.001 |
|                 ar_pipe                                                                          |    <0.001 |
|                 aw_pipe                                                                          |    <0.001 |
|                 b_pipe                                                                           |    <0.001 |
|                 r_pipe                                                                           |    <0.001 |
|               WR.aw_channel_0                                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|                   wrap_cmd_0                                                                     |    <0.001 |
|               WR.b_channel_0                                                                     |    <0.001 |
|                 bid_fifo_0                                                                       |    <0.001 |
|                 bresp_fifo_0                                                                     |    <0.001 |
|       m05_couplers                                                                               |    <0.001 |
|         auto_pc                                                                                  |    <0.001 |
|           inst                                                                                   |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                 |    <0.001 |
|               RD.ar_channel_0                                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|               RD.r_channel_0                                                                     |    <0.001 |
|                 rd_data_fifo_0                                                                   |    <0.001 |
|                 transaction_fifo_0                                                               |    <0.001 |
|               SI_REG                                                                             |    <0.001 |
|                 ar_pipe                                                                          |    <0.001 |
|                 aw_pipe                                                                          |    <0.001 |
|                 b_pipe                                                                           |    <0.001 |
|                 r_pipe                                                                           |    <0.001 |
|               WR.aw_channel_0                                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|               WR.b_channel_0                                                                     |    <0.001 |
|                 bid_fifo_0                                                                       |    <0.001 |
|                 bresp_fifo_0                                                                     |    <0.001 |
|       m06_couplers                                                                               |    <0.001 |
|         auto_pc                                                                                  |    <0.001 |
|           inst                                                                                   |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                 |    <0.001 |
|               RD.ar_channel_0                                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|               RD.r_channel_0                                                                     |    <0.001 |
|                 rd_data_fifo_0                                                                   |    <0.001 |
|                 transaction_fifo_0                                                               |    <0.001 |
|               SI_REG                                                                             |    <0.001 |
|                 ar_pipe                                                                          |    <0.001 |
|                 aw_pipe                                                                          |    <0.001 |
|                 b_pipe                                                                           |    <0.001 |
|                 r_pipe                                                                           |    <0.001 |
|               WR.aw_channel_0                                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                                     |    <0.001 |
|                 cmd_translator_0                                                                 |    <0.001 |
|                   incr_cmd_0                                                                     |    <0.001 |
|               WR.b_channel_0                                                                     |    <0.001 |
|                 bid_fifo_0                                                                       |    <0.001 |
|                 bresp_fifo_0                                                                     |    <0.001 |
|       s00_couplers                                                                               |     0.000 |
|         auto_pc                                                                                  |     0.000 |
|       xbar                                                                                       |     0.002 |
|         inst                                                                                     |     0.002 |
|           gen_samd.crossbar_samd                                                                 |     0.002 |
|             addr_arbiter_ar                                                                      |    <0.001 |
|             addr_arbiter_aw                                                                      |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                   |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|               r_pipe                                                                             |    <0.001 |
|             gen_master_slots[10].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|             gen_master_slots[11].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|             gen_master_slots[12].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|             gen_master_slots[13].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|             gen_master_slots[14].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|             gen_master_slots[15].reg_slice_mi                                                    |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|               r_pipe                                                                             |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|               r_pipe                                                                             |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|               r_pipe                                                                             |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|               r_pipe                                                                             |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|               r_pipe                                                                             |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|               r_pipe                                                                             |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|               r_pipe                                                                             |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|             gen_master_slots[9].reg_slice_mi                                                     |    <0.001 |
|               b_pipe                                                                             |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                      |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                     |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                       |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                       |    <0.001 |
|               wrouter_aw_fifo                                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[4].srl_nx1                                                   |    <0.001 |
|             splitter_aw_mi                                                                       |    <0.001 |
|     blk_mem_gen_0                                                                                |     0.003 |
|       U0                                                                                         |     0.003 |
|         inst_blk_mem_gen                                                                         |     0.003 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                         |     0.003 |
|             valid.cstr                                                                           |     0.003 |
|               ramloop[0].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[10].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[11].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[12].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[13].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[14].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[15].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[1].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[2].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[3].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[4].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[5].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[6].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[7].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[8].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|               ramloop[9].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                  |    <0.001 |
|     clk_wiz_0                                                                                    |     0.113 |
|       inst                                                                                       |     0.113 |
|     proc_sys_reset_0                                                                             |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         EXT_LPF                                                                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                              |    <0.001 |
|         SEQ                                                                                      |    <0.001 |
|           SEQ_COUNTER                                                                            |    <0.001 |
|     xadc_wiz_0                                                                                   |     0.002 |
|       U0                                                                                         |     0.002 |
|         AXI_LITE_IPIF_I                                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                     |    <0.001 |
|             I_DECODER                                                                            |    <0.001 |
|         AXI_XADC_CORE_I                                                                          |     0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                                     |    <0.001 |
|         SOFT_RESET_I                                                                             |    <0.001 |
+--------------------------------------------------------------------------------------------------+-----------+


