
---------- Begin Simulation Statistics ----------
final_tick                               5845784647500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 595754                       # Simulator instruction rate (inst/s)
host_mem_usage                               18151408                       # Number of bytes of host memory used
host_op_rate                                   640073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3357.09                       # Real time elapsed on the host
host_tick_rate                              151768776                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000020                       # Number of instructions simulated
sim_ops                                    2148782989                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.509502                       # Number of seconds simulated
sim_ticks                                509501560500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses           2072                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   9                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  31                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     70.00%     70.00% # Class of executed instruction
system.cpu.op_class::IntMult                        1      5.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       391253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        913722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         631873695                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        598482798                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2148782969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.509502                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.509502                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                 2011448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     20118502                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        310771695                       # Number of branches executed
system.switch_cpus.iew.exec_nop               4338652                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.350526                       # Inst execution rate
system.switch_cpus.iew.exec_refs            738605794                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          215097215                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        45117618                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     550621250                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           15                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts     10741121                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    234461653                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2572748312                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     523508579                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     34564348                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2395194910                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         539455                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      17219994                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       18983333                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      17709652                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       284130                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     11289412                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      8829090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2376592220                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2367975687                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.634909                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1508920775                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.323814                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2375004731                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2987876741                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1915732050                       # number of integer regfile writes
system.switch_cpus.ipc                       1.962701                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.962701                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          678      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1625585879     66.90%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     16003048      0.66%     67.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1024562      0.04%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     16194821      0.67%     68.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd      8526727      0.35%     68.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      7677935      0.32%     68.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         2021      0.00%     68.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1051829      0.04%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         2200      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    535916085     22.06%     91.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    217773476      8.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2429759261                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            30484260                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012546                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         7911562     25.95%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             39      0.00%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc         3141      0.01%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             38      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             16      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            46      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       15035331     49.32%     75.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       7534087     24.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2416439232                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   5821039139                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2324515141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2942121375                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2568409645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2429759261                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           15                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    419626656                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1402442                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    324420668                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1016992481                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.389161                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.117970                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    266059389     26.16%     26.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    144677588     14.23%     40.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    171976825     16.91%     57.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    136692811     13.44%     70.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    117522930     11.56%     82.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     80293295      7.90%     90.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     55660070      5.47%     95.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27345609      2.69%     98.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     16763964      1.65%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1016992481                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.384445                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       43803611                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     87358563                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     43460546                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     46192979                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     31972843                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     28594680                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    550621250                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    234461653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5543491999                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles               1019003929                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads             810                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes            272                       # number of predicate regfile writes
system.switch_cpus.timesIdled                  497942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         32971628                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        28071795                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4886017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          658                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9773058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            658                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data    685944287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        685944287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data    685944287                       # number of overall hits
system.cpu.dcache.overall_hits::total       685944287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10047560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10047565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10047560                       # number of overall misses
system.cpu.dcache.overall_misses::total      10047565                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 309683390632                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 309683390632                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 309683390632                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 309683390632                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    695991847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    695991852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    695991847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    695991852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.014436                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014436                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.014436                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014436                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 30821.750816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30821.735478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 30821.750816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30821.735478                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       853976                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1351                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             75226                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.352139                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.066667                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      3471188                       # number of writebacks
system.cpu.dcache.writebacks::total           3471188                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6575865                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6575865                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6575865                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6575865                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3471695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3471695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3471695                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3471695                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  84969123850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84969123850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  84969123850                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84969123850                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004988                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004988                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004988                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004988                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24474.823926                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24474.823926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24474.823926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24474.823926                       # average overall mshr miss latency
system.cpu.dcache.replacements                3471188                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    488398421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       488398421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5907739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5907744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 259039440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 259039440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    494306160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    494306165                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 43847.475405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43847.438295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      3564766                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3564766                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2342973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2342973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  71042465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  71042465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 30321.503918                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30321.503918                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    197545862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      197545862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      4139815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4139815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  50643814132                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50643814132                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    201685677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    201685677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.020526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12233.352005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12233.352005                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      3011099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3011099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1128716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1128716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13926528850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13926528850                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12338.381710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12338.381710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data            4                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            4                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data            6                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            6                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data       136000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       136000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data           10                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           10                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.600000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.600000                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 22666.666667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 22666.666667                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data            6                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            6                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data       130000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       130000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.600000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 21666.666667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 21666.666667                       # average WriteLineReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.962909                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           689415987                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3471700                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            198.581671                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5336283091500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.007541                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.955368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5571406516                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5571406516                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           16                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    355648485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        355648501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           16                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    355648485                       # number of overall hits
system.cpu.icache.overall_hits::total       355648501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      1533686                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1533690                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      1533686                       # number of overall misses
system.cpu.icache.overall_misses::total       1533690                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  19327150498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19327150498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  19327150498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19327150498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    357182171                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    357182191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    357182171                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    357182191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.004294                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004294                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.004294                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004294                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12601.764962                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12601.732096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12601.764962                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12601.732096                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          713                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.281250                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks      1414829                       # number of writebacks
system.cpu.icache.writebacks::total           1414829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       118349                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       118349                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       118349                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       118349                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      1415337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1415337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      1415337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1415337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  17138357498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17138357498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  17138357498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17138357498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003963                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003963                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003963                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003963                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12109.029509                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12109.029509                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12109.029509                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12109.029509                       # average overall mshr miss latency
system.cpu.icache.replacements                1414829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           16                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    355648485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       355648501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      1533686                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1533690                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  19327150498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19327150498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    357182171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    357182191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.004294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12601.764962                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12601.732096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       118349                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       118349                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      1415337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1415337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  17138357498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17138357498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12109.029509                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12109.029509                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.900266                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           357063842                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1415341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            252.281141                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5336283087500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.014442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   511.885824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000028                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2858872869                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2858872869                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5336283097000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 509501550500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst      1414209                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      2938466                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4352675                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst      1414209                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      2938466                       # number of overall hits
system.l2.overall_hits::total                 4352675                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1128                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       520698                       # number of demand (read+write) misses
system.l2.demand_misses::total                 521835                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1128                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       520698                       # number of overall misses
system.l2.overall_misses::total                521835                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     88568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  48068425500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48156994000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     88568500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  48068425500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48156994000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      1415337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3459164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4874510                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1415337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3459164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4874510                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.000797                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.150527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107054                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.000797                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.150527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107054                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78518.173759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92315.364184                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92283.947991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78518.173759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92315.364184                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92283.947991                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       364                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              263783                       # number of writebacks
system.l2.writebacks::total                    263783                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       520692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            521820                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         1044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       520692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           522864                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     77288500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  42861104500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42938393000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     47743122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     77288500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  42861104500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42986136122                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.000797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.150525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.107051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.000797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.150525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107265                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68518.173759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82315.657817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82285.832279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 45730.959770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68518.173759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82315.657817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82212.843344                       # average overall mshr miss latency
system.l2.replacements                         391479                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2113316                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2113316                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2113316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2113316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2772700                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2772700                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2772700                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2772700                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         1044                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           1044                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     47743122                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     47743122                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 45730.959770                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 45730.959770                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1115307                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1115307                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1486                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    123339000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     123339000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1116793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1116793                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.001331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.001331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83000.672948                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83000.672948                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1480                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    108138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    108138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.001325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73066.216216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73066.216216                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      1414209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1414209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     88568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1415337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1415341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.000797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000800                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78518.173759                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78240.724382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     77288500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77288500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.000797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68518.173759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68518.173759                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1823159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1823159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       519212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          519217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  47945086500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  47945086500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2342371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2342376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.221661                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.221663                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92342.023104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92341.133861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       519212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       519212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  42752966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  42752966500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.221661                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.221660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82342.023104                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82342.023104                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data        12503                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             12503                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              28                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data        12531                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         12531                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.002234                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.002234                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       534000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       534000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.002234                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.002234                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   19169                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               19185                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    9                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 56903                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 114243.999750                       # Cycle average of tags in use
system.l2.tags.total_refs                     9773636                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    535053                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.266669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5336283087500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     235.667717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.472592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   168.223170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   749.495368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 113084.140902                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.862764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.871613                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        130920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       120680                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001152                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.998840                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 156903965                       # Number of tag accesses
system.l2.tags.data_accesses                156903965                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    263783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    520687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.043628351652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14602                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14602                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1421391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             249250                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      522433                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     263783                       # Number of write requests accepted
system.mem_ctrls.readBursts                    522433                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   263783                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      49.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                522433                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               263783                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  387525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  133625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  13901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  14609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  14604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  14608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  14604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  14610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  17068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  14606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  14602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  14602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        14602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.776743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.429629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    595.882722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        14601     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::71680-73727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14602                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.060745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.050241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.606288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              693      4.75%      4.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              167      1.14%      5.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11316     77.50%     83.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2416     16.55%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14602                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                33435712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16882112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     65.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  509501510000                       # Total gap between requests
system.mem_ctrls.avgGap                     648042.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        39232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        72192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     33323968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     16878272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 77000.745515871691                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 141691.420786139090                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 65405036.183397524059                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 33127027.095729574561                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          613                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1128                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       520692                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       263783                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     28280520                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     30662858                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  21361195024                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 24880046333302                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     46134.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27183.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     41024.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  94320128.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        39232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        72192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     33324288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      33436288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        72192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     16882112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     16882112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          613                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       520692                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         522442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       263783                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        263783                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher        77001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       141691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     65405664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         65625487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       141691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       142194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     33134564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        33134564                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     33134564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher        77001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       141691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     65405664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        98760051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               522428                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              263723                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        16267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        16040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        16306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        16346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        16000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        16418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        16115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        16622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        16324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        16320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        16224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        16362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        16121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        16003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        16331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        16085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        16178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        16263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8465                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8069                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         8066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         8295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         8082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         8397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         8230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         8134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         8233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         8084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         8206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         8084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         8158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8170                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             12281827826                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1740730096                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21420138402                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23509.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           41001.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              180788                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                877                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            34.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            0.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       604481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    83.233849                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    78.377574                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    33.258750                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       433370     71.69%     71.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       170764     28.25%     99.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          145      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           52      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           61      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           26      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           13      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           41      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       604481                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              33435392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           16878272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               65.623728                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               33.127027                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               23.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    473113119.023902                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    835221115.864782                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   719765018.783966                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  313164684.000027                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 44227311310.227753                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 159163569283.925629                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 56421883831.342239                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  262154028363.224854                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.530374                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 171128986209                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  22903650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 315468914291                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    469507841.711911                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    828853661.865592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   713203996.243166                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  308972641.488028                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 44227311310.227753                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 159215417454.357727                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 56385999630.766533                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  262149266536.720764                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.521028                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 171021317761                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  22903650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 315576582739                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             520962                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       263783                       # Transaction distribution
system.membus.trans_dist::CleanEvict           127469                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1480                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1480                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        520962                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            28                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1436164                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1436164                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     50318400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                50318400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            522470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  522470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              522470                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2064859381                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2752161570                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       369028520                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    236220118                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     21592780                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    185968846                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       177429797                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     95.408344                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        54756162                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         2149                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         4898                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         4364                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          534                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    421381577                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     18750428                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    954053208                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.255268                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.795386                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    371247575     38.91%     38.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    175743964     18.42%     57.33% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2    113386728     11.88%     69.22% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     63960004      6.70%     75.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     33434915      3.50%     79.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     26264658      2.75%     82.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     24630362      2.58%     84.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     18677100      1.96%     86.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    126707902     13.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    954053208                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2002862501                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2151645470                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           658404241                       # Number of memory references committed
system.switch_cpus.commit.loads             457318831                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          274856778                       # Number of branches committed
system.switch_cpus.commit.vector             42820805                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          1992606274                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      42084347                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass          408      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1443309749     67.08%     67.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     15709463      0.73%     67.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv      1002014      0.05%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     67.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     16037394      0.75%     68.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     68.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd      8503658      0.40%     69.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      7663610      0.36%     69.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         1948      0.00%     69.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     69.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      1010859      0.05%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2126      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    457318831     21.25%     90.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    201085410      9.35%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2151645470                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    126707902                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        365310572                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     119379268                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         499264138                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      14055168                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       18983333                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    174077348                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred       2922995                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2757263704                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       6797141                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    392320856                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2653336166                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           369028520                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    232190323                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             602842789                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        43651802                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                383                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles          532                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         1947                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         357182172                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes       8542899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.tlbSquashes                2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1016992481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.802901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.288648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        477328529     46.94%     46.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         66643285      6.55%     53.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         61253643      6.02%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         43926918      4.32%     63.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         57556963      5.66%     69.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         31799873      3.13%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         27661661      2.72%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         32171861      3.16%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        218649748     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1016992481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.362146                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.603853                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            26437817                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        93302409                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       148911                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       284130                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       33376241                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads      4678540                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          71887                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 509501560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       18983333                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        379478689                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        69575565                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         6564                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         497677626                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      51270702                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2691451475                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1023219                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        3921252                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       44271871                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1443268                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2884596452                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          4245098028                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       3386005546                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups         34002280                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups          608                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2300695185                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        583901222                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             235                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing           20                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          25614422                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               3400372275                       # The number of ROB reads
system.switch_cpus.rob.writes              5209240033                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2148782969                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           3757717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2377099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2772701                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          127696                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1116793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1116793                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1415341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2342376                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        12531                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        12531                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4245511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10414588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14660099                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    181130880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    443542848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              624673728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          392913                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16882112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5279954                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000125                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011171                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5279295     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    659      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5279954                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5845784647500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9772541500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2123695118                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5195032957                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
