<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>decoder</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.119</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>29</Best-caseLatency>
            <Average-caseLatency>29</Average-caseLatency>
            <Worst-caseLatency>29</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>8</PipelineInitiationInterval>
            <PipelineDepth>30</PipelineDepth>
            <Interval-min>8</Interval-min>
            <Interval-max>8</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41~../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>9</BRAM_18K>
            <DSP>52</DSP>
            <FF>7714</FF>
            <LUT>13067</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>decoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>decoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>decoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>decoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>decoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>decoder</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_0</name>
            <Object>input_24_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_0_ap_vld</name>
            <Object>input_24_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_1</name>
            <Object>input_24_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_1_ap_vld</name>
            <Object>input_24_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer5_out</name>
            <Object>layer5_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer5_out_ap_vld</name>
            <Object>layer5_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>decoder</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_59</InstName>
                    <ModuleName>dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>59</ID>
                    <BindInstances>mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_12s_26_1_1_U2 add_ln73_fu_561_p2 mul_16s_13s_26_1_1_U4 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_13s_26_1_1_U1 mul_16s_13s_26_1_1_U3 mul_16s_13s_26_1_1_U4 add_ln58_285_fu_778_p2 add_ln58_286_fu_788_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_67</InstName>
                    <ModuleName>relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>67</ID>
                    <BindInstances>icmp_ln45_fu_208_p2 datareg_fu_214_p3 icmp_ln45_1_fu_226_p2 datareg_1_fu_232_p3 icmp_ln45_2_fu_244_p2 datareg_2_fu_250_p3 icmp_ln45_3_fu_262_p2 datareg_3_fu_268_p3 icmp_ln45_4_fu_280_p2 datareg_4_fu_286_p3 icmp_ln45_5_fu_298_p2 datareg_5_fu_304_p3 icmp_ln45_6_fu_316_p2 datareg_6_fu_322_p3 icmp_ln45_7_fu_334_p2 datareg_7_fu_340_p3 icmp_ln45_8_fu_352_p2 datareg_8_fu_358_p3 icmp_ln45_9_fu_370_p2 datareg_9_fu_376_p3 icmp_ln45_10_fu_388_p2 datareg_10_fu_394_p3 icmp_ln45_11_fu_406_p2 datareg_11_fu_412_p3 icmp_ln45_12_fu_424_p2 datareg_12_fu_430_p3 icmp_ln45_13_fu_442_p2 datareg_13_fu_448_p3 icmp_ln45_14_fu_460_p2 datareg_14_fu_466_p3 icmp_ln45_15_fu_478_p2 datareg_15_fu_484_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_87</InstName>
                    <ModuleName>dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>87</ID>
                    <BindInstances>mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U44 mul_16s_11s_26_1_1_U31 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U28 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U50 mul_16s_11s_26_1_1_U31 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U29 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U28 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U46 add_ln73_fu_13912_p2 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U53 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U34 mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U32 mul_16s_12s_26_1_1_U48 mul_16s_11s_26_1_1_U31 mul_16s_13s_26_1_1_U40 add_ln42_fu_14043_p2 mul_16s_12s_26_1_1_U51 mul_16s_11s_26_1_1_U43 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U28 sub_ln42_fu_13517_p2 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U37 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U53 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U32 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U29 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U50 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U29 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U53 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U32 mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U28 sub_ln42_1_fu_14657_p2 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U55 mul_16s_11s_26_1_1_U47 mul_16s_11s_26_1_1_U31 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U29 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U53 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U55 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U27 mul_16s_11s_26_1_1_U31 mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U30 sub_ln73_5_fu_14918_p2 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U28 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U32 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U25 add_ln73_1_fu_14968_p2 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U44 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U48 mul_16s_11s_26_1_1_U52 mul_16s_11s_26_1_1_U43 mul_16s_13s_26_1_1_U40 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U28 mul_16s_12s_26_1_1_U53 sub_ln73_fu_15055_p2 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U34 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U32 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U29 mul_16s_11s_26_1_1_U31 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U35 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U51 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U30 sub_ln73_6_fu_15112_p2 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U42 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U37 mul_16s_13s_26_1_1_U40 sub_ln73_7_fu_13555_p2 sub_ln73_8_fu_13597_p2 mul_16s_12s_26_1_1_U46 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U44 mul_16s_11s_26_1_1_U31 mul_16s_12s_26_1_1_U51 sub_ln42_4_fu_13635_p2 mul_16s_12s_26_1_1_U48 mul_16s_12s_26_1_1_U38 mul_16s_12s_26_1_1_U49 mul_16s_12s_26_1_1_U55 mul_16s_12s_26_1_1_U32 mul_16s_11s_26_1_1_U47 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U29 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U53 sub_ln73_9_fu_13680_p2 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U35 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U39 sub_ln73_10_fu_13116_p2 mul_16s_12s_26_1_1_U28 sub_ln73_11_fu_13150_p2 mul_16s_12s_26_1_1_U34 mul_16s_12s_26_1_1_U54 mul_16s_12s_26_1_1_U32 mul_16s_11s_26_1_1_U47 add_ln73_2_fu_13174_p2 mul_16s_12s_26_1_1_U25 mul_16s_12s_26_1_1_U45 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U27 mul_16s_12s_26_1_1_U33 mul_16s_12s_26_1_1_U42 mul_16s_12s_26_1_1_U50 mul_16s_12s_26_1_1_U36 mul_16s_12s_26_1_1_U29 mul_16s_12s_26_1_1_U26 mul_16s_12s_26_1_1_U56 mul_16s_12s_26_1_1_U53 mul_16s_11s_26_1_1_U43 mul_16s_12s_26_1_1_U35 add_ln42_1_fu_13232_p2 mul_16s_11s_26_1_1_U52 mul_16s_12s_26_1_1_U41 mul_16s_12s_26_1_1_U37 mul_16s_12s_26_1_1_U39 mul_16s_12s_26_1_1_U30 mul_16s_12s_26_1_1_U41 add_ln58_1_fu_14376_p2 add_ln58_4_fu_14779_p2 add_ln58_7_fu_15128_p2 add_ln58_8_fu_15404_p2 add_ln58_17_fu_14393_p2 add_ln58_20_fu_14797_p2 add_ln58_23_fu_15134_p2 add_ln58_24_fu_15420_p2 add_ln58_33_fu_14146_p2 add_ln58_36_fu_14815_p2 add_ln58_39_fu_15139_p2 add_ln58_40_fu_15436_p2 add_ln58_49_fu_14421_p2 add_ln58_52_fu_14833_p2 add_ln58_55_fu_15145_p2 add_ln58_56_fu_15452_p2 add_ln58_65_fu_14438_p2 add_ln58_68_fu_15156_p2 add_ln58_71_fu_15168_p2 add_ln58_72_fu_15468_p2 add_ln58_81_fu_14456_p2 add_ln58_84_fu_15180_p2 add_ln58_87_fu_15191_p2 add_ln58_88_fu_15484_p2 add_ln58_97_fu_14474_p2 add_ln58_100_fu_15201_p2 add_ln58_103_fu_15212_p2 add_ln58_104_fu_15500_p2 add_ln58_113_fu_14157_p2 add_ln58_116_fu_15221_p2 add_ln58_119_fu_15233_p2 add_ln58_120_fu_15516_p2 add_ln58_129_fu_14491_p2 add_ln58_132_fu_15245_p2 add_ln58_135_fu_15532_p2 add_ln58_136_fu_15537_p2 add_ln58_145_fu_14513_p2 add_ln58_148_fu_15263_p2 add_ln58_151_fu_15554_p2 add_ln58_152_fu_15560_p2 add_ln58_161_fu_14531_p2 add_ln58_164_fu_15279_p2 add_ln58_167_fu_15577_p2 add_ln58_168_fu_15707_p2 add_ln58_171_fu_13371_p2 add_ln58_172_fu_13823_p2 add_ln58_177_fu_14548_p2 add_ln58_180_fu_15295_p2 add_ln58_183_fu_15583_p2 add_ln58_184_fu_15723_p2 add_ln58_193_fu_14565_p2 add_ln58_196_fu_14851_p2 add_ln58_199_fu_15589_p2 add_ln58_200_fu_15739_p2 add_ln58_209_fu_14583_p2 add_ln58_212_fu_15313_p2 add_ln58_215_fu_15595_p2 add_ln58_216_fu_15755_p2 add_ln58_225_fu_14601_p2 add_ln58_228_fu_15331_p2 add_ln58_231_fu_15601_p2 add_ln58_232_fu_15771_p2 add_ln58_241_fu_14618_p2 add_ln58_244_fu_15347_p2 add_ln58_247_fu_15607_p2 add_ln58_248_fu_15787_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107</InstName>
                    <ModuleName>softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>107</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_400</InstName>
                            <ModuleName>reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>sparsemux_21_4_17_1_1_U74 sparsemux_21_4_17_1_1_U75 add_ln50_fu_282_p2 select_ln50_fu_296_p3 sparsemux_21_4_17_1_1_U76 sparsemux_21_4_17_1_1_U77 add_ln50_6_fu_408_p2 select_ln50_6_fu_422_p3 add_ln50_7_fu_436_p2 add_ln50_8_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_6_fu_474_p2 and_ln50_3_fu_480_p2 xor_ln50_7_fu_486_p2 xor_ln50_8_fu_492_p2 or_ln50_fu_498_p2 select_ln50_7_fu_504_p3 select_ln50_8_fu_512_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_422</InstName>
                            <ModuleName>reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>422</ID>
                            <BindInstances>sparsemux_21_4_17_1_1_U74 sparsemux_21_4_17_1_1_U75 add_ln50_fu_282_p2 select_ln50_fu_296_p3 sparsemux_21_4_17_1_1_U76 sparsemux_21_4_17_1_1_U77 add_ln50_6_fu_408_p2 select_ln50_6_fu_422_p3 add_ln50_7_fu_436_p2 add_ln50_8_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_6_fu_474_p2 and_ln50_3_fu_480_p2 xor_ln50_7_fu_486_p2 xor_ln50_8_fu_492_p2 or_ln50_fu_498_p2 select_ln50_7_fu_504_p3 select_ln50_8_fu_512_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_444</InstName>
                            <ModuleName>reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>444</ID>
                            <BindInstances>sparsemux_21_4_17_1_1_U74 sparsemux_21_4_17_1_1_U75 add_ln50_fu_282_p2 select_ln50_fu_296_p3 sparsemux_21_4_17_1_1_U76 sparsemux_21_4_17_1_1_U77 add_ln50_6_fu_408_p2 select_ln50_6_fu_422_p3 add_ln50_7_fu_436_p2 add_ln50_8_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_6_fu_474_p2 and_ln50_3_fu_480_p2 xor_ln50_7_fu_486_p2 xor_ln50_8_fu_492_p2 or_ln50_fu_498_p2 select_ln50_7_fu_504_p3 select_ln50_8_fu_512_p3 ap_return</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_466</InstName>
                            <ModuleName>reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>466</ID>
                            <BindInstances>sparsemux_21_4_17_1_1_U74 sparsemux_21_4_17_1_1_U75 add_ln50_fu_282_p2 select_ln50_fu_296_p3 sparsemux_21_4_17_1_1_U76 sparsemux_21_4_17_1_1_U77 add_ln50_6_fu_408_p2 select_ln50_6_fu_422_p3 add_ln50_7_fu_436_p2 add_ln50_8_fu_440_p2 xor_ln50_fu_462_p2 and_ln50_fu_468_p2 xor_ln50_6_fu_474_p2 and_ln50_3_fu_480_p2 xor_ln50_7_fu_486_p2 xor_ln50_8_fu_492_p2 or_ln50_fu_498_p2 select_ln50_7_fu_504_p3 select_ln50_8_fu_512_p3 ap_return</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln65_fu_488_p2 xor_ln65_fu_494_p2 select_ln65_fu_500_p3 icmp_ln65_1_fu_508_p2 xor_ln65_1_fu_514_p2 select_ln65_1_fu_520_p3 icmp_ln65_2_fu_528_p2 xor_ln65_2_fu_534_p2 select_ln65_2_fu_540_p3 icmp_ln65_3_fu_548_p2 xor_ln65_3_fu_554_p2 select_ln65_3_fu_560_p3 icmp_ln65_4_fu_568_p2 xor_ln65_4_fu_574_p2 select_ln65_4_fu_580_p3 icmp_ln65_5_fu_588_p2 xor_ln65_5_fu_594_p2 select_ln65_5_fu_600_p3 icmp_ln65_6_fu_728_p2 xor_ln65_6_fu_732_p2 select_ln65_6_fu_738_p3 icmp_ln65_7_fu_608_p2 xor_ln65_7_fu_614_p2 select_ln65_7_fu_620_p3 icmp_ln65_8_fu_628_p2 xor_ln65_8_fu_634_p2 select_ln65_8_fu_640_p3 icmp_ln65_9_fu_648_p2 xor_ln65_9_fu_654_p2 select_ln65_9_fu_660_p3 icmp_ln65_10_fu_668_p2 xor_ln65_10_fu_674_p2 select_ln65_10_fu_680_p3 icmp_ln65_11_fu_688_p2 xor_ln65_11_fu_694_p2 select_ln65_11_fu_700_p3 icmp_ln65_12_fu_708_p2 xor_ln65_12_fu_714_p2 select_ln65_12_fu_720_p3 icmp_ln65_13_fu_744_p2 xor_ln65_13_fu_748_p2 select_ln65_13_fu_754_p3 icmp_ln65_14_fu_760_p2 xor_ln65_14_fu_766_p2 x_max_fu_772_p3 sub_ln245_fu_786_p2 xor_ln245_fu_808_p2 and_ln245_fu_814_p2 xor_ln245_1_fu_820_p2 sub_ln245_1_fu_829_p2 xor_ln245_2_fu_851_p2 and_ln245_1_fu_857_p2 xor_ln245_3_fu_863_p2 sub_ln245_2_fu_872_p2 xor_ln245_4_fu_894_p2 and_ln245_2_fu_900_p2 xor_ln245_5_fu_906_p2 sub_ln245_3_fu_915_p2 xor_ln245_6_fu_937_p2 and_ln245_3_fu_943_p2 xor_ln245_7_fu_949_p2 sub_ln245_4_fu_958_p2 xor_ln245_8_fu_980_p2 and_ln245_4_fu_986_p2 xor_ln245_9_fu_992_p2 sub_ln245_5_fu_1001_p2 xor_ln245_10_fu_1023_p2 and_ln245_5_fu_1029_p2 xor_ln245_11_fu_1035_p2 sub_ln245_6_fu_1044_p2 xor_ln245_12_fu_1066_p2 and_ln245_6_fu_1072_p2 xor_ln245_13_fu_1078_p2 sub_ln245_7_fu_1087_p2 xor_ln245_14_fu_1109_p2 and_ln245_7_fu_1115_p2 xor_ln245_15_fu_1121_p2 sub_ln245_8_fu_1130_p2 xor_ln245_16_fu_1152_p2 and_ln245_8_fu_1158_p2 xor_ln245_17_fu_1164_p2 sub_ln245_9_fu_1173_p2 xor_ln245_18_fu_1195_p2 and_ln245_9_fu_1201_p2 xor_ln245_19_fu_1207_p2 sub_ln245_10_fu_1216_p2 xor_ln245_20_fu_1238_p2 and_ln245_10_fu_1244_p2 xor_ln245_21_fu_1250_p2 sub_ln245_11_fu_1259_p2 xor_ln245_22_fu_1281_p2 and_ln245_11_fu_1287_p2 xor_ln245_23_fu_1293_p2 sub_ln245_12_fu_1302_p2 xor_ln245_24_fu_1324_p2 and_ln245_12_fu_1330_p2 xor_ln245_25_fu_1336_p2 sub_ln245_13_fu_1345_p2 xor_ln245_26_fu_1367_p2 and_ln245_13_fu_1373_p2 xor_ln245_27_fu_1379_p2 sub_ln245_14_fu_1388_p2 xor_ln245_28_fu_1410_p2 and_ln245_14_fu_1416_p2 xor_ln245_29_fu_1422_p2 sub_ln245_15_fu_1431_p2 xor_ln245_30_fu_1453_p2 and_ln245_15_fu_1459_p2 xor_ln245_31_fu_1465_p2 select_ln245_fu_1471_p3 select_ln245_1_fu_1489_p3 select_ln245_2_fu_1502_p3 select_ln245_3_fu_1520_p3 select_ln245_4_fu_1533_p3 select_ln245_5_fu_1551_p3 select_ln245_6_fu_1564_p3 select_ln245_7_fu_1582_p3 select_ln245_8_fu_1595_p3 select_ln245_9_fu_1613_p3 select_ln245_10_fu_1626_p3 select_ln245_11_fu_1644_p3 select_ln245_12_fu_1657_p3 select_ln245_13_fu_1675_p3 select_ln245_14_fu_1688_p3 select_ln245_15_fu_1706_p3 select_ln245_16_fu_1719_p3 select_ln245_17_fu_1737_p3 select_ln245_18_fu_1750_p3 select_ln245_19_fu_1768_p3 select_ln245_20_fu_1781_p3 select_ln245_21_fu_1799_p3 select_ln245_22_fu_1812_p3 select_ln245_23_fu_1830_p3 select_ln245_24_fu_1843_p3 select_ln245_25_fu_1861_p3 select_ln245_26_fu_1874_p3 select_ln245_27_fu_1892_p3 select_ln245_28_fu_1905_p3 select_ln245_29_fu_1923_p3 select_ln245_30_fu_1936_p3 select_ln245_31_fu_1954_p3 add_ln50_fu_1975_p2 add_ln50_1_fu_1981_p2 xor_ln50_fu_2039_p2 and_ln50_fu_2044_p2 xor_ln50_1_fu_2049_p2 select_ln50_fu_2053_p3 select_ln50_1_fu_2061_p3 add_ln50_2_fu_2011_p2 add_ln50_3_fu_2017_p2 xor_ln50_2_fu_2068_p2 and_ln50_1_fu_2073_p2 xor_ln50_3_fu_2078_p2 select_ln50_2_fu_2082_p3 select_ln50_3_fu_2090_p3 add_ln50_4_fu_2105_p2 add_ln50_5_fu_2111_p2 xor_ln50_4_fu_2133_p2 and_ln50_2_fu_2139_p2 xor_ln50_5_fu_2145_p2 select_ln50_4_fu_2151_p3 select_ln50_5_fu_2169_p3 mul_18s_17ns_26_1_1_U96 mul_18s_17ns_26_1_1_U97 mul_18s_17ns_26_1_1_U98 mul_18s_17ns_26_1_1_U99 mul_18s_17ns_26_1_1_U100 mul_18s_17ns_26_1_1_U101 mul_18s_17ns_26_1_1_U102 mul_18s_17ns_26_1_1_U103 mul_18s_17ns_26_1_1_U104 mul_18s_17ns_26_1_1_U105 mul_18s_17ns_26_1_1_U106 mul_18s_17ns_26_1_1_U107 mul_18s_17ns_26_1_1_U108 mul_18s_17ns_26_1_1_U109 mul_18s_17ns_26_1_1_U110 mul_18s_17ns_26_1_1_U111 exp_table_U invert_table_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>8</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.461</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineDepth>9</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:33</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>634</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>874</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_561_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U1" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U4" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_285_fu_778_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_286_fu_788_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_286" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.141</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:42</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>608</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_fu_208_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_fu_214_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_1_fu_226_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_1_fu_232_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_2_fu_244_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_2_fu_250_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_3_fu_262_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_3_fu_268_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_4_fu_280_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_4_fu_286_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_5_fu_298_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_5_fu_304_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_6_fu_316_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_6_fu_322_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_7_fu_334_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_7_fu_340_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_8_fu_352_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_8_fu_358_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_9_fu_370_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_9_fu_376_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_10_fu_388_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_10_fu_394_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_11_fu_406_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_11_fu_412_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_12_fu_424_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_12_fu_430_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_13_fu_442_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_13_fu_448_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_14_fu_460_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_14_fu_466_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln45_15_fu_478_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="datareg_15_fu_484_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="datareg_15" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>8</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.530</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineDepth>10</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:33</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>4141</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>7649</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_13912_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_14043_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln42_fu_13517_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln42_1_fu_14657_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln42_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_5_fu_14918_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_14968_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_fu_15055_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_6_fu_15112_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_26_1_1_U40" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_7_fu_13555_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_8_fu_13597_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U46" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U44" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U31" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U51" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln42_4_fu_13635_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln42_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U48" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U38" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U49" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U55" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_9_fu_13680_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_10_fu_13116_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U28" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_11_fu_13150_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U34" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U54" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U32" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U47" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_2_fu_13174_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U25" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U45" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U27" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U33" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U42" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U50" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U36" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U29" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U26" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U56" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U53" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U43" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U35" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_1_fu_13232_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_26_1_1_U52" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U37" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U39" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U30" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_26_1_1_U41" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln42_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_14376_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_14779_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_7_fu_15128_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_8_fu_15404_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_17_fu_14393_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_20_fu_14797_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_23_fu_15134_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_24_fu_15420_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_33_fu_14146_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_36_fu_14815_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_39_fu_15139_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_40_fu_15436_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_49_fu_14421_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_52_fu_14833_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_55_fu_15145_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_56_fu_15452_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_65_fu_14438_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_68_fu_15156_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_71_fu_15168_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_72_fu_15468_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_81_fu_14456_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_84_fu_15180_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_87_fu_15191_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_88_fu_15484_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_97_fu_14474_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_100_fu_15201_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_103_fu_15212_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_104_fu_15500_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_113_fu_14157_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_116_fu_15221_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_119_fu_15233_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_120_fu_15516_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_129_fu_14491_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_132_fu_15245_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_135_fu_15532_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_136_fu_15537_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_145_fu_14513_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_148_fu_15263_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_151_fu_15554_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_152_fu_15560_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_161_fu_14531_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_164_fu_15279_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_167_fu_15577_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_167" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_168_fu_15707_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_171_fu_13371_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_172_fu_13823_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_177_fu_14548_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_180_fu_15295_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_183_fu_15583_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_184_fu_15723_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_193_fu_14565_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_196_fu_14851_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_196" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_199_fu_15589_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_200_fu_15739_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_200" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_209_fu_14583_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_212_fu_15313_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_215_fu_15595_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_215" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_216_fu_15755_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_225_fu_14601_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_228_fu_15331_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_231_fu_15601_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_231" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_232_fu_15771_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_241_fu_14618_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_244_fu_15347_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_247_fu_15607_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_248_fu_15787_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_248" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43~../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>372</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_17_1_1_U74" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_17_1_1_U75" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_282_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_296_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_17_1_1_U76" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_21_4_17_1_1_U77" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_6_fu_408_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_6_fu_422_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_7_fu_436_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_8_fu_440_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_462_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_468_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_6_fu_474_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_3_fu_480_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_7_fu_486_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_8_fu_492_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_498_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_7_fu_504_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_8_fu_512_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="ap_return" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="agg_result_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.119</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>10</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:43~../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45~../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45~../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:45~../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:239</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>2122</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>3795</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_fu_488_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_fu_494_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_fu_500_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_1_fu_508_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_1_fu_514_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_1_fu_520_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_2_fu_528_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_2_fu_534_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_2_fu_540_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_3_fu_548_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_3_fu_554_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_3_fu_560_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_4_fu_568_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_4_fu_574_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_4_fu_580_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_5_fu_588_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_5_fu_594_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_5_fu_600_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_6_fu_728_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_6_fu_732_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_6_fu_738_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_7_fu_608_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_7_fu_614_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_7_fu_620_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_8_fu_628_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_8_fu_634_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_8_fu_640_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_9_fu_648_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_9_fu_654_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_9_fu_660_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_10_fu_668_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_10_fu_674_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_10_fu_680_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_11_fu_688_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_11_fu_694_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_11_fu_700_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_12_fu_708_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_12_fu_714_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_12_fu_720_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_13_fu_744_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_13_fu_748_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_13_fu_754_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln65_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_14_fu_760_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln65_14_fu_766_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln65_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="x_max_fu_772_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:65" STORAGESUBTYPE="" URAM="0" VARIABLE="x_max" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_fu_786_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_fu_808_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_fu_814_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_1_fu_820_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_1_fu_829_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_2_fu_851_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_1_fu_857_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_3_fu_863_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_2_fu_872_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_4_fu_894_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_2_fu_900_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_5_fu_906_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_3_fu_915_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_6_fu_937_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_3_fu_943_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_7_fu_949_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_4_fu_958_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_8_fu_980_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_4_fu_986_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_9_fu_992_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_5_fu_1001_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_10_fu_1023_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_5_fu_1029_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_11_fu_1035_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_6_fu_1044_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_12_fu_1066_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_6_fu_1072_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_13_fu_1078_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_7_fu_1087_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_14_fu_1109_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_7_fu_1115_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_15_fu_1121_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_8_fu_1130_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_16_fu_1152_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_8_fu_1158_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_17_fu_1164_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_9_fu_1173_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_18_fu_1195_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_9_fu_1201_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_19_fu_1207_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_10_fu_1216_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_20_fu_1238_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_10_fu_1244_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_21_fu_1250_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_11_fu_1259_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_22_fu_1281_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_11_fu_1287_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_23_fu_1293_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_12_fu_1302_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_24_fu_1324_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_12_fu_1330_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_25_fu_1336_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_13_fu_1345_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_26_fu_1367_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_13_fu_1373_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_27_fu_1379_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_14_fu_1388_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_28_fu_1410_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_14_fu_1416_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_29_fu_1422_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln245_15_fu_1431_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln245_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_30_fu_1453_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln245_15_fu_1459_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln245_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln245_31_fu_1465_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln245_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_fu_1471_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_1_fu_1489_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_2_fu_1502_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_3_fu_1520_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_4_fu_1533_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_5_fu_1551_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_6_fu_1564_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_7_fu_1582_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_8_fu_1595_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_9_fu_1613_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_10_fu_1626_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_11_fu_1644_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_12_fu_1657_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_13_fu_1675_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_14_fu_1688_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_15_fu_1706_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_16_fu_1719_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_17_fu_1737_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_18_fu_1750_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_19_fu_1768_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_20_fu_1781_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_21_fu_1799_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_22_fu_1812_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_23_fu_1830_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_24_fu_1843_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_25_fu_1861_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_26_fu_1874_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_27_fu_1892_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_28_fu_1905_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_29_fu_1923_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_30_fu_1936_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln245_31_fu_1954_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:245" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln245_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_1975_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_1981_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_fu_2039_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_2044_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_1_fu_2049_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_2053_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_2061_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_2011_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_3_fu_2017_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_2_fu_2068_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_1_fu_2073_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_3_fu_2078_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_2_fu_2082_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_3_fu_2090_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_4_fu_2105_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_5_fu_2111_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_4_fu_2133_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_2_fu_2139_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln50_5_fu_2145_p2" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln50_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_4_fu_2151_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_5_fu_2169_p3" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_common.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U96" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U97" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U98" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U99" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U100" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U101" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U102" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U103" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U104" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U105" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U106" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U107" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U108" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U109" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U110" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_17ns_26_1_1_U111" SOURCE="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:268" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln268_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="exp_table_U" SOURCE="" STORAGESIZE="17 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np" URAM="0" VARIABLE="exp_table" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="invert_table_U" SOURCE="" STORAGESIZE="18 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="invert_table" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decoder</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.119</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineDepth>30</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:41~../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:37</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>9</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>9</UTIL_BRAM>
                    <DSP>52</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>57</UTIL_DSP>
                    <FF>7714</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>13067</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>62</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="all" wave_debug="1"/>
        <config_export format="sysgen" output="C:/Users/Vansh/vck/NN_on_FPGA/decoder_ip"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_24" index="0" direction="in" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_24_0" name="input_24_0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_24_0_ap_vld" name="input_24_0_ap_vld" usage="control" direction="in"/>
                <hwRef type="port" interface="input_24_1" name="input_24_1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_24_1_ap_vld" name="input_24_1_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer5_out" index="1" direction="out" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="layer5_out" name="layer5_out" usage="data" direction="out"/>
                <hwRef type="port" interface="layer5_out_ap_vld" name="layer5_out_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_24_0" type="data" busTypeName="data" protocol="ap_vld" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_24_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="input_24"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_1" type="data" busTypeName="data" protocol="ap_vld" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_24_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="input_24"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer5_out" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="256">
            <portMaps>
                <portMap portMapName="layer5_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer5_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer5_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="input_24_0">ap_vld, in, 16</column>
                    <column name="input_24_1">ap_vld, in, 16</column>
                    <column name="layer5_out">ap_vld, out, 256</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_24">in, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer5_out">out, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input_24">input_24_0, port</column>
                    <column name="input_24">input_24_0_ap_vld, port</column>
                    <column name="input_24">input_24_1, port</column>
                    <column name="input_24">input_24_1_ap_vld, port</column>
                    <column name="layer5_out">layer5_out, port</column>
                    <column name="layer5_out">layer5_out_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:12" status="valid" parentFunction="decoder" variable="input_24" isDirective="0" options="variable=input_24 complete dim=0"/>
        <Pragma type="array_reshape" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:13" status="valid" parentFunction="decoder" variable="layer5_out" isDirective="0" options="variable=layer5_out complete dim=0"/>
        <Pragma type="interface" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:14" status="valid" parentFunction="decoder" variable="input_24,layer5_out" isDirective="0" options="ap_vld port=input_24,layer5_out"/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:15" status="valid" parentFunction="decoder" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:36" status="valid" parentFunction="decoder" variable="layer2_out" isDirective="0" options="variable=layer2_out complete dim=0"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:40" status="valid" parentFunction="decoder" variable="layer3_out" isDirective="0" options="variable=layer3_out complete dim=0"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/decoder.cpp:44" status="valid" parentFunction="decoder" variable="layer4_out" isDirective="0" options="variable=layer4_out complete dim=0"/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:29" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:40" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:54" status="valid" parentFunction="relu_max" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:109" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:171" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:193" status="valid" parentFunction="softmax_latency" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:196" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:210" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:217" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:244" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:250" status="valid" parentFunction="softmax_stable" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:253" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:267" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:315" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:360" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:368" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:380" status="valid" parentFunction="softmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:427" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:449" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:464" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:482" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:499" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:544" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:593" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:642" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:698" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:721" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:738" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation.h:758" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:20" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:28" status="valid" parentFunction="linear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:42" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:50" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:81" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:89" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:133" status="valid" parentFunction="softmax_latency" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:137" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options="II=ii"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:142" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:161" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:162" status="valid" parentFunction="softmax_latency" variable="" isDirective="0" options="operation instances=mul limit=multiplier_limit"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:194" status="valid" parentFunction="softmax_stable" variable="data_array" isDirective="0" options="variable=data_array complete"/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:197" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options="II=ii"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:202" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:214" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:220" status="valid" parentFunction="softmax_stable" variable="exp_res" isDirective="0" options="variable=exp_res complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:223" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:242" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:243" status="valid" parentFunction="softmax_stable" variable="" isDirective="0" options="operation instances=mul limit=multiplier_limit"/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:275" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:279" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:286" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:289" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:312" status="valid" parentFunction="softmax_legacy" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:329" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:334" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:342" status="valid" parentFunction="softmax_argmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:393" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:401" status="valid" parentFunction="tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:424" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:432" status="valid" parentFunction="hard_sigmoid" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:449" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:457" status="valid" parentFunction="hard_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:478" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:486" status="valid" parentFunction="leaky_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:504" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:512" status="valid" parentFunction="thresholded_relu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:543" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:551" status="valid" parentFunction="softplus" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:584" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:592" status="valid" parentFunction="softsign" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:625" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:633" status="valid" parentFunction="elu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:673" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:681" status="valid" parentFunction="selu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:705" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:713" status="valid" parentFunction="prelu" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:730" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:738" status="valid" parentFunction="binary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:755" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_activation_stream.h:763" status="valid" parentFunction="ternary_tanh" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense.h:39" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:15" status="valid" parentFunction="fill_mult" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:29" status="valid" parentFunction="dense_compressed" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:30" status="valid" parentFunction="dense_compressed" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_reshape" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:31" status="valid" parentFunction="dense_compressed" variable="weights" isDirective="0" options="variable=weights block factor=multiplier_limit"/>
        <Pragma type="aggregate" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:34" status="valid" parentFunction="dense_compressed" variable="weights" isDirective="0" options="variable=weights"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:41" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:49" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:52" status="valid" parentFunction="dense_compressed" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:56" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:62" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_compressed.h:82" status="valid" parentFunction="dense_compressed" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:21" status="valid" parentFunction="dense_latency" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:26" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:29" status="valid" parentFunction="dense_latency" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:30" status="valid" parentFunction="dense_latency" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:31" status="valid" parentFunction="dense_latency" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="allocation" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_latency.h:33" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:30" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:33" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:37" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:43" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:51" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:75" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:98" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:101" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:105" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:125" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:131" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:150" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:172" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:175" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:179" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:185" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:187" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="tmpmult" isDirective="0" options="variable=tmpmult complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:191" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:199" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:203" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:209" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:219" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:227" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_resource.h:237" status="valid" parentFunction="dense_resource" variable="" isDirective="0" options="recursive"/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:16" status="valid" parentFunction="dense_latency_wrapper" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:29" status="valid" parentFunction="data_prepare" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:34" status="valid" parentFunction="data_prepare" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:38" status="valid" parentFunction="data_prepare" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:46" status="valid" parentFunction="data_prepare" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:54" status="valid" parentFunction="res_write" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:59" status="valid" parentFunction="res_write" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:64" status="valid" parentFunction="res_write" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:74" status="valid" parentFunction="res_write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:85" status="valid" parentFunction="dense" variable="" isDirective="0" options="recursive"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:88" status="valid" parentFunction="dense" variable="data" isDirective="0" options="variable=data complete"/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_dense_stream.h:91" status="valid" parentFunction="dense" variable="res" isDirective="0" options="variable=res complete"/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:25" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:34" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:46" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:58" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:72" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_mult.h:82" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:23" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:33" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:47" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:59" status="valid" parentFunction="clone_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:74" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:81" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:91" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:99" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:103" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:114" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:118" status="valid" parentFunction="repack_stream" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:139" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:142" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:146" status="valid" parentFunction="broadcast_stream_1x1xc" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:160" status="valid" parentFunction="broadcast_stream_hxwx1" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:165" status="valid" parentFunction="broadcast_stream_hxwx1" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:185" status="valid" parentFunction="transpose_2d" variable="data_array" isDirective="0" options="variable=data_array complete"/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:188" status="valid" parentFunction="transpose_2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_stream.h:196" status="valid" parentFunction="transpose_2d" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../vck/NN_on_FPGA/decoder/decoder_hls/firmware/nnet_utils/nnet_types.h:28" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

