

================================================================
== Vitis HLS Report for 'processor'
================================================================
* Date:           Sun May  4 19:38:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        processor
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        7|  10.000 ns|  70.000 ns|    2|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 9 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 9 
7 --> 9 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.59>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln27 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../processor_hls.c:27]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pc_in"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pc_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %main_memory_out"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %main_memory_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %opcode_out"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %opcode_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op_value_1_out"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op_value_1_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %op_value_2_out"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %op_value_2_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result_out"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pc_in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc_in" [../processor_hls.c:27]   --->   Operation 23 'read' 'pc_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %pc_in_read, i32 3, i32 31" [../processor_hls.c:52]   --->   Operation 24 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.59ns)   --->   "%icmp_ln52 = icmp_slt  i29 %tmp, i29 1" [../processor_hls.c:52]   --->   Operation 25 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %if.end93, void %if.then2_ifconv" [../processor_hls.c:52]   --->   Operation 26 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.15ns)   --->   "%main_memory_2_load = load i32 14" [../processor_hls.c:61]   --->   Operation 27 'load' 'main_memory_2_load' <Predicate = (icmp_ln52)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 28 [2/2] (2.15ns)   --->   "%main_memory_2_load_1 = load i32 15" [../processor_hls.c:62]   --->   Operation 28 'load' 'main_memory_2_load_1' <Predicate = (icmp_ln52)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i32 %pc_in_read" [../processor_hls.c:55]   --->   Operation 29 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%main_memory_2_addr = getelementptr i32 %main_memory_2, i64 0, i64 %zext_ln55" [../processor_hls.c:55]   --->   Operation 30 'getelementptr' 'main_memory_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.15ns)   --->   "%inst_reg = load i4 %main_memory_2_addr" [../processor_hls.c:55]   --->   Operation 31 'load' 'inst_reg' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/2] ( I:2.15ns O:2.15ns )   --->   "%main_memory_2_load = load i32 14" [../processor_hls.c:61]   --->   Operation 32 'load' 'main_memory_2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/2] ( I:2.15ns O:2.15ns )   --->   "%main_memory_2_load_1 = load i32 15" [../processor_hls.c:62]   --->   Operation 33 'load' 'main_memory_2_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 34 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln61 = store i32 %main_memory_2_load, i32 14" [../processor_hls.c:61]   --->   Operation 34 'store' 'store_ln61' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln62 = store i32 %main_memory_2_load_1, i32 15" [../processor_hls.c:62]   --->   Operation 35 'store' 'store_ln62' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.15>
ST_3 : Operation 36 [1/2] ( I:2.15ns O:2.15ns )   --->   "%inst_reg = load i4 %main_memory_2_addr" [../processor_hls.c:55]   --->   Operation 36 'load' 'inst_reg' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%field_4 = trunc i32 %inst_reg" [../processor_hls.c:39]   --->   Operation 37 'trunc' 'field_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %main_memory_out, i32 %inst_reg" [../processor_hls.c:56]   --->   Operation 38 'write' 'write_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_reg, i32 22, i32 31" [../processor_hls.c:42]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%field_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_reg, i32 16, i32 19" [../processor_hls.c:72]   --->   Operation 40 'partselect' 'field_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%address = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_reg, i32 12, i32 15" [../processor_hls.c:76]   --->   Operation 41 'partselect' 'address' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%imm12 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_reg, i32 10, i32 21" [../processor_hls.c:67]   --->   Operation 42 'partselect' 'imm12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.12ns)   --->   "%icmp_ln65 = icmp_eq  i10 %trunc_ln, i10 580" [../processor_hls.c:65]   --->   Operation 43 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.12ns)   --->   "%icmp_ln65_1 = icmp_eq  i10 %trunc_ln, i10 836" [../processor_hls.c:65]   --->   Operation 44 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.97ns)   --->   "%or_ln65 = or i1 %icmp_ln65, i1 %icmp_ln65_1" [../processor_hls.c:65]   --->   Operation 45 'or' 'or_ln65' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln_cast = zext i10 %trunc_ln" [../processor_hls.c:42]   --->   Operation 46 'zext' 'trunc_ln_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %inst_reg, i32 21, i32 31" [../processor_hls.c:55]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.90ns)   --->   "%opcode = select i1 %or_ln65, i11 %trunc_ln_cast, i11 %tmp_1" [../processor_hls.c:65]   --->   Operation 48 'select' 'opcode' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i11 %opcode" [../processor_hls.c:43]   --->   Operation 49 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%field_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_reg, i32 5, i32 8" [../processor_hls.c:44]   --->   Operation 50 'partselect' 'field_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln79 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %opcode_out, i32 %zext_ln43" [../processor_hls.c:79]   --->   Operation 51 'write' 'write_ln79' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.14>
ST_4 : Operation 52 [1/1] (0.99ns)   --->   "%field_1_1 = select i1 %or_ln65, i4 0, i4 %field_1" [../processor_hls.c:65]   --->   Operation 52 'select' 'field_1_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i4 %field_1_1" [../processor_hls.c:84]   --->   Operation 53 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%register_file_1_addr = getelementptr i32 %register_file_1, i64 0, i64 %zext_ln84" [../processor_hls.c:84]   --->   Operation 54 'getelementptr' 'register_file_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.15ns)   --->   "%op_value_1 = load i4 %register_file_1_addr" [../processor_hls.c:84]   --->   Operation 55 'load' 'op_value_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i4 %field_3" [../processor_hls.c:85]   --->   Operation 56 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%register_file_1_addr_1 = getelementptr i32 %register_file_1, i64 0, i64 %zext_ln85" [../processor_hls.c:85]   --->   Operation 57 'getelementptr' 'register_file_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.15ns)   --->   "%op_value_2 = load i4 %register_file_1_addr_1" [../processor_hls.c:85]   --->   Operation 58 'load' 'op_value_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 59 [1/1] (0.99ns)   --->   "%field_5 = select i1 %or_ln65, i4 0, i4 %field_4" [../processor_hls.c:65]   --->   Operation 59 'select' 'field_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.68ns)   --->   "%imm12_1 = select i1 %or_ln65, i12 %imm12, i12 0" [../processor_hls.c:65]   --->   Operation 60 'select' 'imm12_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%imm12_1_cast = zext i12 %imm12_1" [../processor_hls.c:65]   --->   Operation 61 'zext' 'imm12_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.99ns)   --->   "%address_1 = select i1 %or_ln65, i4 0, i4 %address" [../processor_hls.c:65]   --->   Operation 62 'select' 'address_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/2] ( I:2.15ns O:2.15ns )   --->   "%op_value_1 = load i4 %register_file_1_addr" [../processor_hls.c:84]   --->   Operation 63 'load' 'op_value_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 64 [1/2] ( I:2.15ns O:2.15ns )   --->   "%op_value_2 = load i4 %register_file_1_addr_1" [../processor_hls.c:85]   --->   Operation 64 'load' 'op_value_2' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %op_value_1_out, i32 %op_value_1" [../processor_hls.c:86]   --->   Operation 65 'write' 'write_ln86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %op_value_2_out, i32 %op_value_2" [../processor_hls.c:87]   --->   Operation 66 'write' 'write_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.12ns)   --->   "%switch_ln92 = switch i11 %opcode, void %if.then70, i11 1112, void %sw.bb, i11 1624, void %sw.bb39, i11 1104, void %sw.bb41, i11 1360, void %sw.bb44, i11 580, void %sw.bb46, i11 836, void %sw.bb49, i11 1986, void %sw.bb52, i11 1984, void %sw.bb60" [../processor_hls.c:92]   --->   Operation 67 'switch' 'switch_ln92' <Predicate = true> <Delay = 2.12>
ST_5 : Operation 68 [1/1] (1.77ns)   --->   "%add_ln121 = add i4 %address_1, i4 %field_5" [../processor_hls.c:121]   --->   Operation 68 'add' 'add_ln121' <Predicate = (opcode == 1984)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i4 %add_ln121" [../processor_hls.c:121]   --->   Operation 69 'zext' 'zext_ln121' <Predicate = (opcode == 1984)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%main_memory_2_addr_2 = getelementptr i32 %main_memory_2, i64 0, i64 %zext_ln121" [../processor_hls.c:121]   --->   Operation 70 'getelementptr' 'main_memory_2_addr_2' <Predicate = (opcode == 1984)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 %op_value_2, i4 %main_memory_2_addr_2" [../processor_hls.c:121]   --->   Operation 71 'store' 'store_ln121' <Predicate = (opcode == 1984)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 72 [1/1] (1.77ns)   --->   "%br_ln122 = br void %if.then70" [../processor_hls.c:122]   --->   Operation 72 'br' 'br_ln122' <Predicate = (opcode == 1984)> <Delay = 1.77>
ST_5 : Operation 73 [1/1] (1.77ns)   --->   "%add_ln118 = add i4 %address_1, i4 %field_3" [../processor_hls.c:118]   --->   Operation 73 'add' 'add_ln118' <Predicate = (opcode == 1986)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i4 %add_ln118" [../processor_hls.c:118]   --->   Operation 74 'zext' 'zext_ln118_1' <Predicate = (opcode == 1986)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%main_memory_2_addr_1 = getelementptr i32 %main_memory_2, i64 0, i64 %zext_ln118_1" [../processor_hls.c:118]   --->   Operation 75 'getelementptr' 'main_memory_2_addr_1' <Predicate = (opcode == 1986)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (2.15ns)   --->   "%main_memory_2_load_2 = load i4 %main_memory_2_addr_1" [../processor_hls.c:118]   --->   Operation 76 'load' 'main_memory_2_load_2' <Predicate = (opcode == 1986)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 77 [1/1] (2.70ns)   --->   "%result_5 = sub i32 %op_value_2, i32 %imm12_1_cast" [../processor_hls.c:114]   --->   Operation 77 'sub' 'result_5' <Predicate = (opcode == 836)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.77ns)   --->   "%br_ln116 = br void %if.then70" [../processor_hls.c:116]   --->   Operation 78 'br' 'br_ln116' <Predicate = (opcode == 836)> <Delay = 1.77>
ST_5 : Operation 79 [1/1] (2.70ns)   --->   "%result_4 = add i32 %op_value_2, i32 %imm12_1_cast" [../processor_hls.c:110]   --->   Operation 79 'add' 'result_4' <Predicate = (opcode == 580)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.77ns)   --->   "%br_ln112 = br void %if.then70" [../processor_hls.c:112]   --->   Operation 80 'br' 'br_ln112' <Predicate = (opcode == 580)> <Delay = 1.77>
ST_5 : Operation 81 [1/1] (0.99ns)   --->   "%result_3 = or i32 %op_value_2, i32 %op_value_1" [../processor_hls.c:106]   --->   Operation 81 'or' 'result_3' <Predicate = (opcode == 1360)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.77ns)   --->   "%br_ln108 = br void %if.then70" [../processor_hls.c:108]   --->   Operation 82 'br' 'br_ln108' <Predicate = (opcode == 1360)> <Delay = 1.77>
ST_5 : Operation 83 [1/1] (0.99ns)   --->   "%result_2 = and i32 %op_value_2, i32 %op_value_1" [../processor_hls.c:102]   --->   Operation 83 'and' 'result_2' <Predicate = (opcode == 1104)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.77ns)   --->   "%br_ln104 = br void %if.then70" [../processor_hls.c:104]   --->   Operation 84 'br' 'br_ln104' <Predicate = (opcode == 1104)> <Delay = 1.77>
ST_5 : Operation 85 [1/1] (2.70ns)   --->   "%result_1 = sub i32 %op_value_2, i32 %op_value_1" [../processor_hls.c:98]   --->   Operation 85 'sub' 'result_1' <Predicate = (opcode == 1624)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.77ns)   --->   "%br_ln100 = br void %if.then70" [../processor_hls.c:100]   --->   Operation 86 'br' 'br_ln100' <Predicate = (opcode == 1624)> <Delay = 1.77>
ST_5 : Operation 87 [1/1] (2.70ns)   --->   "%result = add i32 %op_value_2, i32 %op_value_1" [../processor_hls.c:94]   --->   Operation 87 'add' 'result' <Predicate = (opcode == 1112)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.77ns)   --->   "%br_ln96 = br void %if.then70" [../processor_hls.c:96]   --->   Operation 88 'br' 'br_ln96' <Predicate = (opcode == 1112)> <Delay = 1.77>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 89 [1/2] ( I:2.15ns O:2.15ns )   --->   "%main_memory_2_load_2 = load i4 %main_memory_2_addr_1" [../processor_hls.c:118]   --->   Operation 89 'load' 'main_memory_2_load_2' <Predicate = (opcode == 1986)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i4 %field_5" [../processor_hls.c:118]   --->   Operation 90 'zext' 'zext_ln118' <Predicate = (opcode == 1986)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%register_file_1_addr_2 = getelementptr i32 %register_file_1, i64 0, i64 %zext_ln118" [../processor_hls.c:118]   --->   Operation 91 'getelementptr' 'register_file_1_addr_2' <Predicate = (opcode == 1986)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln118 = store i32 %main_memory_2_load_2, i4 %register_file_1_addr_2" [../processor_hls.c:118]   --->   Operation 92 'store' 'store_ln118' <Predicate = (opcode == 1986)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 93 [1/1] (1.77ns)   --->   "%br_ln119 = br void %if.then70" [../processor_hls.c:119]   --->   Operation 93 'br' 'br_ln119' <Predicate = (opcode == 1986)> <Delay = 1.77>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%result_6 = phi i32 0, void %sw.bb60, i32 0, void %sw.bb52, i32 %result_5, void %sw.bb49, i32 %result_4, void %sw.bb46, i32 %result_3, void %sw.bb44, i32 %result_2, void %sw.bb41, i32 %result_1, void %sw.bb39, i32 %result, void %sw.bb, i32 0, void %if.then2_ifconv"   --->   Operation 94 'phi' 'result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (2.12ns)   --->   "%switch_ln131 = switch i11 %opcode, void %if.else83, i11 1986, void %if.then72, i11 1984, void %if.then78" [../processor_hls.c:131]   --->   Operation 95 'switch' 'switch_ln131' <Predicate = true> <Delay = 2.12>
ST_6 : Operation 96 [1/1] (1.77ns)   --->   "%add_ln135 = add i4 %address_1, i4 %field_5" [../processor_hls.c:135]   --->   Operation 96 'add' 'add_ln135' <Predicate = (opcode == 1984)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i4 %add_ln135" [../processor_hls.c:135]   --->   Operation 97 'zext' 'zext_ln135' <Predicate = (opcode == 1984)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%main_memory_2_addr_4 = getelementptr i32 %main_memory_2, i64 0, i64 %zext_ln135" [../processor_hls.c:135]   --->   Operation 98 'getelementptr' 'main_memory_2_addr_4' <Predicate = (opcode == 1984)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (2.15ns)   --->   "%main_memory_2_load_3 = load i4 %main_memory_2_addr_4" [../processor_hls.c:135]   --->   Operation 99 'load' 'main_memory_2_load_3' <Predicate = (opcode == 1984)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i4 %field_4" [../processor_hls.c:138]   --->   Operation 100 'zext' 'zext_ln138' <Predicate = (opcode != 1986 & opcode != 1984) | (opcode == 836) | (opcode == 580) | (opcode == 1360) | (opcode == 1104) | (opcode == 1624) | (opcode == 1112)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%register_file_1_addr_3 = getelementptr i32 %register_file_1, i64 0, i64 %zext_ln138" [../processor_hls.c:138]   --->   Operation 101 'getelementptr' 'register_file_1_addr_3' <Predicate = (opcode != 1986 & opcode != 1984) | (opcode == 836) | (opcode == 580) | (opcode == 1360) | (opcode == 1104) | (opcode == 1624) | (opcode == 1112)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln138 = store i32 %result_6, i4 %register_file_1_addr_3" [../processor_hls.c:138]   --->   Operation 102 'store' 'store_ln138' <Predicate = (opcode != 1986 & opcode != 1984) | (opcode == 836) | (opcode == 580) | (opcode == 1360) | (opcode == 1104) | (opcode == 1624) | (opcode == 1112)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%main_memory_2_addr_3 = getelementptr i32 %main_memory_2, i64 0, i64 %zext_ln138" [../processor_hls.c:139]   --->   Operation 103 'getelementptr' 'main_memory_2_addr_3' <Predicate = (opcode != 1986 & opcode != 1984) | (opcode == 836) | (opcode == 580) | (opcode == 1360) | (opcode == 1104) | (opcode == 1624) | (opcode == 1112)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln139 = store i32 %result_6, i4 %main_memory_2_addr_3" [../processor_hls.c:139]   --->   Operation 104 'store' 'store_ln139' <Predicate = (opcode != 1986 & opcode != 1984) | (opcode == 836) | (opcode == 580) | (opcode == 1360) | (opcode == 1104) | (opcode == 1624) | (opcode == 1112)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 105 [1/1] (1.64ns)   --->   "%br_ln0 = br void %if.end91"   --->   Operation 105 'br' 'br_ln0' <Predicate = (opcode != 1986 & opcode != 1984) | (opcode == 836) | (opcode == 580) | (opcode == 1360) | (opcode == 1104) | (opcode == 1624) | (opcode == 1112)> <Delay = 1.64>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 106 [1/2] ( I:2.15ns O:2.15ns )   --->   "%main_memory_2_load_3 = load i4 %main_memory_2_addr_4" [../processor_hls.c:135]   --->   Operation 106 'load' 'main_memory_2_load_3' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 107 [1/1] (1.64ns)   --->   "%br_ln137 = br void %if.end91" [../processor_hls.c:137]   --->   Operation 107 'br' 'br_ln137' <Predicate = true> <Delay = 1.64>

State 8 <SV = 6> <Delay = 2.15>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i4 %field_5" [../processor_hls.c:132]   --->   Operation 108 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%register_file_1_addr_4 = getelementptr i32 %register_file_1, i64 0, i64 %zext_ln132" [../processor_hls.c:132]   --->   Operation 109 'getelementptr' 'register_file_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [2/2] (2.15ns)   --->   "%register_file_1_load = load i4 %register_file_1_addr_4" [../processor_hls.c:132]   --->   Operation 110 'load' 'register_file_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 7> <Delay = 3.79>
ST_9 : Operation 111 [1/2] ( I:2.15ns O:2.15ns )   --->   "%register_file_1_load = load i4 %register_file_1_addr_4" [../processor_hls.c:132]   --->   Operation 111 'load' 'register_file_1_load' <Predicate = (icmp_ln52 & opcode == 1986)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 112 [1/1] (1.64ns)   --->   "%br_ln134 = br void %if.end91" [../processor_hls.c:134]   --->   Operation 112 'br' 'br_ln134' <Predicate = (icmp_ln52 & opcode == 1986)> <Delay = 1.64>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%storemerge6 = phi i32 %register_file_1_load, void %if.then72, i32 %result_6, void %if.else83, i32 %main_memory_2_load_3, void %if.then78"   --->   Operation 113 'phi' 'storemerge6' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln132 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_out, i32 %storemerge6" [../processor_hls.c:132]   --->   Operation 114 'write' 'write_ln132' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln146 = br void %if.end93" [../processor_hls.c:146]   --->   Operation 115 'br' 'br_ln146' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln150 = ret" [../processor_hls.c:150]   --->   Operation 116 'ret' 'ret_ln150' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.598ns
The critical path consists of the following:
	wire read operation ('pc_in', ../processor_hls.c:27) on port 'pc_in' (../processor_hls.c:27) [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln52', ../processor_hls.c:52) [24]  (2.598 ns)

 <State 2>: 4.304ns
The critical path consists of the following:
	'load' operation 32 bit ('main_memory_2_load', ../processor_hls.c:61) on array 'main_memory_2' [32]  (2.152 ns)
	'store' operation 0 bit ('store_ln61', ../processor_hls.c:61) of variable 'main_memory_2_load', ../processor_hls.c:61 on array 'register_file_1' [34]  (2.152 ns)

 <State 3>: 6.157ns
The critical path consists of the following:
	'load' operation 32 bit ('inst_reg', ../processor_hls.c:55) on array 'main_memory_2' [29]  (2.152 ns)
	'icmp' operation 1 bit ('icmp_ln65', ../processor_hls.c:65) [40]  (2.123 ns)
	'or' operation 1 bit ('or_ln65', ../processor_hls.c:65) [42]  (0.978 ns)
	'select' operation 11 bit ('opcode', ../processor_hls.c:65) [46]  (0.905 ns)

 <State 4>: 3.142ns
The critical path consists of the following:
	'select' operation 4 bit ('field_1', ../processor_hls.c:65) [43]  (0.990 ns)
	'getelementptr' operation 4 bit ('register_file_1_addr', ../processor_hls.c:84) [55]  (0.000 ns)
	'load' operation 32 bit ('op_value_1', ../processor_hls.c:84) on array 'register_file_1' [56]  (2.152 ns)

 <State 5>: 4.919ns
The critical path consists of the following:
	'select' operation 4 bit ('field_5', ../processor_hls.c:65) [48]  (0.990 ns)
	'add' operation 4 bit ('add_ln121', ../processor_hls.c:121) [64]  (1.777 ns)
	'getelementptr' operation 4 bit ('main_memory_2_addr_2', ../processor_hls.c:121) [66]  (0.000 ns)
	'store' operation 0 bit ('store_ln121', ../processor_hls.c:121) of variable 'op_value_2', ../processor_hls.c:85 on array 'main_memory_2' [67]  (2.152 ns)

 <State 6>: 4.304ns
The critical path consists of the following:
	'load' operation 32 bit ('main_memory_2_load_2', ../processor_hls.c:118) on array 'main_memory_2' [73]  (2.152 ns)
	'store' operation 0 bit ('store_ln118', ../processor_hls.c:118) of variable 'main_memory_2_load_2', ../processor_hls.c:118 on array 'register_file_1' [76]  (2.152 ns)

 <State 7>: 2.152ns
The critical path consists of the following:
	'load' operation 32 bit ('main_memory_2_load_3', ../processor_hls.c:135) on array 'main_memory_2' [103]  (2.152 ns)

 <State 8>: 2.152ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('register_file_1_addr_4', ../processor_hls.c:132) [107]  (0.000 ns)
	'load' operation 32 bit ('register_file_1_load', ../processor_hls.c:132) on array 'register_file_1' [108]  (2.152 ns)

 <State 9>: 3.794ns
The critical path consists of the following:
	'load' operation 32 bit ('register_file_1_load', ../processor_hls.c:132) on array 'register_file_1' [108]  (2.152 ns)
	multiplexor before 'phi' operation 32 bit ('result') with incoming values : ('result', ../processor_hls.c:114) ('result', ../processor_hls.c:110) ('result', ../processor_hls.c:106) ('result', ../processor_hls.c:102) ('result', ../processor_hls.c:98) ('result', ../processor_hls.c:94) ('main_memory_2_load_3', ../processor_hls.c:135) ('register_file_1_load', ../processor_hls.c:132) [118]  (1.642 ns)
	'phi' operation 32 bit ('result') with incoming values : ('result', ../processor_hls.c:114) ('result', ../processor_hls.c:110) ('result', ../processor_hls.c:106) ('result', ../processor_hls.c:102) ('result', ../processor_hls.c:98) ('result', ../processor_hls.c:94) ('main_memory_2_load_3', ../processor_hls.c:135) ('register_file_1_load', ../processor_hls.c:132) [118]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
