// Seed: 1387793002
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = 1 & id_0;
  logic   id_2;
  integer id_3;
endmodule
