Analysis & Synthesis report for FpgaBee_DE0CV
Thu Sep 03 19:14:42 2020
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|pcu_exec_result
 12. State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|exec_result
 13. State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|exec_state
 14. State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state
 15. State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|state
 16. State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|DiskGeometry:DiskGeometry|state
 17. State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Added for RAM Pass-Through Logic
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0|altsyncram_7vj1:auto_generated
 26. Source assignments for FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated
 27. Source assignments for FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated
 28. Source assignments for FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0|altsyncram_fvd1:auto_generated
 29. Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated
 30. Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated
 31. Source assignments for FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0|altsyncram_o602:auto_generated
 32. Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated
 33. Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated
 34. Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated
 35. Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated
 36. Source assignments for FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated
 37. Source assignments for FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated
 38. Source assignments for FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0|altsyncram_mq61:auto_generated
 39. Parameter Settings for User Entity Instance: ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i
 40. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core
 41. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0
 42. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_MCode:mcode
 43. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_ALU:alu
 44. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram
 45. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram
 46. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram
 47. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram
 48. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram
 49. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram
 50. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|StatusPanel:StatusPanel
 51. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee
 52. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu
 53. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo
 54. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|Dac:Dac
 55. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489
 56. Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_clock_div:clock_div_b
 57. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0
 58. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0
 59. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0
 60. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0
 61. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0
 62. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0
 63. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0
 64. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0
 65. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0
 66. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0
 67. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0
 68. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0
 69. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0
 70. Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0
 71. altsyncram Parameter Settings by Entity Instance
 72. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b"
 73. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone2_b"
 74. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b"
 75. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b"
 76. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController"
 77. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|MicrobeeKeyboardDecoder:MicrobeeKeyboardDecoder|ScanCodeMapper:ScanCodeMapper"
 78. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface"
 79. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0"
 80. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|T80se:z80_core"
 81. Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore"
 82. Port Connectivity Checks: "ClockCore:clock_core|CLK_3375:pll_base_inst"
 83. Port Connectivity Checks: "ClockCore:clock_core"
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Sep 03 19:14:42 2020           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; FpgaBee_DE0CV                                   ;
; Top-level Entity Name           ; FpgaBee_DE0CV                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1651                                            ;
; Total pins                      ; 71                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 246,224                                         ;
; Total DSP Blocks                ; 1                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; FpgaBee_DE0CV      ; FpgaBee_DE0CV      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                        ; Library  ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+
; ClockCore.vhd                                     ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/ClockCore.vhd                                     ;          ;
; FpgaBee_DE0CV.vhd                                 ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd                                 ;          ;
; ../t80/T80se.vhd                                  ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80se.vhd                                            ;          ;
; ../t80/T80_Reg.vhd                                ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_Reg.vhd                                          ;          ;
; ../t80/T80_Pack.vhd                               ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_Pack.vhd                                         ;          ;
; ../t80/T80_MCode.vhd                              ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_MCode.vhd                                        ;          ;
; ../t80/T80_ALU.vhd                                ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_ALU.vhd                                          ;          ;
; ../t80/T80.vhd                                    ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80.vhd                                              ;          ;
; ../sn76489-1.0/sn76489_top.vhd                    ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_top.vhd                              ;          ;
; ../sn76489-1.0/sn76489_tone.vhd                   ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_tone.vhd                             ;          ;
; ../sn76489-1.0/sn76489_noise.vhd                  ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_noise.vhd                            ;          ;
; ../sn76489-1.0/sn76489_latch_ctrl.vhd             ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_latch_ctrl.vhd                       ;          ;
; ../sn76489-1.0/sn76489_comp_pack-p.vhd            ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_comp_pack-p.vhd                      ;          ;
; ../sn76489-1.0/sn76489_clock_div.vhd              ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_clock_div.vhd                        ;          ;
; ../sn76489-1.0/sn76489_attenuator.vhd             ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_attenuator.vhd                       ;          ;
; ../FPGABeeCore/ScanCodes.vhd                      ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ScanCodes.vhd                                ;          ;
; ../FPGABeeCore/ScanCodeMapper.vhd                 ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ScanCodeMapper.vhd                           ;          ;
; ../FPGABeeCore/ps2interface.vhd                   ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ps2interface.vhd                             ;          ;
; ../FPGABeeCore/PcuCharRom.vhd                     ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/PcuCharRom.vhd                               ;          ;
; ../FPGABeeCore/MicrobeeKeyboardDecoder.vhd        ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/MicrobeeKeyboardDecoder.vhd                  ;          ;
; ../FPGABeeCore/KeyboardPort.vhd                   ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/KeyboardPort.vhd                             ;          ;
; ../FPGABeeCore/DiskConstants.vhd                  ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskConstants.vhd                            ;          ;
; ../FPGABeeCore/vga_controller_800_60.vhd          ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/vga_controller_800_60.vhd                    ;          ;
; ../FPGABeeCore/StatusPanel.vhd                    ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/StatusPanel.vhd                              ;          ;
; ../FPGABeeCore/StatusCharRom.vhd                  ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/StatusCharRom.vhd                            ;          ;
; ../FPGABeeCore/SDCardController.vhd               ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/SDCardController.vhd                         ;          ;
; ../FPGABeeCore/RamTrueDualPort.vhd                ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/RamTrueDualPort.vhd                          ;          ;
; ../FPGABeeCore/RamDualPort.vhd                    ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/RamDualPort.vhd                              ;          ;
; ../FPGABeeCore/PcuVideoController.vhd             ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/PcuVideoController.vhd                       ;          ;
; ../FPGABeeCore/FpgaBeeCore.vhd                    ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd                              ;          ;
; ../FPGABeeCore/Fifo.vhd                           ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Fifo.vhd                                     ;          ;
; ../FPGABeeCore/DiskGeometry.vhd                   ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskGeometry.vhd                             ;          ;
; ../FPGABeeCore/DiskControllerMultiplier.vhd       ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskControllerMultiplier.vhd                 ;          ;
; ../FPGABeeCore/DiskController.vhd                 ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd                           ;          ;
; ../FPGABeeCore/Dac.vhd                            ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Dac.vhd                                      ;          ;
; ../FPGABeeCore/Crtc6545.vhd                       ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Crtc6545.vhd                                 ;          ;
; ../FPGABeeCore/CharRom.vhd                        ; yes             ; User VHDL File                                        ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/CharRom.vhd                                  ;          ;
; CLK_3375.vhd                                      ; yes             ; User Wizard-Generated File                            ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375.vhd                                      ; CLK_3375 ;
; CLK_3375/CLK_3375_0002.v                          ; yes             ; User Verilog HDL File                                 ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375/CLK_3375_0002.v                          ; CLK_3375 ;
; altera_pll.v                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v                                      ;          ;
; altsyncram.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                    ;          ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;          ;
; lpm_mux.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                       ;          ;
; lpm_decode.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                    ;          ;
; aglobal170.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                    ;          ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;          ;
; altrom.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                        ;          ;
; altram.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                        ;          ;
; altdpram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                      ;          ;
; db/altsyncram_7vj1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_7vj1.tdf                            ;          ;
; db/altsyncram_uft1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_uft1.tdf                            ;          ;
; db/altsyncram_fvd1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_fvd1.tdf                            ;          ;
; db/FpgaBee_DE0CV.ram0_PcuCharRom_8501b960.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/FpgaBee_DE0CV.ram0_PcuCharRom_8501b960.hdl.mif ;          ;
; db/altsyncram_1rs1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_1rs1.tdf                            ;          ;
; db/altsyncram_o602.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_o602.tdf                            ;          ;
; db/FpgaBee_DE0CV.ram0_CharRom_6d22e9f2.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/FpgaBee_DE0CV.ram0_CharRom_6d22e9f2.hdl.mif    ;          ;
; db/altsyncram_72t1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf                            ;          ;
; db/decode_7la.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/decode_7la.tdf                                 ;          ;
; db/decode_01a.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/decode_01a.tdf                                 ;          ;
; db/mux_nfb.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/mux_nfb.tdf                                    ;          ;
; db/altsyncram_hus1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_hus1.tdf                            ;          ;
; db/altsyncram_6tm1.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_6tm1.tdf                            ;          ;
; db/altsyncram_mq61.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_mq61.tdf                            ;          ;
; FpgaBee_DE0CV.FpgaBee_DE0CV0.rtl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/FpgaBee_DE0CV.FpgaBee_DE0CV0.rtl.mif           ;          ;
+---------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2075                                                                                                           ;
;                                             ;                                                                                                                ;
; Combinational ALUT usage for logic          ; 3149                                                                                                           ;
;     -- 7 input functions                    ; 80                                                                                                             ;
;     -- 6 input functions                    ; 824                                                                                                            ;
;     -- 5 input functions                    ; 685                                                                                                            ;
;     -- 4 input functions                    ; 437                                                                                                            ;
;     -- <=3 input functions                  ; 1123                                                                                                           ;
;                                             ;                                                                                                                ;
; Dedicated logic registers                   ; 1651                                                                                                           ;
;                                             ;                                                                                                                ;
; I/O pins                                    ; 71                                                                                                             ;
; Total MLAB memory bits                      ; 0                                                                                                              ;
; Total block memory bits                     ; 246224                                                                                                         ;
;                                             ;                                                                                                                ;
; Total DSP Blocks                            ; 1                                                                                                              ;
;                                             ;                                                                                                                ;
; Total PLLs                                  ; 3                                                                                                              ;
;     -- PLLs                                 ; 3                                                                                                              ;
;                                             ;                                                                                                                ;
; Maximum fan-out node                        ; ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i|outclk_wire[3] ;
; Maximum fan-out                             ; 1319                                                                                                           ;
; Total fan-out                               ; 21784                                                                                                          ;
; Average fan-out                             ; 4.29                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Entity Name              ; Library Name ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |FpgaBee_DE0CV                                                  ; 3149 (10)           ; 1651 (0)                  ; 246224            ; 1          ; 71   ; 0            ; |FpgaBee_DE0CV                                                                                                                                                 ; FpgaBee_DE0CV            ; work         ;
;    |ClockCore:clock_core|                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|ClockCore:clock_core                                                                                                                            ; ClockCore                ; work         ;
;       |CLK_3375:pll_base_inst|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|ClockCore:clock_core|CLK_3375:pll_base_inst                                                                                                     ; CLK_3375                 ; clk_3375     ;
;          |CLK_3375_0002:clk_3375_inst|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst                                                                         ; CLK_3375_0002            ; CLK_3375     ;
;             |altera_pll:altera_pll_i|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i                                                 ; altera_pll               ; work         ;
;    |FpgaBeeCore:FpgaBeeCore|                                    ; 3139 (221)          ; 1651 (72)                 ; 246224            ; 1          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore                                                                                                                         ; FpgaBeeCore              ; work         ;
;       |CharRom:charrom|                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|CharRom:charrom                                                                                                         ; CharRom                  ; work         ;
;          |altsyncram:ram_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0                                                                                    ; altsyncram               ; work         ;
;             |altsyncram_o602:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0|altsyncram_o602:auto_generated                                                     ; altsyncram_o602          ; work         ;
;       |Crtc6545:Crtc6545|                                       ; 337 (337)           ; 213 (213)                 ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545                                                                                                       ; Crtc6545                 ; work         ;
;       |Dac:Dac|                                                 ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Dac:Dac                                                                                                                 ; Dac                      ; work         ;
;       |DiskController:DiskController|                           ; 644 (292)           ; 622 (392)                 ; 8192              ; 1          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController                                                                                           ; DiskController           ; work         ;
;          |DiskGeometry:DiskGeometry|                            ; 101 (101)           ; 83 (38)                   ; 0                 ; 1          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|DiskGeometry:DiskGeometry                                                                 ; DiskGeometry             ; work         ;
;             |DiskControllerMultiplier:DiskControllerMultiplier| ; 0 (0)               ; 45 (45)                   ; 0                 ; 1          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|DiskGeometry:DiskGeometry|DiskControllerMultiplier:DiskControllerMultiplier               ; DiskControllerMultiplier ; work         ;
;          |RamTrueDualPort:DiskControllerRamMbee|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee                                                     ; RamTrueDualPort          ; work         ;
;             |altsyncram:ram_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0                                ; altsyncram               ; work         ;
;                |altsyncram_uft1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated ; altsyncram_uft1          ; work         ;
;          |RamTrueDualPort:DiskControllerRamPcu|                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu                                                      ; RamTrueDualPort          ; work         ;
;             |altsyncram:ram_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0                                 ; altsyncram               ; work         ;
;                |altsyncram_uft1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated  ; altsyncram_uft1          ; work         ;
;          |SDCardController:SDCardController|                    ; 251 (251)           ; 147 (147)                 ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController                                                         ; SDCardController         ; work         ;
;       |Fifo:PcuKeyboardFifo|                                    ; 17 (17)             ; 32 (32)                   ; 80                ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo                                                                                                    ; Fifo                     ; work         ;
;          |altsyncram:ram_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 80                ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0                                                                               ; altsyncram               ; work         ;
;             |altsyncram_7vj1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 80                ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0|altsyncram_7vj1:auto_generated                                                ; altsyncram_7vj1          ; work         ;
;       |KeyboardPort:KeyboardPort|                               ; 52 (12)             ; 73 (19)                   ; 256               ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort                                                                                               ; KeyboardPort             ; work         ;
;          |ps2interface:ps2interface|                            ; 40 (40)             ; 54 (54)                   ; 256               ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface                                                                     ; ps2interface             ; work         ;
;             |altsyncram:Mux0_rtl_0|                             ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0                                               ; altsyncram               ; work         ;
;                |altsyncram_mq61:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0|altsyncram_mq61:auto_generated                ; altsyncram_mq61          ; work         ;
;       |MicrobeeKeyboardDecoder:MicrobeeKeyboardDecoder|         ; 305 (248)           ; 87 (87)                   ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|MicrobeeKeyboardDecoder:MicrobeeKeyboardDecoder                                                                         ; MicrobeeKeyboardDecoder  ; work         ;
;          |ScanCodeMapper:ScanCodeMapper|                        ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|MicrobeeKeyboardDecoder:MicrobeeKeyboardDecoder|ScanCodeMapper:ScanCodeMapper                                           ; ScanCodeMapper           ; work         ;
;       |PcuVideoController:PcuVideoController|                   ; 33 (33)             ; 20 (20)                   ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController                                                                                   ; PcuVideoController       ; work         ;
;          |PcuCharRom:charrom|                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom                                                                ; PcuCharRom               ; work         ;
;             |altsyncram:ram_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0                                           ; altsyncram               ; work         ;
;                |altsyncram_fvd1:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0|altsyncram_fvd1:auto_generated            ; altsyncram_fvd1          ; work         ;
;       |RamDualPort:attr_ram|                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram                                                                                                    ; RamDualPort              ; work         ;
;          |altsyncram:ram_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0                                                                               ; altsyncram               ; work         ;
;             |altsyncram_hus1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated                                                ; altsyncram_hus1          ; work         ;
;       |RamDualPort:char_ram|                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram                                                                                                    ; RamDualPort              ; work         ;
;          |altsyncram:ram_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0                                                                               ; altsyncram               ; work         ;
;             |altsyncram_hus1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated                                                ; altsyncram_hus1          ; work         ;
;       |RamDualPort:color_ram|                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram                                                                                                   ; RamDualPort              ; work         ;
;          |altsyncram:ram_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0                                                                              ; altsyncram               ; work         ;
;             |altsyncram_hus1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated                                               ; altsyncram_hus1          ; work         ;
;       |RamDualPort:pcgram|                                      ; 8 (0)               ; 2 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram                                                                                                      ; RamDualPort              ; work         ;
;          |altsyncram:ram_rtl_0|                                 ; 8 (0)               ; 2 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0                                                                                 ; altsyncram               ; work         ;
;             |altsyncram_72t1:auto_generated|                    ; 8 (0)               ; 2 (2)                     ; 131072            ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated                                                  ; altsyncram_72t1          ; work         ;
;                |decode_7la:decode2|                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|decode_7la:decode2                               ; decode_7la               ; work         ;
;                |mux_nfb:mux4|                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|mux_nfb:mux4                                     ; mux_nfb                  ; work         ;
;       |RamDualPort:pcu_char_ram|                                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram                                                                                                ; RamDualPort              ; work         ;
;          |altsyncram:ram_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0                                                                           ; altsyncram               ; work         ;
;             |altsyncram_1rs1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated                                            ; altsyncram_1rs1          ; work         ;
;       |RamDualPort:pcu_color_ram|                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram                                                                                               ; RamDualPort              ; work         ;
;          |altsyncram:ram_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0                                                                          ; altsyncram               ; work         ;
;             |altsyncram_1rs1:auto_generated|                    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated                                           ; altsyncram_1rs1          ; work         ;
;       |T80se:z80_core|                                          ; 1324 (11)           ; 378 (12)                  ; 128               ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core                                                                                                          ; T80se                    ; work         ;
;          |T80:u0|                                               ; 1313 (595)          ; 366 (208)                 ; 128               ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0                                                                                                   ; T80                      ; work         ;
;             |T80_ALU:alu|                                       ; 221 (221)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_ALU:alu                                                                                       ; T80_ALU                  ; work         ;
;             |T80_MCode:mcode|                                   ; 364 (364)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_MCode:mcode                                                                                   ; T80_MCode                ; work         ;
;             |T80_Reg:Regs|                                      ; 133 (133)           ; 158 (158)                 ; 128               ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs                                                                                      ; T80_Reg                  ; work         ;
;                |altsyncram:RegsH_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                                               ; altsyncram               ; work         ;
;                   |altsyncram_6tm1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated                                ; altsyncram_6tm1          ; work         ;
;                |altsyncram:RegsL_rtl_0|                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                                               ; altsyncram               ; work         ;
;                   |altsyncram_6tm1:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated                                ; altsyncram_6tm1          ; work         ;
;       |sn76489_top:sn76489|                                     ; 155 (15)            ; 116 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489                                                                                                     ; sn76489_top              ; work         ;
;          |sn76489_clock_div:clock_div_b|                        ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_clock_div:clock_div_b                                                                       ; sn76489_clock_div        ; work         ;
;          |sn76489_latch_ctrl:latch_ctrl_b|                      ; 3 (3)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_latch_ctrl:latch_ctrl_b                                                                     ; sn76489_latch_ctrl       ; work         ;
;          |sn76489_noise:noise_b|                                ; 30 (25)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_noise:noise_b                                                                               ; sn76489_noise            ; work         ;
;             |sn76489_attenuator:attenuator_b|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b                                               ; sn76489_attenuator       ; work         ;
;          |sn76489_tone:tone1_b|                                 ; 33 (24)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b                                                                                ; sn76489_tone             ; work         ;
;             |sn76489_attenuator:attenuator_b|                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b                                                ; sn76489_attenuator       ; work         ;
;          |sn76489_tone:tone2_b|                                 ; 33 (24)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone2_b                                                                                ; sn76489_tone             ; work         ;
;             |sn76489_attenuator:attenuator_b|                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone2_b|sn76489_attenuator:attenuator_b                                                ; sn76489_attenuator       ; work         ;
;          |sn76489_tone:tone3_b|                                 ; 36 (25)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone3_b                                                                                ; sn76489_tone             ; work         ;
;             |sn76489_attenuator:attenuator_b|                   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone3_b|sn76489_attenuator:attenuator_b                                                ; sn76489_attenuator       ; work         ;
;       |vga_controller_800_60:vga_controller|                    ; 32 (32)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|vga_controller_800_60:vga_controller                                                                                    ; vga_controller_800_60    ; work         ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0|altsyncram_o602:auto_generated|ALTSYNCRAM                                                     ; AUTO ; True Dual Port   ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/FpgaBee_DE0CV.ram0_CharRom_6d22e9f2.hdl.mif    ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 513          ; 8            ; 513          ; 8            ; 4104   ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port   ; 513          ; 8            ; 513          ; 8            ; 4104   ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0|altsyncram_7vj1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 8            ; 10           ; 8            ; 10           ; 80     ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0|altsyncram_mq61:auto_generated|ALTSYNCRAM                ; AUTO ; ROM              ; 256          ; 1            ; --           ; --           ; 256    ; FpgaBee_DE0CV.FpgaBee_DE0CV0.rtl.mif              ;
; FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384  ; db/FpgaBee_DE0CV.ram0_PcuCharRom_8501b960.hdl.mif ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 2049         ; 8            ; 2049         ; 8            ; 16392  ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; 2049         ; 8            ; 2049         ; 8            ; 16392  ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated|ALTSYNCRAM                                               ; AUTO ; True Dual Port   ; 2049         ; 8            ; 2049         ; 8            ; 16392  ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; True Dual Port   ; 16385        ; 8            ; 16385        ; 8            ; 131080 ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated|ALTSYNCRAM                                            ; AUTO ; True Dual Port   ; 513          ; 8            ; 513          ; 8            ; 4104   ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated|ALTSYNCRAM                                           ; AUTO ; True Dual Port   ; 513          ; 8            ; 513          ; 8            ; 4104   ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                              ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |FpgaBee_DE0CV|ClockCore:clock_core|CLK_3375:pll_base_inst ; CLK_3375.vhd    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|pcu_exec_result                              ;
+----------------------------------+---------------------------------+----------------------------------+---------------------------+
; Name                             ; pcu_exec_result.RESULT_SD_ERROR ; pcu_exec_result.RESULT_GEO_ERROR ; pcu_exec_result.RESULT_OK ;
+----------------------------------+---------------------------------+----------------------------------+---------------------------+
; pcu_exec_result.RESULT_OK        ; 0                               ; 0                                ; 0                         ;
; pcu_exec_result.RESULT_GEO_ERROR ; 0                               ; 1                                ; 1                         ;
; pcu_exec_result.RESULT_SD_ERROR  ; 1                               ; 0                                ; 1                         ;
+----------------------------------+---------------------------------+----------------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|exec_result                  ;
+------------------------------+-----------------------------+------------------------------+-----------------------+
; Name                         ; exec_result.RESULT_SD_ERROR ; exec_result.RESULT_GEO_ERROR ; exec_result.RESULT_OK ;
+------------------------------+-----------------------------+------------------------------+-----------------------+
; exec_result.RESULT_OK        ; 0                           ; 0                            ; 0                     ;
; exec_result.RESULT_GEO_ERROR ; 0                           ; 1                            ; 1                     ;
; exec_result.RESULT_SD_ERROR  ; 1                           ; 0                            ; 1                     ;
+------------------------------+-----------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|exec_state                                                                                  ;
+---------------------------------+------------------------------+--------------------------+---------------------------+---------------------------------+------------------------+
; Name                            ; exec_state.STATE_SD_PCU_WAIT ; exec_state.STATE_SD_WAIT ; exec_state.STATE_GEO_WAIT ; exec_state.STATE_GEO_WAIT_START ; exec_state.STATE_READY ;
+---------------------------------+------------------------------+--------------------------+---------------------------+---------------------------------+------------------------+
; exec_state.STATE_READY          ; 0                            ; 0                        ; 0                         ; 0                               ; 0                      ;
; exec_state.STATE_GEO_WAIT_START ; 0                            ; 0                        ; 0                         ; 1                               ; 1                      ;
; exec_state.STATE_GEO_WAIT       ; 0                            ; 0                        ; 1                         ; 0                               ; 1                      ;
; exec_state.STATE_SD_WAIT        ; 0                            ; 1                        ; 0                         ; 0                               ; 1                      ;
; exec_state.STATE_SD_PCU_WAIT    ; 1                            ; 0                        ; 0                         ; 0                               ; 1                      ;
+---------------------------------+------------------------------+--------------------------+---------------------------+---------------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------+--------------------+------------------------+-----------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------------------+---------------------------+--------------------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.ERROR ; return_state.WRITE_DMA ; return_state.READ_CSD ; return_state.WRITE_BLOCK_WAIT ; return_state.WRITE_BLOCK_BYTE ; return_state.WRITE_BLOCK_DATA ; return_state.WRITE_BLOCK_INIT ; return_state.WRITE_BLOCK ; return_state.RECEIVE_BYTE ; return_state.RECEIVE_BYTE_WAIT ; return_state.SEND_CMD ; return_state.READ_BLOCK_CRC ; return_state.READ_BLOCK_DATA ; return_state.READ_BLOCK_WAIT ; return_state.READ_BLOCK ; return_state.IDLE ; return_state.POLL_CMD ; return_state.CMD41 ; return_state.CMD55 ; return_state.CMD0 ; return_state.INIT ; return_state.RST ;
+--------------------------------+--------------------+------------------------+-----------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------------------+---------------------------+--------------------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+
; return_state.RST               ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ;
; return_state.INIT              ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 1                 ; 1                ;
; return_state.CMD0              ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 1                 ; 0                 ; 1                ;
; return_state.CMD55             ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 1                  ; 0                 ; 0                 ; 1                ;
; return_state.CMD41             ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 1                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.POLL_CMD          ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 1                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.IDLE              ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 1                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_BLOCK        ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 1                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_BLOCK_WAIT   ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 1                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_BLOCK_DATA   ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 1                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_BLOCK_CRC    ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 1                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.SEND_CMD          ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 1                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.RECEIVE_BYTE_WAIT ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 1                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.RECEIVE_BYTE      ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 1                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK       ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 1                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_INIT  ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 1                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_DATA  ; 0                  ; 0                      ; 0                     ; 0                             ; 0                             ; 1                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_BYTE  ; 0                  ; 0                      ; 0                     ; 0                             ; 1                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_BLOCK_WAIT  ; 0                  ; 0                      ; 0                     ; 1                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.READ_CSD          ; 0                  ; 0                      ; 1                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.WRITE_DMA         ; 0                  ; 1                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.ERROR             ; 1                  ; 0                      ; 0                     ; 0                             ; 0                             ; 0                             ; 0                             ; 0                        ; 0                         ; 0                              ; 0                     ; 0                           ; 0                            ; 0                            ; 0                       ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
+--------------------------------+--------------------+------------------------+-----------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+--------------------------+---------------------------+--------------------------------+-----------------------+-----------------------------+------------------------------+------------------------------+-------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|state                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+-----------------+----------------+------------------------+------------------------+------------------------+------------------------+-------------------+--------------------+-------------------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+----------------+-------------+-------------+------------+------------+-----------+
; Name                    ; state.ERROR ; state.WRITE_DMA ; state.READ_CSD ; state.WRITE_BLOCK_WAIT ; state.WRITE_BLOCK_BYTE ; state.WRITE_BLOCK_DATA ; state.WRITE_BLOCK_INIT ; state.WRITE_BLOCK ; state.RECEIVE_BYTE ; state.RECEIVE_BYTE_WAIT ; state.SEND_CMD ; state.READ_BLOCK_CRC ; state.READ_BLOCK_DATA ; state.READ_BLOCK_WAIT ; state.READ_BLOCK ; state.IDLE ; state.POLL_CMD ; state.CMD41 ; state.CMD55 ; state.CMD0 ; state.INIT ; state.RST ;
+-------------------------+-------------+-----------------+----------------+------------------------+------------------------+------------------------+------------------------+-------------------+--------------------+-------------------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+----------------+-------------+-------------+------------+------------+-----------+
; state.RST               ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 0         ;
; state.INIT              ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 1          ; 1         ;
; state.CMD0              ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 1          ; 0          ; 1         ;
; state.CMD55             ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 1           ; 0          ; 0          ; 1         ;
; state.CMD41             ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 1           ; 0           ; 0          ; 0          ; 1         ;
; state.POLL_CMD          ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 1              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.IDLE              ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 1          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.READ_BLOCK        ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 1                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.READ_BLOCK_WAIT   ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 1                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.READ_BLOCK_DATA   ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 1                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.READ_BLOCK_CRC    ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 1                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.SEND_CMD          ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 1              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.RECEIVE_BYTE_WAIT ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 1                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.RECEIVE_BYTE      ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 1                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK       ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 1                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_INIT  ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 1                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_DATA  ; 0           ; 0               ; 0              ; 0                      ; 0                      ; 1                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_BYTE  ; 0           ; 0               ; 0              ; 0                      ; 1                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_BLOCK_WAIT  ; 0           ; 0               ; 0              ; 1                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.READ_CSD          ; 0           ; 0               ; 1              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.WRITE_DMA         ; 0           ; 1               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.ERROR             ; 1           ; 0               ; 0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                 ; 0                  ; 0                       ; 0              ; 0                    ; 0                     ; 0                     ; 0                ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
+-------------------------+-------------+-----------------+----------------+------------------------+------------------------+------------------------+------------------------+-------------------+--------------------+-------------------------+----------------+----------------------+-----------------------+-----------------------+------------------+------------+----------------+-------------+-------------+------------+------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|DiskGeometry:DiskGeometry|state                 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+-------------------+
; Name              ; state.MUL_PIPE_5 ; state.MUL_PIPE_4 ; state.MUL_PIPE_3 ; state.MUL_PIPE_2 ; state.MUL_PIPE_1 ; state.STATE_READY ;
+-------------------+------------------+------------------+------------------+------------------+------------------+-------------------+
; state.STATE_READY ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ;
; state.MUL_PIPE_1  ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                 ;
; state.MUL_PIPE_2  ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                 ;
; state.MUL_PIPE_3  ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                 ;
; state.MUL_PIPE_4  ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                 ;
; state.MUL_PIPE_5  ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                 ;
+-------------------+------------------+------------------+------------------+------------------+------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state                                                                                                                                                                                                                                                                                                             ;
+----------------------------------+-----------------------+-----------------------+-------------------+----------------------------------+----------------+-----------------------+----------------+-------------------------------+----------------------+--------------------------+----------------------+---------------------+-----------------------+--------------------+----------------+----------------+------------+
; Name                             ; state.tx_error_no_ack ; state.tx_received_ack ; state.tx_wait_ack ; state.tx_wait_up_edge_before_ack ; state.tx_clk_h ; state.tx_wait_up_edge ; state.tx_clk_l ; state.tx_first_wait_down_edge ; state.tx_release_clk ; state.tx_bring_data_down ; state.tx_force_clk_l ; state.rx_data_ready ; state.rx_error_parity ; state.rx_down_edge ; state.rx_clk_l ; state.rx_clk_h ; state.idle ;
+----------------------------------+-----------------------+-----------------------+-------------------+----------------------------------+----------------+-----------------------+----------------+-------------------------------+----------------------+--------------------------+----------------------+---------------------+-----------------------+--------------------+----------------+----------------+------------+
; state.idle                       ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 0          ;
; state.rx_clk_h                   ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 1              ; 1          ;
; state.rx_clk_l                   ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 1              ; 0              ; 1          ;
; state.rx_down_edge               ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 1                  ; 0              ; 0              ; 1          ;
; state.rx_error_parity            ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 1                     ; 0                  ; 0              ; 0              ; 1          ;
; state.rx_data_ready              ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 1                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_force_clk_l             ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 1                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_bring_data_down         ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 1                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_release_clk             ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 1                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_first_wait_down_edge    ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 1                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_clk_l                   ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 1              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_wait_up_edge            ; 0                     ; 0                     ; 0                 ; 0                                ; 0              ; 1                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_clk_h                   ; 0                     ; 0                     ; 0                 ; 0                                ; 1              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_wait_up_edge_before_ack ; 0                     ; 0                     ; 0                 ; 1                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_wait_ack                ; 0                     ; 0                     ; 1                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_received_ack            ; 0                     ; 1                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
; state.tx_error_no_ack            ; 1                     ; 0                     ; 0                 ; 0                                ; 0              ; 0                     ; 0              ; 0                             ; 0                    ; 0                        ; 0                    ; 0                   ; 0                     ; 0                  ; 0              ; 0              ; 1          ;
+----------------------------------+-----------------------+-----------------------+-------------------+----------------------------------+----------------+-----------------------+----------------+-------------------------------+----------------------+--------------------------+----------------------+---------------------+-----------------------+--------------------+----------------+----------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; FpgaBeeCore:FpgaBeeCore|StatusPanel:StatusPanel|x_in_range                                                             ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|StatusPanel:StatusPanel|pixel_bright                                                           ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|StatusPanel:StatusPanel|StatusCharRom:StatusCharRom|dout[0..7]                                 ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|BusReq_s                                                                 ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|INT_s                                                                    ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|BusAck                                                                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|led_reg[0..7]                                                                                  ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|hex_reg[0..15]                                                                                 ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|current_pc[0..15]                                                                              ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|IntE_FF1                                                                 ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|IntCycle                                                                 ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|IStatus[0,1]                                                             ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[0].base_block_number[23..31]                     ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[1].base_block_number[23..31]                     ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[2].base_block_number[23..31]                     ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[3].base_block_number[23..31]                     ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[4].base_block_number[23..31]                     ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[5].base_block_number[23..31]                     ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[6].base_block_number[23..31]                     ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[7].base_block_number[23..31]                     ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|clock_div_limit[2..6]          ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|clock_div_limit[0] ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|clock_div_limit[7]             ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|pcu_key_fifo_din[9]                                                                            ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram~25                                                                    ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[16]                                                      ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][1]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][1]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][0]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][0]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][5]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][5]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][4]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][4]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][6]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][6]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][3]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][3]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][7]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][7]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][2]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][2]                                                    ; Stuck at GND due to stuck port clock_enable                                                                            ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|key_scan_addr[0]                                                             ; Merged with FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_clock_div:clock_div_b|cnt_q[0]                         ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|pcu_exec_result.RESULT_OK                                        ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|pcu_exec_result.RESULT_GEO_ERROR                                 ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|pcu_exec_result.RESULT_SD_ERROR                                  ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|state.READ_CSD                 ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|state.ERROR        ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.ERROR             ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.INIT              ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.READ_BLOCK        ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.READ_BLOCK_DATA   ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.READ_CSD          ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.RECEIVE_BYTE      ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.RECEIVE_BYTE_WAIT ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.SEND_CMD          ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.WRITE_BLOCK       ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.WRITE_BLOCK_BYTE  ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.WRITE_BLOCK_DATA  ; Merged with FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0              ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state.tx_force_clk_l                       ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_done                           ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[0..13]                   ; Stuck at GND due to stuck port sclear                                                                                  ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|load_tx_data                               ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|tx_parity                                  ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|state.ERROR                    ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state.tx_bring_data_down                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[0..10]                    ; Stuck at GND due to stuck port sclear                                                                                  ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_done                            ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|ps2_clk_h                                  ; Stuck at VCC due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state.tx_release_clk                       ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state.tx_first_wait_down_edge              ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_done                           ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_count[0..5]                    ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|address_reg_a[1]        ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|address_reg_b[1]        ; Stuck at GND due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_out[0]                     ; Stuck at VCC due to stuck port data_in                                                                                 ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[1][5]                                                    ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[1][2]                                                    ; Lost fanout                                                                                                            ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[3].disk_type[0..3]                               ; Lost fanout                                                                                                            ;
; Total Number of Removed Registers = 222                                                                                ;                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                              ;
+------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state.tx_force_clk_l           ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_done,       ;
;                                                                                                            ; due to stuck port data_in      ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[8],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[0],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[9],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[13],  ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[1],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[2],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[3],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[4],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[5],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[6],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[7],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[12],  ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[11],  ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[10],  ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|load_tx_data,           ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|tx_parity,              ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_done,        ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|ps2_clk_h               ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state.tx_bring_data_down       ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[5],    ;
;                                                                                                            ; due to stuck port data_in      ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[10],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[9],    ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[7],    ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[6],    ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[4],    ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[3],    ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[2],    ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[1],    ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[0],    ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[8]     ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state.tx_release_clk           ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_done,       ;
;                                                                                                            ; due to stuck port data_in      ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_count[5],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_count[4],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_count[3],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_count[2],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_count[0],   ;
;                                                                                                            ;                                ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_count[1]    ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|IntCycle                                                     ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|IStatus[0],                                           ;
;                                                                                                            ; due to stuck port data_in      ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|IStatus[1]                                            ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|BusReq_s                                                     ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|BusAck                                                ;
;                                                                                                            ; due to stuck port data_in      ;                                                                                                     ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|INT_s                                                        ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|IntE_FF1                                              ;
;                                                                                                            ; due to stuck port data_in      ;                                                                                                     ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|clock_div_limit[7] ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_out[0]  ;
;                                                                                                            ; due to stuck port data_in      ;                                                                                                     ;
; FpgaBeeCore:FpgaBeeCore|pcu_key_fifo_din[9]                                                                ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[16]                                   ;
;                                                                                                            ; due to stuck port data_in      ;                                                                                                     ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][5]                                        ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[1][5]                                 ;
;                                                                                                            ; due to stuck port clock_enable ;                                                                                                     ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][2]                                        ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[1][2]                                 ;
;                                                                                                            ; due to stuck port clock_enable ;                                                                                                     ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.CMD0  ; Stuck at GND                   ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|state.ERROR ;
;                                                                                                            ; due to stuck port data_in      ;                                                                                                     ;
+------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1651  ;
; Number of registers using Synchronous Clear  ; 225   ;
; Number of registers using Synchronous Load   ; 83    ;
; Number of registers using Asynchronous Clear ; 868   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1159  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                    ;
+-------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------+---------+
; FpgaBeeCore:FpgaBeeCore|pcu_mode                                                                      ; 56      ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|WR_n                                                           ; 2       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|IORQ_n                                                         ; 8       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|MREQ_n                                                         ; 8       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|RD_n                                                           ; 6       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|reg_screen_width_chars[6]                                   ; 6       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|reg_screen_height_chars[3]                                  ; 2       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|reg_screen_height_chars[2]                                  ; 2       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_mode      ; 2       ;
; FpgaBeeCore:FpgaBeeCore|boot_scan                                                                     ; 5       ;
; FpgaBeeCore:FpgaBeeCore|z80_nmi_n                                                                     ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|M1_n                                                    ; 2       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[7]                                                  ; 7       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[15]                                                  ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|MCycle[0]                                               ; 116     ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[0]                                                    ; 13      ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[6]                                                    ; 11      ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[7]                                                    ; 7       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[2]                                                    ; 9       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[6]                                                  ; 7       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[14]                                                  ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[5]                                                  ; 8       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[13]                                                  ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[4]                                                  ; 7       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[12]                                                  ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[3]                                                  ; 8       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[11]                                                  ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[0]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[1]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[2]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[3]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[4]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[5]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[6]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[7]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[0]                                                  ; 7       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[8]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[1]                                                  ; 7       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[9]                                                   ; 4       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[2]                                                  ; 7       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[10]                                                  ; 4       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|reg_char_height_minus_1[0]                                  ; 6       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|reg_char_height_minus_1[1]                                  ; 5       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|reg_char_height_minus_1[2]                                  ; 4       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|reg_char_height_minus_1[3]                                  ; 3       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[4]                                                    ; 6       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[1]                                                    ; 16      ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Ap[7]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Fp[0]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Fp[6]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Fp[7]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Fp[2]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Ap[6]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Ap[5]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Ap[4]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Ap[3]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Ap[0]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Ap[1]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Ap[2]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|vert_resolution[7]                                          ; 1       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|vert_resolution[8]                                          ; 1       ;
; FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|iter_rows_left[4]                                           ; 2       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|response_mode ; 3       ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|ps2_data_h                ; 1       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[4].disk_type[3]                 ; 1       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[5].disk_type[3]                 ; 1       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[6].disk_type[3]                 ; 1       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[7].disk_type[3]                 ; 1       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[1].disk_type[3]                 ; 1       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[0].disk_type[3]                 ; 1       ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|disk_info_array[2].disk_type[3]                 ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Fp[4]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Fp[1]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[5]                                                    ; 2       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[3]                                                    ; 2       ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|ps2_clk_s                 ; 12      ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|ps2_data_s                ; 5       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Fp[5]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Fp[3]                                                   ; 1       ;
; FpgaBeeCore:FpgaBeeCore|Dac:Dac|SigmaLatch_q[8]                                                       ; 1       ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|ps2_clk_clean             ; 2       ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|ps2_data_clean            ; 2       ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|clk_inter                 ; 2       ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|data_inter                ; 5       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone3_b|a_q[3]                               ; 4       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone3_b|a_q[2]                               ; 4       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone3_b|a_q[1]                               ; 5       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone3_b|a_q[0]                               ; 5       ;
; FpgaBeeCore:FpgaBeeCore|volume[7]                                                                     ; 2       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b|a_q[3]                               ; 4       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b|a_q[2]                               ; 4       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b|a_q[1]                               ; 5       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b|a_q[0]                               ; 5       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone2_b|a_q[0]                               ; 6       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone2_b|a_q[1]                               ; 6       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone2_b|a_q[3]                               ; 4       ;
; FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone2_b|a_q[2]                               ; 4       ;
; FpgaBeeCore:FpgaBeeCore|volume[6]                                                                     ; 3       ;
; FpgaBeeCore:FpgaBeeCore|volume[5]                                                                     ; 4       ;
; FpgaBeeCore:FpgaBeeCore|volume[4]                                                                     ; 5       ;
; Total number of inverted registers = 128*                                                             ;         ;
+-------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                 ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register Name                                                                     ; RAM Name                                                               ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------+
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[0]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[1]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[2]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[3]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[4]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[5]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[6]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[7]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[8]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[9]                  ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[10]                 ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[11]                 ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[12]                 ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[13]                 ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[14]                 ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[15]                 ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0_bypass[16]                 ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0                 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[0]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[1]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[2]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[3]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[4]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[5]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[6]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[7]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[8]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[9]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[10] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[11] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[12] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[13] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[14] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[0]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[1]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[2]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[3]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[4]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[5]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[6]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[7]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[8]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[9]  ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[10] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[11] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[12] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[13] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[14] ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                            ; Megafunction                                                                                          ; Type ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------+
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|dout_a[0..7]  ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|ram_rtl_0  ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|dout_b[0..7]  ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|ram_rtl_0  ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|dout_a[0..7] ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|ram_rtl_0 ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|dout_b[0..7] ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|ram_rtl_0 ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|dout[0..7]              ; FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|ram_rtl_0            ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|dout_a[0..7]                                           ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|ram_rtl_0                                           ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|dout_b[0..7]                                           ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|ram_rtl_0                                           ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|dout_a[0..7]                                            ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|ram_rtl_0                                            ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|dout_b[0..6]                                            ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|ram_rtl_0                                            ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|CharRom:charrom|dout_a[0..7]                                                     ; FpgaBeeCore:FpgaBeeCore|CharRom:charrom|ram_rtl_0                                                     ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|CharRom:charrom|dout_b[0..7]                                                     ; FpgaBeeCore:FpgaBeeCore|CharRom:charrom|ram_rtl_0                                                     ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|dout_a[0..7]                                                  ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|ram_rtl_0                                                  ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|dout_b[0..7]                                                  ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|ram_rtl_0                                                  ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|dout_a[0..7]                                               ; FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|ram_rtl_0                                               ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|dout_b[0..7]                                               ; FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|ram_rtl_0                                               ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|dout_a[0..7]                                                ; FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|ram_rtl_0                                                ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|dout_b[0..3]                                                ; FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|ram_rtl_0                                                ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|dout_a[0..7]                                                ; FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|ram_rtl_0                                                ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|dout_b[0..7]                                                ; FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|ram_rtl_0                                                ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|RegAddrC[0..2]                                             ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0                                ; RAM  ;
; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|rx_parity                    ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|Mux0_rtl_0                ; ROM  ;
+----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ALU_Op_r[0]                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|vga_controller_800_60:vga_controller|hcounter[9]                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|vram_addr_row[7]                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|current_char_row[3]                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|current_ypos_in_char[1]                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|current_char_row[1]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|current_ypos_in_char[0]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|bit_count[2]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|frame[7]                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_100us_count[8]                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_20us_count[5]                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|delay_63clk_count[3]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Read_To_Reg_r[1]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|MCycle[2]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|R[1]                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|clk_count[3]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|data_count[3]                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_noise:noise_b|freq_cnt_q[6]                                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_noise:noise_b|lfsr_q[1]                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|pcuram_addr[4]                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|IR[0]                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|XY_State[0]                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|vga_controller_800_60:vga_controller|vcounter[9]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|reg_light_pen[5]                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_noise:noise_b|freq_cnt_q[1]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|TState[0]                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|DiskGeometry:DiskGeometry|mult_a[2]                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_out[51]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ISet[0]                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|TmpAddr[13]                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|TmpAddr[1]                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|TmpAddr[3]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|reg_error_tr000                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|recv_data[4]                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|pending_cmd[1]                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_out[41]                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_out[1]                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_out[2]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|sd_op_cmd[1]                                                   ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|BusA[4]                                                                ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|BusB[0]                                                                ;
; 33:1               ; 5 bits    ; 110 LEs       ; 45 LEs               ; 65 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|dout[4]                                                                    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_out[8]                   ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|cmd_out[37]                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|exec_cmd[0]                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[7][2]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[6][0]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[3][3]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[1][5]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[0][5]                                                  ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|dma_addr_reg[8]              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|secram_addr[8]                                                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|data_sig[6]                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|byte_counter[5]              ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[5][4]                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[4][1]                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|regfile[2][1]                                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|dout[5]                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|byte_counter[1]              ;
; 11:1               ; 7 bits    ; 49 LEs        ; 28 LEs               ; 21 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|PC[1]                                                                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|PC[10]                                                                 ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|A[2]                                                                   ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|A[10]                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|bit_counter[3]               ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|bit_counter[2]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|volume[6]                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|DO[4]                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[11]                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|SP[7]                                                                  ;
; 5:1                ; 23 bits   ; 69 LEs        ; 23 LEs               ; 46 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|sd_op_block_number[21]                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|ACC[2]                                                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|F[3]                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|state                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545|upcoming_x_coord[6]                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_ALU:alu|DAA_Q[1]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|RegAddrC                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Save_Mux[3]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|translated_address[13]                                                                       ;
; 8:1                ; 27 bits   ; 135 LEs       ; 135 LEs              ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|Mux17                                                          ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|DiskGeometry:DiskGeometry|Mux6                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_ALU:alu|Mux8                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_ALU:alu|DAA_Q[6]                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|RegDIH[1]                                                              ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|Mux31                                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|Mux12                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|RegAddrA[0]                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|attr_ram_range                                                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|vga_red[1]                                                                                   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Save_Mux[4]                                                            ;
; 7:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.READ_BLOCK_DATA ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|RegWEL                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|Selector2                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|return_state.WRITE_DMA       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|Save_Mux[7]                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|Selector9                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|Selector5                                                      ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|Selector94                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|Selector93                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController|Selector86                   ;
; 21:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|z80_din[5]                                                                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |FpgaBee_DE0CV|FpgaBeeCore:FpgaBeeCore|z80_din[3]                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0|altsyncram_7vj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0|altsyncram_fvd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0|altsyncram_o602:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0|altsyncram_mq61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                         ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                       ;
; fractional_vco_multiplier            ; false                  ; String                                                                       ;
; pll_type                             ; General                ; String                                                                       ;
; pll_subtype                          ; General                ; String                                                                       ;
; number_of_clocks                     ; 4                      ; Signed Integer                                                               ;
; operation_mode                       ; direct                 ; String                                                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                                                               ;
; data_rate                            ; 0                      ; Signed Integer                                                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                               ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                       ;
; phase_shift0                         ; 0 ps                   ; String                                                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                                                       ;
; phase_shift1                         ; 0 ps                   ; String                                                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency2              ; 40.000000 MHz          ; String                                                                       ;
; phase_shift2                         ; 0 ps                   ; String                                                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency3              ; 3.375527 MHz           ; String                                                                       ;
; phase_shift3                         ; 0 ps                   ; String                                                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                       ;
; phase_shift4                         ; 0 ps                   ; String                                                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                       ;
; phase_shift5                         ; 0 ps                   ; String                                                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                       ;
; phase_shift6                         ; 0 ps                   ; String                                                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                       ;
; phase_shift7                         ; 0 ps                   ; String                                                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                       ;
; phase_shift8                         ; 0 ps                   ; String                                                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                       ;
; phase_shift9                         ; 0 ps                   ; String                                                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                       ;
; phase_shift10                        ; 0 ps                   ; String                                                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                       ;
; phase_shift11                        ; 0 ps                   ; String                                                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                       ;
; phase_shift12                        ; 0 ps                   ; String                                                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                       ;
; phase_shift13                        ; 0 ps                   ; String                                                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                       ;
; phase_shift14                        ; 0 ps                   ; String                                                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                       ;
; phase_shift15                        ; 0 ps                   ; String                                                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                       ;
; phase_shift16                        ; 0 ps                   ; String                                                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                       ;
; phase_shift17                        ; 0 ps                   ; String                                                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                               ;
; clock_name_0                         ;                        ; String                                                                       ;
; clock_name_1                         ;                        ; String                                                                       ;
; clock_name_2                         ;                        ; String                                                                       ;
; clock_name_3                         ;                        ; String                                                                       ;
; clock_name_4                         ;                        ; String                                                                       ;
; clock_name_5                         ;                        ; String                                                                       ;
; clock_name_6                         ;                        ; String                                                                       ;
; clock_name_7                         ;                        ; String                                                                       ;
; clock_name_8                         ;                        ; String                                                                       ;
; clock_name_global_0                  ; false                  ; String                                                                       ;
; clock_name_global_1                  ; false                  ; String                                                                       ;
; clock_name_global_2                  ; false                  ; String                                                                       ;
; clock_name_global_3                  ; false                  ; String                                                                       ;
; clock_name_global_4                  ; false                  ; String                                                                       ;
; clock_name_global_5                  ; false                  ; String                                                                       ;
; clock_name_global_6                  ; false                  ; String                                                                       ;
; clock_name_global_7                  ; false                  ; String                                                                       ;
; clock_name_global_8                  ; false                  ; String                                                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                               ;
; m_cnt_bypass_en                      ; false                  ; String                                                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                               ;
; n_cnt_bypass_en                      ; false                  ; String                                                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                               ;
; pll_slf_rst                          ; false                  ; String                                                                       ;
; pll_bw_sel                           ; low                    ; String                                                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                       ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                             ;
; t2write        ; 1     ; Signed Integer                                             ;
; iowait         ; 1     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                    ;
; iowait         ; 1     ; Signed Integer                                                    ;
; flag_c         ; 0     ; Signed Integer                                                    ;
; flag_n         ; 1     ; Signed Integer                                                    ;
; flag_p         ; 2     ; Signed Integer                                                    ;
; flag_x         ; 3     ; Signed Integer                                                    ;
; flag_h         ; 4     ; Signed Integer                                                    ;
; flag_y         ; 5     ; Signed Integer                                                    ;
; flag_z         ; 6     ; Signed Integer                                                    ;
; flag_s         ; 7     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_MCode:mcode ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                    ;
; flag_c         ; 0     ; Signed Integer                                                                    ;
; flag_n         ; 1     ; Signed Integer                                                                    ;
; flag_p         ; 2     ; Signed Integer                                                                    ;
; flag_x         ; 3     ; Signed Integer                                                                    ;
; flag_h         ; 4     ; Signed Integer                                                                    ;
; flag_y         ; 5     ; Signed Integer                                                                    ;
; flag_z         ; 6     ; Signed Integer                                                                    ;
; flag_s         ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_ALU:alu ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                                ;
; flag_c         ; 0     ; Signed Integer                                                                ;
; flag_n         ; 1     ; Signed Integer                                                                ;
; flag_p         ; 2     ; Signed Integer                                                                ;
; flag_x         ; 3     ; Signed Integer                                                                ;
; flag_h         ; 4     ; Signed Integer                                                                ;
; flag_y         ; 5     ; Signed Integer                                                                ;
; flag_z         ; 6     ; Signed Integer                                                                ;
; flag_s         ; 7     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; addr_width     ; 11    ; Signed Integer                                                   ;
; data_width     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; addr_width     ; 11    ; Signed Integer                                                   ;
; data_width     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; addr_width     ; 11    ; Signed Integer                                                    ;
; data_width     ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; addr_width     ; 14    ; Signed Integer                                                 ;
; data_width     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; addr_width     ; 9     ; Signed Integer                                                       ;
; data_width     ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; addr_width     ; 9     ; Signed Integer                                                        ;
; data_width     ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|StatusPanel:StatusPanel ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; x_offset       ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; addr_width     ; 9     ; Signed Integer                                                                                                  ;
; data_width     ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; addr_width     ; 9     ; Signed Integer                                                                                                 ;
; data_width     ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; addr_width     ; 3     ; Signed Integer                                                   ;
; data_width     ; 10    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|Dac:Dac ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; sample_width   ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; clock_div_16_g ; 1     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_clock_div:clock_div_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; clock_div_16_g ; 1     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 10                   ; Untyped                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 10                   ; Untyped                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_7vj1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                              ;
; NUMWORDS_A                         ; 513                  ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                              ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                              ;
; NUMWORDS_B                         ; 513                  ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_uft1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 513                  ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 513                  ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_uft1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0 ;
+------------------------------------+---------------------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                                             ; Type                                                          ;
+------------------------------------+---------------------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                 ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                               ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                               ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                                 ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                                               ; Untyped                                                       ;
; WIDTH_A                            ; 8                                                 ; Untyped                                                       ;
; WIDTHAD_A                          ; 11                                                ; Untyped                                                       ;
; NUMWORDS_A                         ; 2048                                              ; Untyped                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                      ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                              ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                              ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                              ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                                              ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                              ; Untyped                                                       ;
; WIDTH_B                            ; 1                                                 ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                                 ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                                 ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                                            ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                            ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                            ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                            ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                      ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                            ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                                              ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                              ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                              ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                              ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                              ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                 ; Untyped                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                                 ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                              ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                                 ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                              ; Untyped                                                       ;
; INIT_FILE                          ; db/FpgaBee_DE0CV.ram0_PcuCharRom_8501b960.hdl.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                            ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                                                 ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                            ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                            ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                            ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                            ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                   ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                   ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                                             ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                             ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                 ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                         ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_fvd1                                   ; Untyped                                                       ;
+------------------------------------+---------------------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_A                         ; 513                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                     ;
; NUMWORDS_B                         ; 513                  ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_1rs1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                    ;
; NUMWORDS_A                         ; 513                  ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                    ;
; NUMWORDS_B                         ; 513                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1rs1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------------------------+-------------------------+
; Parameter Name                     ; Value                                          ; Type                    ;
+------------------------------------+------------------------------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                ; Untyped                 ;
; WIDTH_A                            ; 8                                              ; Untyped                 ;
; WIDTHAD_A                          ; 12                                             ; Untyped                 ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                 ;
; WIDTH_B                            ; 8                                              ; Untyped                 ;
; WIDTHAD_B                          ; 12                                             ; Untyped                 ;
; NUMWORDS_B                         ; 4096                                           ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                 ;
; BYTE_SIZE                          ; 8                                              ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                 ;
; INIT_FILE                          ; db/FpgaBee_DE0CV.ram0_CharRom_6d22e9f2.hdl.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_o602                                ; Untyped                 ;
+------------------------------------+------------------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                              ;
; WIDTHAD_A                          ; 15                   ; Untyped                                              ;
; NUMWORDS_A                         ; 16385                ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                              ;
; WIDTHAD_B                          ; 15                   ; Untyped                                              ;
; NUMWORDS_B                         ; 16385                ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_72t1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 2049                 ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                 ;
; NUMWORDS_B                         ; 2049                 ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_hus1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                ;
; NUMWORDS_A                         ; 2049                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                ;
; NUMWORDS_B                         ; 2049                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_hus1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                ;
; NUMWORDS_A                         ; 2049                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                ;
; NUMWORDS_B                         ; 2049                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_hus1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0 ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                   ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                ;
; WIDTH_A                            ; 1                                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                ;
; INIT_FILE                          ; FpgaBee_DE0CV.FpgaBee_DE0CV0.rtl.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_mq61                      ; Untyped                                                                ;
+------------------------------------+--------------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                                                               ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 10                                                                                                               ;
;     -- NUMWORDS_A                         ; 8                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 10                                                                                                               ;
;     -- NUMWORDS_B                         ; 8                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 513                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 513                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 513                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 513                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0                                           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 513                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 513                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 513                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 513                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 16385                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 16385                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 2049                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 2049                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 2049                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 2049                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 2049                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 2049                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                         ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                         ;
; Entity Instance                           ; FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_noise:noise_b|sn76489_attenuator:attenuator_b" ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                      ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------+
; factor_i[0] ; Input ; Info     ; Stuck at GND                                                                                 ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone2_b"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ff_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                     ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------+
; factor_i[1] ; Input ; Info     ; Stuck at VCC                                                                                ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ff_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; status[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|MicrobeeKeyboardDecoder:MicrobeeKeyboardDecoder|ScanCodeMapper:ScanCodeMapper" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------+
; mb_code[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface"           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_data ; Input  ; Info     ; Stuck at GND                                                                        ;
; write   ; Input  ; Info     ; Stuck at GND                                                                        ;
; busy    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore|T80se:z80_core"                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; int_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FpgaBeeCore:FpgaBeeCore"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; monitor_key       ; Input  ; Info     ; Stuck at GND                                                                        ;
; show_status_panel ; Input  ; Info     ; Stuck at GND                                                                        ;
; ram_wait          ; Input  ; Info     ; Stuck at GND                                                                        ;
; vga_pixel_x       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_pixel_y       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockCore:clock_core|CLK_3375:pll_base_inst"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClockCore:clock_core"                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_25_000 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1651                        ;
;     CLR               ; 279                         ;
;     CLR SCLR          ; 22                          ;
;     ENA               ; 516                         ;
;     ENA CLR           ; 413                         ;
;     ENA CLR SCLR      ; 79                          ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     ENA CLR SLD       ; 59                          ;
;     ENA SCLR          ; 68                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 40                          ;
;     plain             ; 151                         ;
; arriav_io_obuf        ; 18                          ;
; arriav_lcell_comb     ; 3156                        ;
;     arith             ; 478                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 309                         ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 61                          ;
;     extend            ; 80                          ;
;         7 data inputs ; 80                          ;
;     normal            ; 2569                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 258                         ;
;         3 data inputs ; 393                         ;
;         4 data inputs ; 402                         ;
;         5 data inputs ; 624                         ;
;         6 data inputs ; 824                         ;
;     shared            ; 29                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 3                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 71                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 115                         ;
;                       ;                             ;
; Max LUT depth         ; 12.40                       ;
; Average LUT depth     ; 5.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:29     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Thu Sep 03 19:13:46 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FpgaBee_DE0CV -c FpgaBee_DE0CV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file spram.vhd
    Info (12022): Found design unit 1: spram-SYN File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/spram.vhd Line: 24
    Info (12023): Found entity 1: spram File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/spram.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dpram.vhd
    Info (12022): Found design unit 1: dpram-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/dpram.vhd Line: 32
    Info (12023): Found entity 1: dpram File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/dpram.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clockcore.vhd
    Info (12022): Found design unit 1: ClockCore-altera File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/ClockCore.vhd Line: 35
    Info (12023): Found entity 1: ClockCore File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/ClockCore.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fpgabee_de0cv.vhd
    Info (12022): Found design unit 1: FpgaBee_DE0CV-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 61
    Info (12023): Found entity 1: FpgaBee_DE0CV File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/t80/t80se.vhd
    Info (12022): Found design unit 1: T80se-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80se.vhd Line: 95
    Info (12023): Found entity 1: T80se File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80se.vhd Line: 67
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/t80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_Reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_Reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/t80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_Pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/t80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_MCode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_MCode.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/t80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_ALU.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80_ALU.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/t80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/sn76489-1.0/sn76489_top.vhd
    Info (12022): Found design unit 1: sn76489_top-struct File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_top.vhd Line: 85
    Info (12023): Found entity 1: sn76489_top File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_top.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/sn76489-1.0/sn76489_tone.vhd
    Info (12022): Found design unit 1: sn76489_tone-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_tone.vhd Line: 69
    Info (12023): Found entity 1: sn76489_tone File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_tone.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/sn76489-1.0/sn76489_noise.vhd
    Info (12022): Found design unit 1: sn76489_noise-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_noise.vhd Line: 69
    Info (12023): Found entity 1: sn76489_noise File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_noise.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/sn76489-1.0/sn76489_latch_ctrl.vhd
    Info (12022): Found design unit 1: sn76489_latch_ctrl-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_latch_ctrl.vhd Line: 73
    Info (12023): Found entity 1: sn76489_latch_ctrl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_latch_ctrl.vhd Line: 50
Info (12021): Found 1 design units, including 0 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/sn76489-1.0/sn76489_comp_pack-p.vhd
    Info (12022): Found design unit 1: sn76489_comp_pack File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_comp_pack-p.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/sn76489-1.0/sn76489_clock_div.vhd
    Info (12022): Found design unit 1: sn76489_clock_div-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_clock_div.vhd Line: 68
    Info (12023): Found entity 1: sn76489_clock_div File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_clock_div.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/sn76489-1.0/sn76489_attenuator.vhd
    Info (12022): Found design unit 1: sn76489_attenuator-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_attenuator.vhd Line: 62
    Info (12023): Found entity 1: sn76489_attenuator File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_attenuator.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/vga_controller_640_60.vhd
    Info (12022): Found design unit 1: vga_controller_640_60-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/vga_controller_640_60.vhd Line: 88
    Info (12023): Found entity 1: vga_controller_640_60 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/vga_controller_640_60.vhd Line: 75
Info (12021): Found 2 design units, including 0 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/utils.vhd
    Info (12022): Found design unit 1: Utils File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Utils.vhd Line: 20
    Info (12022): Found design unit 2: Utils-body File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Utils.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/seg7_display.vhd
    Info (12022): Found design unit 1: seg7_display-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/seg7_display.vhd Line: 32
    Info (12023): Found entity 1: seg7_display File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/seg7_display.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/seg7_decoder.vhd
    Info (12022): Found design unit 1: seg7_decoder-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/seg7_decoder.vhd Line: 30
    Info (12023): Found entity 1: seg7_decoder File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/seg7_decoder.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/seg7_addr_display.vhd
    Info (12022): Found design unit 1: seg7_addr_display-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/seg7_addr_display.vhd Line: 34
    Info (12023): Found entity 1: seg7_addr_display File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/seg7_addr_display.vhd Line: 21
Info (12021): Found 2 design units, including 0 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/scancodes.vhd
    Info (12022): Found design unit 1: ScanCodes File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ScanCodes.vhd Line: 20
    Info (12022): Found design unit 2: ScanCodes-body File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ScanCodes.vhd Line: 107
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/scancodemapper.vhd
    Info (12022): Found design unit 1: ScanCodeMapper-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ScanCodeMapper.vhd Line: 30
    Info (12023): Found entity 1: ScanCodeMapper File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ScanCodeMapper.vhd Line: 21
Warning (10335): Unrecognized synthesis attribute "rom_extract" at ../FPGABeeCore/ps2interface.vhd(177) File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ps2interface.vhd Line: 177
Warning (10335): Unrecognized synthesis attribute "rom_style" at ../FPGABeeCore/ps2interface.vhd(179) File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ps2interface.vhd Line: 179
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/ps2interface.vhd
    Info (12022): Found design unit 1: ps2interface-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ps2interface.vhd Line: 183
    Info (12023): Found entity 1: ps2interface File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/ps2interface.vhd Line: 156
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/pcucharrom.vhd
    Info (12022): Found design unit 1: PcuCharRom-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/PcuCharRom.vhd Line: 31
    Info (12023): Found entity 1: PcuCharRom File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/PcuCharRom.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/microbeekeyboarddecoder.vhd
    Info (12022): Found design unit 1: MicrobeeKeyboardDecoder-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/MicrobeeKeyboardDecoder.vhd Line: 34
    Info (12023): Found entity 1: MicrobeeKeyboardDecoder File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/MicrobeeKeyboardDecoder.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/keyboardport.vhd
    Info (12022): Found design unit 1: KeyboardPort-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/KeyboardPort.vhd Line: 35
    Info (12023): Found entity 1: KeyboardPort File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/KeyboardPort.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/flashmemorycontroller.vhd
    Info (12022): Found design unit 1: FlashMemoryController-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FlashMemoryController.vhd Line: 48
    Info (12023): Found entity 1: FlashMemoryController File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FlashMemoryController.vhd Line: 20
Info (12021): Found 2 design units, including 0 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/diskconstants.vhd
    Info (12022): Found design unit 1: DiskConstants File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskConstants.vhd Line: 19
    Info (12022): Found design unit 2: DiskConstants-body File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskConstants.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/vga_controller_800_60.vhd
    Info (12022): Found design unit 1: vga_controller_800_60-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/vga_controller_800_60.vhd Line: 88
    Info (12023): Found entity 1: vga_controller_800_60 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/vga_controller_800_60.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/statuspanel.vhd
    Info (12022): Found design unit 1: StatusPanel-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/StatusPanel.vhd Line: 51
    Info (12023): Found entity 1: StatusPanel File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/StatusPanel.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/statuscharrom.vhd
    Info (12022): Found design unit 1: StatusCharRom-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/StatusCharRom.vhd Line: 30
    Info (12023): Found entity 1: StatusCharRom File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/StatusCharRom.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/sdcardcontroller.vhd
    Info (12022): Found design unit 1: SDCardController-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/SDCardController.vhd Line: 51
    Info (12023): Found entity 1: SDCardController File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/SDCardController.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/ramtruedualport.vhd
    Info (12022): Found design unit 1: RamTrueDualPort-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/RamTrueDualPort.vhd Line: 48
    Info (12023): Found entity 1: RamTrueDualPort File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/RamTrueDualPort.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/ramsingleport.vhd
    Info (12022): Found design unit 1: RamSinglePort-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/RamSinglePort.vhd Line: 40
    Info (12023): Found entity 1: RamSinglePort File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/RamSinglePort.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/ramdualport.vhd
    Info (12022): Found design unit 1: RamDualPort-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/RamDualPort.vhd Line: 46
    Info (12023): Found entity 1: RamDualPort File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/RamDualPort.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/pcuvideocontroller.vhd
    Info (12022): Found design unit 1: PcuVideoController-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/PcuVideoController.vhd Line: 43
    Info (12023): Found entity 1: PcuVideoController File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/PcuVideoController.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/fpgabeecore.vhd
    Info (12022): Found design unit 1: FpgaBeeCore-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 86
    Info (12023): Found entity 1: FpgaBeeCore File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/fifo.vhd
    Info (12022): Found design unit 1: Fifo-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Fifo.vhd Line: 45
    Info (12023): Found entity 1: Fifo File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Fifo.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/diskgeometry.vhd
    Info (12022): Found design unit 1: DiskGeometry-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskGeometry.vhd Line: 40
    Info (12023): Found entity 1: DiskGeometry File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskGeometry.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/diskcontrollermultiplier.vhd
    Info (12022): Found design unit 1: DiskControllerMultiplier-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskControllerMultiplier.vhd Line: 34
    Info (12023): Found entity 1: DiskControllerMultiplier File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskControllerMultiplier.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/diskcontroller.vhd
    Info (12022): Found design unit 1: DiskController-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 82
    Info (12023): Found entity 1: DiskController File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/dac.vhd
    Info (12022): Found design unit 1: Dac-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Dac.vhd Line: 38
    Info (12023): Found entity 1: Dac File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Dac.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/crtc6545.vhd
    Info (12022): Found design unit 1: Crtc6545-Behavioral File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Crtc6545.vhd Line: 69
    Info (12023): Found entity 1: Crtc6545 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/Crtc6545.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/altera/de0_cv/fpgabee_new/hardware/fpgabeecore/charrom.vhd
    Info (12022): Found design unit 1: CharRom-behavior File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/CharRom.vhd Line: 38
    Info (12023): Found entity 1: CharRom File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/CharRom.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file clk_3375.vhd
    Info (12022): Found design unit 1: CLK_3375-rtl File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375.vhd Line: 23
    Info (12023): Found entity 1: CLK_3375 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clk_3375/clk_3375_0002.v
    Info (12023): Found entity 1: CLK_3375_0002 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375/CLK_3375_0002.v Line: 2
Info (12127): Elaborating entity "FpgaBee_DE0CV" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FpgaBee_DE0CV.vhd(66): object "clock_25_000" assigned a value but never read File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 66
Warning (10631): VHDL Process Statement warning at FpgaBee_DE0CV.vhd(163): inferring latch(es) for signal or variable "ext_ram_addr", which holds its previous value in one or more paths through the process File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 163
Info (12128): Elaborating entity "ClockCore" for hierarchy "ClockCore:clock_core" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 83
Info (12128): Elaborating entity "CLK_3375" for hierarchy "ClockCore:clock_core|CLK_3375:pll_base_inst" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/ClockCore.vhd Line: 60
Info (12128): Elaborating entity "CLK_3375_0002" for hierarchy "ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375.vhd Line: 38
Info (12128): Elaborating entity "altera_pll" for hierarchy "ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375/CLK_3375_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375/CLK_3375_0002.v Line: 94
Info (12133): Instantiated megafunction "ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/CLK_3375/CLK_3375_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "3.375527 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "FpgaBeeCore" for hierarchy "FpgaBeeCore:FpgaBeeCore" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 100
Warning (10631): VHDL Process Statement warning at FpgaBeeCore.vhd(721): inferring latch(es) for signal or variable "volume", which holds its previous value in one or more paths through the process File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 721
Info (10041): Inferred latch for "volume[0]" at FpgaBeeCore.vhd(721) File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 721
Info (10041): Inferred latch for "volume[1]" at FpgaBeeCore.vhd(721) File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 721
Info (10041): Inferred latch for "volume[2]" at FpgaBeeCore.vhd(721) File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 721
Info (10041): Inferred latch for "volume[3]" at FpgaBeeCore.vhd(721) File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 721
Info (12128): Elaborating entity "T80se" for hierarchy "FpgaBeeCore:FpgaBeeCore|T80se:z80_core" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 768
Info (12128): Elaborating entity "T80" for hierarchy "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80se.vhd Line: 107
Info (12128): Elaborating entity "T80_MCode" for hierarchy "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_MCode:mcode" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80.vhd Line: 244
Info (12128): Elaborating entity "T80_ALU" for hierarchy "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_ALU:alu" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80.vhd Line: 309
Info (12128): Elaborating entity "T80_Reg" for hierarchy "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/t80/T80.vhd Line: 819
Info (12128): Elaborating entity "Crtc6545" for hierarchy "FpgaBeeCore:FpgaBeeCore|Crtc6545:Crtc6545" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 798
Info (12128): Elaborating entity "RamDualPort" for hierarchy "FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 833
Info (12128): Elaborating entity "RamDualPort" for hierarchy "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 901
Info (12128): Elaborating entity "CharRom" for hierarchy "FpgaBeeCore:FpgaBeeCore|CharRom:charrom" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 924
Info (12128): Elaborating entity "RamDualPort" for hierarchy "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 940
Info (12128): Elaborating entity "PcuVideoController" for hierarchy "FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 984
Info (12128): Elaborating entity "PcuCharRom" for hierarchy "FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/PcuVideoController.vhd Line: 166
Info (12128): Elaborating entity "vga_controller_800_60" for hierarchy "FpgaBeeCore:FpgaBeeCore|vga_controller_800_60:vga_controller" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 1001
Info (12128): Elaborating entity "StatusPanel" for hierarchy "FpgaBeeCore:FpgaBeeCore|StatusPanel:StatusPanel" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 1014
Info (12128): Elaborating entity "StatusCharRom" for hierarchy "FpgaBeeCore:FpgaBeeCore|StatusPanel:StatusPanel|StatusCharRom:StatusCharRom" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/StatusPanel.vhd Line: 168
Info (12128): Elaborating entity "KeyboardPort" for hierarchy "FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 1029
Info (12128): Elaborating entity "ps2interface" for hierarchy "FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/KeyboardPort.vhd Line: 48
Info (12128): Elaborating entity "MicrobeeKeyboardDecoder" for hierarchy "FpgaBeeCore:FpgaBeeCore|MicrobeeKeyboardDecoder:MicrobeeKeyboardDecoder" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 1041
Warning (10873): Using initial value X (don't care) for net "MicrobeeSwitches[60..61]" at MicrobeeKeyboardDecoder.vhd(28) File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/MicrobeeKeyboardDecoder.vhd Line: 28
Info (12128): Elaborating entity "ScanCodeMapper" for hierarchy "FpgaBeeCore:FpgaBeeCore|MicrobeeKeyboardDecoder:MicrobeeKeyboardDecoder|ScanCodeMapper:ScanCodeMapper" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/MicrobeeKeyboardDecoder.vhd Line: 45
Info (12128): Elaborating entity "DiskController" for hierarchy "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 1055
Warning (10036): Verilog HDL or VHDL warning at DiskController.vhd(101): object "reg_sector_count" assigned a value but never read File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at DiskController.vhd(120): object "multi_sector" assigned a value but never read File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 120
Warning (10036): Verilog HDL or VHDL warning at DiskController.vhd(185): object "pcu_exec_result" assigned a value but never read File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 185
Warning (10631): VHDL Process Statement warning at DiskController.vhd(229): inferring latch(es) for signal or variable "reg_status_ready", which holds its previous value in one or more paths through the process File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 229
Info (10041): Inferred latch for "reg_status_ready" at DiskController.vhd(229) File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 229
Info (12128): Elaborating entity "DiskGeometry" for hierarchy "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|DiskGeometry:DiskGeometry" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 628
Info (12128): Elaborating entity "DiskControllerMultiplier" for hierarchy "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|DiskGeometry:DiskGeometry|DiskControllerMultiplier:DiskControllerMultiplier" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskGeometry.vhd Line: 176
Info (12128): Elaborating entity "RamTrueDualPort" for hierarchy "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 645
Info (12128): Elaborating entity "SDCardController" for hierarchy "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|SDCardController:SDCardController" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/DiskController.vhd Line: 689
Info (12128): Elaborating entity "Fifo" for hierarchy "FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 1074
Info (12128): Elaborating entity "Dac" for hierarchy "FpgaBeeCore:FpgaBeeCore|Dac:Dac" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 1095
Info (12128): Elaborating entity "sn76489_top" for hierarchy "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/FPGABeeCore/FpgaBeeCore.vhd Line: 1109
Info (12128): Elaborating entity "sn76489_clock_div" for hierarchy "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_clock_div:clock_div_b" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_top.vhd Line: 107
Info (12128): Elaborating entity "sn76489_latch_ctrl" for hierarchy "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_latch_ctrl:latch_ctrl_b" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_top.vhd Line: 122
Info (12128): Elaborating entity "sn76489_tone" for hierarchy "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_top.vhd Line: 142
Info (12128): Elaborating entity "sn76489_attenuator" for hierarchy "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_tone:tone1_b|sn76489_attenuator:attenuator_b" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_tone.vhd Line: 178
Info (12128): Elaborating entity "sn76489_noise" for hierarchy "FpgaBeeCore:FpgaBeeCore|sn76489_top:sn76489|sn76489_noise:noise_b" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/sn76489-1.0/sn76489_top.vhd Line: 187
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (276020): Inferred RAM node "FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 14 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 513
        Info (286033): Parameter NUMWORDS_B set to 513
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 513
        Info (286033): Parameter NUMWORDS_B set to 513
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/FpgaBee_DE0CV.ram0_PcuCharRom_8501b960.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 513
        Info (286033): Parameter NUMWORDS_B set to 513
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_A set to 513
        Info (286033): Parameter NUMWORDS_B set to 513
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|CharRom:charrom|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/FpgaBee_DE0CV.ram0_CharRom_6d22e9f2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_A set to 16385
        Info (286033): Parameter NUMWORDS_B set to 16385
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 2049
        Info (286033): Parameter NUMWORDS_B set to 2049
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 2049
        Info (286033): Parameter NUMWORDS_B set to 2049
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 2049
        Info (286033): Parameter NUMWORDS_B set to 2049
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|RegsL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to FpgaBee_DE0CV.FpgaBee_DE0CV0.rtl.mif
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|Fifo:PcuKeyboardFifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7vj1.tdf
    Info (12023): Found entity 1: altsyncram_7vj1 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_7vj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "513"
    Info (12134): Parameter "NUMWORDS_B" = "513"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uft1.tdf
    Info (12023): Found entity 1: altsyncram_uft1 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_uft1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|PcuVideoController:PcuVideoController|PcuCharRom:charrom|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FpgaBee_DE0CV.ram0_PcuCharRom_8501b960.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvd1.tdf
    Info (12023): Found entity 1: altsyncram_fvd1 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_fvd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "513"
    Info (12134): Parameter "NUMWORDS_B" = "513"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1rs1.tdf
    Info (12023): Found entity 1: altsyncram_1rs1 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_1rs1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "513"
    Info (12134): Parameter "NUMWORDS_B" = "513"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|CharRom:charrom|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/FpgaBee_DE0CV.ram0_CharRom_6d22e9f2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o602.tdf
    Info (12023): Found entity 1: altsyncram_o602 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_o602.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "16385"
    Info (12134): Parameter "NUMWORDS_B" = "16385"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72t1.tdf
    Info (12023): Found entity 1: altsyncram_72t1 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/decode_7la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/decode_01a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf
    Info (12023): Found entity 1: mux_nfb File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/mux_nfb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2049"
    Info (12134): Parameter "NUMWORDS_B" = "2049"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hus1.tdf
    Info (12023): Found entity 1: altsyncram_hus1 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_hus1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2049"
    Info (12134): Parameter "NUMWORDS_B" = "2049"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|T80se:z80_core|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_6tm1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "FpgaBeeCore:FpgaBeeCore|KeyboardPort:KeyboardPort|ps2interface:ps2interface|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "FpgaBee_DE0CV.FpgaBee_DE0CV0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mq61.tdf
    Info (12023): Found entity 1: altsyncram_mq61 File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_mq61.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ram_block1a16" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 599
        Warning (14320): Synthesized away node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ram_block1a17" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 633
        Warning (14320): Synthesized away node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ram_block1a18" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 667
        Warning (14320): Synthesized away node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ram_block1a19" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 701
        Warning (14320): Synthesized away node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ram_block1a20" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 735
        Warning (14320): Synthesized away node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ram_block1a21" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 769
        Warning (14320): Synthesized away node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ram_block1a22" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 803
        Warning (14320): Synthesized away node "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcgram|altsyncram:ram_rtl_0|altsyncram_72t1:auto_generated|ram_block1a23" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_72t1.tdf Line: 837
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "MemAdv" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 31
    Warning (13410): Pin "MemClk" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 32
    Warning (13410): Pin "MemCRE" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 34
    Warning (13410): Pin "MemAdr[18]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 40
    Warning (13410): Pin "MemAdr[19]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 40
    Warning (13410): Pin "MemAdr[20]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 40
    Warning (13410): Pin "MemAdr[22]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 40
    Warning (13410): Pin "MemAdr[23]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 40
    Warning (13410): Pin "MemAdr[24]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 40
    Warning (13410): Pin "MemAdr[25]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 40
    Warning (13410): Pin "MemAdr[26]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 40
    Warning (13410): Pin "vga_red[0]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 43
    Warning (13410): Pin "vga_green[0]" is stuck at GND File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/FpgaBee_DE0CV.vhd Line: 44
Info (286030): Timing-Driven Synthesis is running
Info (17049): 144 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "FpgaBeeCore:FpgaBeeCore|RamDualPort:char_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated|ALTSYNCRAM" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_hus1.tdf Line: 143
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "FpgaBeeCore:FpgaBeeCore|RamDualPort:attr_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated|ALTSYNCRAM" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_hus1.tdf Line: 143
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_char_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated|ALTSYNCRAM" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_1rs1.tdf Line: 143
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "FpgaBeeCore:FpgaBeeCore|RamDualPort:pcu_color_ram|altsyncram:ram_rtl_0|altsyncram_1rs1:auto_generated|ALTSYNCRAM" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_1rs1.tdf Line: 143
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "FpgaBeeCore:FpgaBeeCore|RamDualPort:color_ram|altsyncram:ram_rtl_0|altsyncram_hus1:auto_generated|ALTSYNCRAM" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_hus1.tdf Line: 143
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamPcu|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated|ALTSYNCRAM" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_uft1.tdf Line: 280
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "FpgaBeeCore:FpgaBeeCore|DiskController:DiskController|RamTrueDualPort:DiskControllerRamMbee|altsyncram:ram_rtl_0|altsyncram_uft1:auto_generated|ALTSYNCRAM" File: C:/FPGA/Altera/DE0_CV/fpgabee_new/Hardware/DE0_CV/db/altsyncram_uft1.tdf Line: 280
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance ClockCore:clock_core|CLK_3375:pll_base_inst|CLK_3375_0002:clk_3375_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 4207 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 4017 logic cells
    Info (21064): Implemented 115 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 776 megabytes
    Info: Processing ended: Thu Sep 03 19:14:42 2020
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:00


