01:19:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\temp_xsdb_launch_script.tcl
01:19:08 INFO  : XSCT server has started successfully.
01:19:08 INFO  : plnx-install-location is set to ''
01:19:08 INFO  : Successfully done setting XSCT server connection channel  
01:19:08 INFO  : Registering command handlers for Vitis TCF services
01:19:11 INFO  : Successfully done setting workspace for the tool. 
01:19:11 INFO  : Successfully done query RDI_DATADIR 
01:26:46 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
01:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:35:07 INFO  : 'jtag frequency' command is executed.
01:35:07 INFO  : Context for 'APU' is selected.
01:35:07 INFO  : System reset is completed.
01:35:10 INFO  : 'after 3000' command is executed.
01:35:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:35:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
01:35:15 INFO  : Context for 'APU' is selected.
01:35:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:35:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:15 INFO  : Context for 'APU' is selected.
01:35:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
01:35:16 INFO  : 'ps7_init' command is executed.
01:35:16 INFO  : 'ps7_post_config' command is executed.
01:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:16 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:16 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:16 INFO  : Memory regions updated for context APU
01:35:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:16 INFO  : 'con' command is executed.
01:35:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:35:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
01:35:35 INFO  : Disconnected from the channel tcfchan#2.
01:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:35:35 INFO  : 'jtag frequency' command is executed.
01:35:35 INFO  : Context for 'APU' is selected.
01:35:35 INFO  : System reset is completed.
01:35:38 INFO  : 'after 3000' command is executed.
01:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:35:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
01:35:41 INFO  : Context for 'APU' is selected.
01:35:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:41 INFO  : Context for 'APU' is selected.
01:35:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
01:35:41 INFO  : 'ps7_init' command is executed.
01:35:41 INFO  : 'ps7_post_config' command is executed.
01:35:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:41 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:42 INFO  : Memory regions updated for context APU
01:35:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:42 INFO  : 'con' command is executed.
01:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:35:42 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
01:36:31 INFO  : Disconnected from the channel tcfchan#3.
01:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:36:32 INFO  : 'jtag frequency' command is executed.
01:36:32 INFO  : Context for 'APU' is selected.
01:36:32 INFO  : System reset is completed.
01:36:35 INFO  : 'after 3000' command is executed.
01:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:36:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
01:36:37 INFO  : Context for 'APU' is selected.
01:36:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:37 INFO  : Context for 'APU' is selected.
01:36:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
01:36:38 INFO  : 'ps7_init' command is executed.
01:36:38 INFO  : 'ps7_post_config' command is executed.
01:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:38 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:38 INFO  : Memory regions updated for context APU
01:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:38 INFO  : 'con' command is executed.
01:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:36:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
01:39:25 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
01:40:33 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
01:43:30 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
01:43:39 INFO  : Disconnected from the channel tcfchan#4.
01:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
01:43:39 INFO  : 'jtag frequency' command is executed.
01:43:39 INFO  : Context for 'APU' is selected.
01:43:40 INFO  : System reset is completed.
01:43:43 INFO  : 'after 3000' command is executed.
01:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
01:43:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
01:43:45 INFO  : Context for 'APU' is selected.
01:43:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:45 INFO  : Context for 'APU' is selected.
01:43:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
01:43:45 INFO  : 'ps7_init' command is executed.
01:43:45 INFO  : 'ps7_post_config' command is executed.
01:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:46 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:46 INFO  : Memory regions updated for context APU
01:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:46 INFO  : 'con' command is executed.
01:43:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:43:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
02:17:04 ERROR : Failed to read platform from project 'HDMIdisplay_measurement_system'.
Reason: Failed to execute command 'platform read {C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement_system/platform.spr}'. Click on details for more information.
02:20:23 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
02:23:21 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:25:08 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:25:10 INFO  : The hardware specfication used by project 'HDMIdisplay_measurement' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:25:10 INFO  : The file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\HDMIdisplay_measurement\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
02:25:10 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\HDMIdisplay_measurement\_ide\bitstream' in project 'HDMIdisplay_measurement'.
02:25:10 INFO  : The file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\HDMIdisplay_measurement\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:25:26 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\HDMIdisplay_measurement\_ide\psinit' in project 'HDMIdisplay_measurement'.
02:25:52 INFO  : Disconnected from the channel tcfchan#8.
02:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:25:53 INFO  : 'jtag frequency' command is executed.
02:25:53 INFO  : Context for 'APU' is selected.
02:25:53 INFO  : System reset is completed.
02:25:56 INFO  : 'after 3000' command is executed.
02:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:25:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
02:25:59 INFO  : Context for 'APU' is selected.
02:25:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:25:59 INFO  : Context for 'APU' is selected.
02:25:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
02:25:59 INFO  : 'ps7_init' command is executed.
02:25:59 INFO  : 'ps7_post_config' command is executed.
02:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:00 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:00 INFO  : Memory regions updated for context APU
02:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:00 INFO  : 'con' command is executed.
02:26:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:26:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
02:28:12 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:28:25 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:28:42 INFO  : Disconnected from the channel tcfchan#11.
02:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:28:43 INFO  : 'jtag frequency' command is executed.
02:28:43 INFO  : Context for 'APU' is selected.
02:28:43 INFO  : System reset is completed.
02:28:46 INFO  : 'after 3000' command is executed.
02:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:28:48 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
02:28:48 INFO  : Context for 'APU' is selected.
02:28:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:48 INFO  : Context for 'APU' is selected.
02:28:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
02:28:49 INFO  : 'ps7_init' command is executed.
02:28:49 INFO  : 'ps7_post_config' command is executed.
02:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:49 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:49 INFO  : Memory regions updated for context APU
02:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:49 INFO  : 'con' command is executed.
02:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:28:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
02:30:45 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:30:53 INFO  : Disconnected from the channel tcfchan#13.
02:30:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:30:54 INFO  : 'jtag frequency' command is executed.
02:30:54 INFO  : Context for 'APU' is selected.
02:30:54 INFO  : System reset is completed.
02:30:57 INFO  : 'after 3000' command is executed.
02:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:30:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
02:30:59 INFO  : Context for 'APU' is selected.
02:30:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:30:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:30:59 INFO  : Context for 'APU' is selected.
02:30:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
02:31:00 INFO  : 'ps7_init' command is executed.
02:31:00 INFO  : 'ps7_post_config' command is executed.
02:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:00 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:00 INFO  : Memory regions updated for context APU
02:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:00 INFO  : 'con' command is executed.
02:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:31:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
02:31:16 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:31:31 INFO  : Disconnected from the channel tcfchan#15.
02:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:31:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:31:32 INFO  : 'jtag frequency' command is executed.
02:31:32 INFO  : Context for 'APU' is selected.
02:31:32 INFO  : System reset is completed.
02:31:35 INFO  : 'after 3000' command is executed.
02:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:31:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
02:31:37 INFO  : Context for 'APU' is selected.
02:31:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:31:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:37 INFO  : Context for 'APU' is selected.
02:31:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
02:31:38 INFO  : 'ps7_init' command is executed.
02:31:38 INFO  : 'ps7_post_config' command is executed.
02:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:38 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:38 INFO  : Memory regions updated for context APU
02:31:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:38 INFO  : 'con' command is executed.
02:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:31:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
02:45:52 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:46:23 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:46:32 INFO  : Disconnected from the channel tcfchan#17.
02:46:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:46:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:46:32 INFO  : 'jtag frequency' command is executed.
02:46:32 INFO  : Context for 'APU' is selected.
02:46:32 INFO  : System reset is completed.
02:46:35 INFO  : 'after 3000' command is executed.
02:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:46:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
02:46:38 INFO  : Context for 'APU' is selected.
02:46:38 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:46:38 INFO  : Context for 'APU' is selected.
02:46:38 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
02:46:38 INFO  : 'ps7_init' command is executed.
02:46:38 INFO  : 'ps7_post_config' command is executed.
02:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:38 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:46:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

02:46:38 INFO  : Memory regions updated for context APU
02:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:46:38 INFO  : 'con' command is executed.
02:46:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:46:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
02:47:39 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:47:48 INFO  : Disconnected from the channel tcfchan#20.
02:47:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:47:48 INFO  : 'jtag frequency' command is executed.
02:47:48 INFO  : Context for 'APU' is selected.
02:47:48 INFO  : System reset is completed.
02:47:51 INFO  : 'after 3000' command is executed.
02:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:47:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
02:47:54 INFO  : Context for 'APU' is selected.
02:47:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:47:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:47:54 INFO  : Context for 'APU' is selected.
02:47:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
02:47:54 INFO  : 'ps7_init' command is executed.
02:47:54 INFO  : 'ps7_post_config' command is executed.
02:47:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:55 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:47:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:47:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

02:47:55 INFO  : Memory regions updated for context APU
02:47:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:47:55 INFO  : 'con' command is executed.
02:47:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:47:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
02:52:47 INFO  : Checking for BSP changes to sync application flags for project 'HDMIdisplay_measurement'...
02:52:57 INFO  : Disconnected from the channel tcfchan#22.
02:52:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
02:52:57 INFO  : 'jtag frequency' command is executed.
02:52:57 INFO  : Context for 'APU' is selected.
02:52:57 INFO  : System reset is completed.
02:53:00 INFO  : 'after 3000' command is executed.
02:53:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
02:53:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit"
02:53:03 INFO  : Context for 'APU' is selected.
02:53:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:53:03 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:03 INFO  : Context for 'APU' is selected.
02:53:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl' is done.
02:53:03 INFO  : 'ps7_init' command is executed.
02:53:03 INFO  : 'ps7_post_config' command is executed.
02:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:03 INFO  : The application 'C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/HDMIdisplay_measurement/Vitis/HDMIdisplay_measurement/Debug/HDMIdisplay_measurement.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:03 INFO  : Memory regions updated for context APU
02:53:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:03 INFO  : 'con' command is executed.
02:53:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:53:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\HDMIdisplay_measurement\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_hdmidisplay_measurement_system_standalone.tcl'
03:12:14 INFO  : Disconnected from the channel tcfchan#24.
