Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                34  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  632
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c0bd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 267 unrouted;       REAL time: 2 secs 

Phase 2: 234 unrouted;       REAL time: 2 secs 

Phase 3: 44 unrouted;       REAL time: 2 secs 

Phase 4: 0 unrouted;       REAL time: 2 secs 

Total REAL time to Router completion: 2 secs 
Total CPU time to Router completion: 1 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.169     |  0.763      |
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    2   |  0.153     |  0.763      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 10:04:32 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      33  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                34  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'din_rdy_BUFGP' has non-clock connections.
   These problematic connections include:
     pin D on block ff1_out with type FDC,
     pin D on block ff1_out_1 with type FDC

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  632
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c19e) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 46 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    4   |  0.152     |  0.768      |
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.169     |  0.763      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 2 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 10:07:28 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                34  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  632
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c0bd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 267 unrouted;       REAL time: 0 secs 

Phase 2: 234 unrouted;       REAL time: 0 secs 

Phase 3: 44 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.169     |  0.763      |
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    2   |  0.153     |  0.763      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 10:32:03 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      33  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                34  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'din_rdy_BUFGP' has non-clock connections.
   These problematic connections include:
     pin D on block ff1_out with type FDC,
     pin D on block ff1_out_1 with type FDC

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  632
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c19e) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 46 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    4   |  0.152     |  0.768      |
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.169     |  0.763      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 10:59:22 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      33  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                35  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'din_rdy_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block _n00001 with type LUT1

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  632
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c19e) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 46 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    4   |  0.152     |  0.768      |
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.169     |  0.763      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 11:03:48 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                34  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  632
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c0bd) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 267 unrouted;       REAL time: 0 secs 

Phase 2: 234 unrouted;       REAL time: 0 secs 

Phase 3: 44 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.169     |  0.763      |
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    2   |  0.153     |  0.763      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 11:08:06 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                34  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            33 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        33
      Number used as a route-thru:                  4
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  638
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a2459) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 267 unrouted;       REAL time: 0 secs 

Phase 2: 234 unrouted;       REAL time: 0 secs 

Phase 3: 41 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.160     |  0.760      |
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    2   |  0.150     |  0.755      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 11:36:33 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
ERROR:Xst:899 - top_test_uar.v line 30: The logic for <ff1_out> does not match a known FF or Latch template.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 46272 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
ERROR:Xst:899 - top_test_uar.v line 30: The logic for <ff1_out> does not match a known FF or Latch template.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 46272 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                35  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            34 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           38 out of  4,704    1%
      Number used as logic:                        34
      Number used as a route-thru:                  4
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  644
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a2120) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 41 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.166     |  0.760      |
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    2   |  0.150     |  0.755      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 11:54:46 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                35  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            33 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           38 out of  4,704    1%
      Number used as logic:                        33
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  638
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a2747) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 42 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.160     |  0.760      |
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    2   |  0.150     |  0.755      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 11:58:29 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                35  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            33 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           38 out of  4,704    1%
      Number used as logic:                        33
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  638
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a2747) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 42 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.160     |  0.760      |
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    2   |  0.150     |  0.755      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 12:04:56 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      33  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                34  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'din_rdy_BUFGP' has non-clock connections.
   These problematic connections include:
     pin D on block ff1_out with type FDC,
     pin D on block ff1_out_1 with type FDC

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  632
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c19e) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 46 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    4   |  0.152     |  0.768      |
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.169     |  0.763      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 13:57:20 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      33  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                35  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:477 - clock net 'din_rdy_BUFGP' has non-clock connections.
   These problematic connections include:
     pin I0 on block _n00001 with type LUT1

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            32 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           37 out of  4,704    1%
      Number used as logic:                        32
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  632
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:99c19e) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 46 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    4   |  0.152     |  0.768      |
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.169     |  0.763      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 14:00:51 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Receiver.v"
Module <UA_Receiver> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_test_uar.v"
Module <top_test_uar> compiled
No errors in compilation
Analysis of file <top_test_uar.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_test_uar>.
Module <top_test_uar> is correct for synthesis.
 
Analyzing module <UA_Receiver>.
Module <UA_Receiver> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <UA_Receiver>.
    Related source file is UA_Receiver.v.
WARNING:Xst:1780 - Signal <dout_byte_rdy_r> is never used or assigned.
WARNING:Xst:1780 - Signal <shift_count> is never used or assigned.
    Found 8-bit register for signal <dout_byte>.
    Found 10-bit register for signal <dout_byte_temp>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <count_sample>.
    Found 3-bit register for signal <ser_in_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <UA_Receiver> synthesized.


Synthesizing Unit <top_test_uar>.
    Related source file is top_test_uar.v.
WARNING:Xst:1780 - Signal <ser_in> is never used or assigned.
    Found 1-bit register for signal <ff1_out>.
    Found 1-bit register for signal <ff2_out>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <top_test_uar> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 17
  9-bit register                   : 1
  1-bit register                   : 15
  8-bit register                   : 1
# Counters                         : 3
  4-bit up counter                 : 3
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_test_uar> ...

Optimizing unit <UA_Receiver> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx_6.1i.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_test_uar, actual ratio is 1.
FlipFlop ff1_out has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ff2_out has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      34  out of   2352     1%  
 Number of Slice Flip Flops:            46  out of   4704     0%  
 Number of 4 input LUTs:                35  out of   4704     0%  
 Number of bonded IOBs:                 47  out of    144    32%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 44    |
din_rdy                            | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 7.266ns
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd
f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo -i -p
xc2s200-pq208-5 top_test_uar.ngc top_test_uar.ngd 

Reading NGO file
"F:/umair_projects/Projects_Verilog/HRDAS/uart/uart_finalized/top_test_uar.ngc"
...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36248 kilobytes

Writing NGD file "top_test_uar.ngd" ...

Writing NGDBUILD log file "top_test_uar.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        36 out of  4,704    1%
  Number of 4 input LUTs:            33 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          29 out of  2,352    1%
    Number of Slices containing only related logic:     29 out of     29  100%
    Number of Slices containing unrelated logic:         0 out of     29    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           38 out of  4,704    1%
      Number used as logic:                        33
      Number used as a route-thru:                  5
   Number of bonded IOBs:            47 out of    140   33%
      IOB Flip Flops:                              10
   Number of GCLKs:                   2 out of      4   50%
   Number of GCLKIOBs:                2 out of      4   50%

Total equivalent gate count for design:  638
Additional JTAG gate count for IOBs:  2,352
Peak Memory Usage:  61 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_test_uar_map.mrp" for details.
Completed process "Map".

Mapping Module top_test_uar . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_test_uar_map.ncd top_test_uar.ngd top_test_uar.pcf
Mapping Module top_test_uar: DONE



Started process "Place & Route".





Constraints file: top_test_uar.pcf

Loading device database for application Par from file "top_test_uar_map.ncd".
   "top_test_uar" is an NCD, version 2.38, device xc2s200, package pq208, speed
-5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx_6.1i.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         2 out of 4      50%
   Number of External IOBs            47 out of 140    33%
      Number of LOCed External IOBs    0 out of 47      0%

   Number of SLICEs                   29 out of 2352    1%

   Number of GCLKs                     2 out of 4      50%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:9897f1) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:9a2747) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_test_uar.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 269 unrouted;       REAL time: 0 secs 

Phase 2: 236 unrouted;       REAL time: 0 secs 

Phase 3: 42 unrouted;       REAL time: 0 secs 

Phase 4: 0 unrouted;       REAL time: 0 secs 

Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   31   |  0.160     |  0.760      |
+----------------------------+----------+--------+------------+-------------+
|     din_rdy_BUFGP          |  Global  |    2   |  0.150     |  0.755      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 1 secs 

Peak Memory Usage:  51 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_test_uar.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Wed May 16 14:18:41 2007
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_test_uar . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_test_uar_map.ncd top_test_uar.ncd top_test_uar.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------


Started process "View Verilog Instantiation Template".

Compiling source file "clk_gen.v"
tdtfi(verilog) completed successfully.
Completed process "View Verilog Instantiation Template".




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
ERROR:HDLCompilers:28 - top_tx.v line 4 'clk' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 4 'rst_n' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 5 'rst_n' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 6 'count' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 7 'en_tx' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 15 'clk' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 15 'rst_n' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 16 'rst_n' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 17 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 18 'en_tx' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 21 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 21 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 23 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 23 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 27 'clk' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 27 'rst_n' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 28 'rst_n' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 29 'din_rdy' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 30 'en_tx' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 33 'din_rdy' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 35 'din_rdy' has not been declared
Module <top_tx> compiled
Analysis of file <top_tx.prj> failed.
--> 

Total memory usage is 47244 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
ERROR:HDLCompilers:28 - top_tx.v line 15 'count' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 16 'en_tx' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 26 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 27 'en_tx' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 30 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 30 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 32 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 32 'din_byte' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 38 'din_rdy' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 39 'en_tx' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 42 'din_rdy' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 44 'din_rdy' has not been declared
Module <top_tx> compiled
Analysis of file <top_tx.prj> failed.
--> 

Total memory usage is 47244 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
ERROR:HDLCompilers:28 - top_tx.v line 40 'din_rdy' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 44 'din_rdy' has not been declared
ERROR:HDLCompilers:28 - top_tx.v line 46 'din_rdy' has not been declared
Module <top_tx> compiled
Analysis of file <top_tx.prj> failed.
--> 

Total memory usage is 47244 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - top_tx.v line 29 Reference to vector wire 'din_byte' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 29 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - top_tx.v line 33 Reference to vector wire 'din_byte' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 33 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - top_tx.v line 35 Reference to vector wire 'din_byte' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 35 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - top_tx.v line 41 Reference to scalar wire 'din_rdy' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 41 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - top_tx.v line 45 Reference to scalar wire 'din_rdy' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 45 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - top_tx.v line 47 Reference to scalar wire 'din_rdy' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 47 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47244 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
ERROR:HDLCompilers:247 - top_tx.v line 41 Reference to scalar wire 'din_rdy' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 41 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - top_tx.v line 45 Reference to scalar wire 'din_rdy' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 45 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - top_tx.v line 47 Reference to scalar wire 'din_rdy' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - top_tx.v line 47 Illegal left hand side of nonblocking assignment
--> 

Total memory usage is 47244 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_tx>.
Module <top_tx> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 9-bit up counter for signal <count>.
    Found 5-bit up counter for signal <count2>.
    Summary:
	inferred   2 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <top_tx>.
    Related source file is top_tx.v.
WARNING:Xst:646 - Signal <en_rx> is assigned but never used.
    Found 4-bit up counter for signal <count3>.
    Found 8-bit up counter for signal <din_byte>.
    Found 1-bit register for signal <din_rdy>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_tx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  9-bit register                   : 1
  1-bit register                   : 1
# Counters                         : 5
  4-bit up counter                 : 2
  9-bit up counter                 : 1
  5-bit up counter                 : 1
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_tx> ...

Optimizing unit <clk_gen> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <u1_count2_7> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count2_8> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count2_4> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count2_5> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count2_6> is unconnected in block <top_tx>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_tx, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      36  out of   2352     1%  
 Number of Slice Flip Flops:            35  out of   4704     0%  
 Number of 4 input LUTs:                45  out of   4704     0%  
 Number of bonded IOBs:                  3  out of    144     2%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.728ns (Maximum Frequency: 56.408MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.182ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_tx>.
Module <top_tx> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 9-bit up counter for signal <count>.
    Found 5-bit up counter for signal <count2>.
    Summary:
	inferred   2 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <top_tx>.
    Related source file is top_tx.v.
    Found 4-bit up counter for signal <count3>.
    Found 8-bit up counter for signal <din_byte>.
    Found 1-bit register for signal <din_rdy>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_tx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  9-bit register                   : 1
  1-bit register                   : 1
# Counters                         : 5
  4-bit up counter                 : 2
  9-bit up counter                 : 1
  5-bit up counter                 : 1
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_tx> ...

Optimizing unit <clk_gen> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <u1_count2_7> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count2_8> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count2_4> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count2_5> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count2_6> is unconnected in block <top_tx>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_tx, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      36  out of   2352     1%  
 Number of Slice Flip Flops:            35  out of   4704     0%  
 Number of 4 input LUTs:                45  out of   4704     0%  
 Number of bonded IOBs:                  3  out of    144     2%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.728ns (Maximum Frequency: 56.408MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.182ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
No errors in compilation
Analysis of file <UA_Transmitter.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  9-bit register                   : 1
# Counters                         : 1
  4-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UA_Transmitter> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UA_Transmitter, actual ratio is 0.
FlipFlop data_buf_8 has been replicated 1 time(s) to handle iob=true attribute.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      12  out of   2352     0%  
 Number of Slice Flip Flops:            14  out of   4704     0%  
 Number of 4 input LUTs:                17  out of   4704     0%  
 Number of bonded IOBs:                 26  out of    144    18%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 14    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.664ns (Maximum Frequency: 150.060MHz)
   Minimum input arrival time before clock: 6.763ns
   Maximum output required time after clock: 10.132ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------

Compiling source file "top_tx.v"
tdtfi(verilog) completed successfully.



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_tx>.
ERROR:Xst:853 - Unsupported item in port list for module <UA_Transmitter>.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 47244 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_tx>.
ERROR:Xst:853 - Unsupported item in port list for module <UA_Transmitter>.
 
 
Found 1 error(s). Aborting synthesis.
--> 

Total memory usage is 47244 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_tx>.
Module <top_tx> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 5-bit up counter for signal <count_rx>.
    Found 9-bit up counter for signal <count_tx>.
    Summary:
	inferred   2 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <top_tx>.
    Related source file is top_tx.v.
    Found 4-bit up counter for signal <count3>.
    Found 8-bit up counter for signal <din_byte>.
    Found 1-bit register for signal <din_rdy>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_tx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  9-bit register                   : 1
  1-bit register                   : 1
# Counters                         : 5
  4-bit up counter                 : 2
  9-bit up counter                 : 1
  5-bit up counter                 : 1
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_tx> ...

Optimizing unit <clk_gen> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <u1_count_rx_7> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_8> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_4> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_5> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_6> is unconnected in block <top_tx>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_tx, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      36  out of   2352     1%  
 Number of Slice Flip Flops:            35  out of   4704     0%  
 Number of 4 input LUTs:                45  out of   4704     0%  
 Number of bonded IOBs:                  3  out of    144     2%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.728ns (Maximum Frequency: 56.408MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.182ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\uart_finalized/_ngo
-uc tx.ucf -p xc2s200-pq208-5 top_tx.ngc top_tx.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/uart_finalized/top_tx.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tx.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38244 kilobytes

Writing NGD file "top_tx.ngd" ...

Writing NGDBUILD log file "top_tx.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        34 out of  4,704    1%
  Number of 4 input LUTs:            36 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          26 out of  2,352    1%
    Number of Slices containing only related logic:     26 out of     26  100%
    Number of Slices containing unrelated logic:         0 out of     26    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           49 out of  4,704    1%
      Number used as logic:                        36
      Number used as a route-thru:                 13
   Number of bonded IOBs:             3 out of    140    2%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  640
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_tx_map.mrp" for details.
Completed process "Map".

Mapping Module top_tx . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_tx_map.ncd top_tx.ngd top_tx.pcf
Mapping Module top_tx: DONE



Started process "Place & Route".





Constraints file: top_tx.pcf

Loading device database for application Par from file "top_tx_map.ncd".
   "top_tx" is an NCD, version 2.38, device xc2s200, package pq208, speed -5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs             3 out of 140     2%
      Number of LOCed External IOBs    0 out of 3       0%

   Number of SLICEs                   26 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
..
Phase 5.8 (Checksum:98fe80) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_tx.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 200 unrouted;       REAL time: 0 secs 

Phase 2: 170 unrouted;       REAL time: 14 secs 

Phase 3: 37 unrouted;       REAL time: 14 secs 

Phase 4: 0 unrouted;       REAL time: 14 secs 

Total REAL time to Router completion: 14 secs 
Total CPU time to Router completion: 12 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   22   |  0.148     |  0.755      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 14 secs 
Total CPU time to PAR completion: 13 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_tx.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Aug 10 09:18:21 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_tx . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_tx_map.ncd top_tx.ncd top_tx.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\uart_finalized/_ngo
-uc tx.ucf -p xc2s200-pq208-5 top_tx.ngc top_tx.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/uart_finalized/top_tx.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tx.ucf" ...
ERROR:NgdBuild:755 - Line 5 in 'tx.ucf': Could not find net(s) 'MAX10' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "tx.ucf".

Writing NGDBUILD log file "top_tx.bld"...
ERROR: NGDBUILD failed
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\uart_finalized/_ngo
-uc tx.ucf -p xc2s200-pq208-5 top_tx.ngc top_tx.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/uart_finalized/top_tx.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tx.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39268 kilobytes

Writing NGD file "top_tx.ngd" ...

Writing NGDBUILD log file "top_tx.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        34 out of  4,704    1%
  Number of 4 input LUTs:            36 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          26 out of  2,352    1%
    Number of Slices containing only related logic:     26 out of     26  100%
    Number of Slices containing unrelated logic:         0 out of     26    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           49 out of  4,704    1%
      Number used as logic:                        36
      Number used as a route-thru:                 13
   Number of bonded IOBs:             3 out of    140    2%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  640
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_tx_map.mrp" for details.
Completed process "Map".

Mapping Module top_tx . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_tx_map.ncd top_tx.ngd top_tx.pcf
Mapping Module top_tx: DONE



Started process "Place & Route".





Constraints file: top_tx.pcf

Loading device database for application Par from file "top_tx_map.ncd".
   "top_tx" is an NCD, version 2.38, device xc2s200, package pq208, speed -5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs             3 out of 140     2%
      Number of LOCed External IOBs    1 out of 3      33%

   Number of SLICEs                   26 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:990fc9) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_tx.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 200 unrouted;       REAL time: 0 secs 

Phase 2: 170 unrouted;       REAL time: 13 secs 

Phase 3: 38 unrouted;       REAL time: 13 secs 

Phase 4: 0 unrouted;       REAL time: 13 secs 

Total REAL time to Router completion: 13 secs 
Total CPU time to Router completion: 12 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   22   |  0.212     |  0.762      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 14 secs 
Total CPU time to PAR completion: 13 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_tx.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Aug 10 09:20:51 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_tx . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_tx_map.ncd top_tx.ncd top_tx.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\uart_finalized/_ngo
-uc tx.ucf -p xc2s200-pq208-5 top_tx.ngc top_tx.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/uart_finalized/top_tx.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tx.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39268 kilobytes

Writing NGD file "top_tx.ngd" ...

Writing NGDBUILD log file "top_tx.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        34 out of  4,704    1%
  Number of 4 input LUTs:            36 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          26 out of  2,352    1%
    Number of Slices containing only related logic:     26 out of     26  100%
    Number of Slices containing unrelated logic:         0 out of     26    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           49 out of  4,704    1%
      Number used as logic:                        36
      Number used as a route-thru:                 13
   Number of bonded IOBs:             3 out of    140    2%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  640
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_tx_map.mrp" for details.
Completed process "Map".

Mapping Module top_tx . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_tx_map.ncd top_tx.ngd top_tx.pcf
Mapping Module top_tx: DONE



Started process "Place & Route".





Constraints file: top_tx.pcf

Loading device database for application Par from file "top_tx_map.ncd".
   "top_tx" is an NCD, version 2.38, device xc2s200, package pq208, speed -5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs             3 out of 140     2%
      Number of LOCed External IOBs    1 out of 3      33%

   Number of SLICEs                   26 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:990fc9) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_tx.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 200 unrouted;       REAL time: 0 secs 

Phase 2: 170 unrouted;       REAL time: 15 secs 

Phase 3: 44 unrouted;       REAL time: 15 secs 

Phase 4: 0 unrouted;       REAL time: 15 secs 

Total REAL time to Router completion: 15 secs 
Total CPU time to Router completion: 13 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   22   |  0.212     |  0.762      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 16 secs 
Total CPU time to PAR completion: 14 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_tx.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Aug 10 09:24:17 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_tx . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_tx_map.ncd top_tx.ncd top_tx.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_tx>.
Module <top_tx> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 5-bit up counter for signal <count_rx>.
    Found 9-bit up counter for signal <count_tx>.
    Summary:
	inferred   2 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <top_tx>.
    Related source file is top_tx.v.
    Found 4-bit up counter for signal <count3>.
    Found 8-bit up counter for signal <din_byte>.
    Found 1-bit register for signal <din_rdy>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_tx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  9-bit register                   : 1
  1-bit register                   : 1
# Counters                         : 5
  4-bit up counter                 : 2
  9-bit up counter                 : 1
  5-bit up counter                 : 1
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_tx> ...

Optimizing unit <clk_gen> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <u1_count_rx_7> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_8> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_4> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_5> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_6> is unconnected in block <top_tx>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_tx, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      36  out of   2352     1%  
 Number of Slice Flip Flops:            35  out of   4704     0%  
 Number of 4 input LUTs:                44  out of   4704     0%  
 Number of bonded IOBs:                  3  out of    144     2%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.728ns (Maximum Frequency: 56.408MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.182ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\uart_finalized/_ngo
-uc tx.ucf -p xc2s200-pq208-5 top_tx.ngc top_tx.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/uart_finalized/top_tx.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tx.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39268 kilobytes

Writing NGD file "top_tx.ngd" ...

Writing NGDBUILD log file "top_tx.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        34 out of  4,704    1%
  Number of 4 input LUTs:            36 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          26 out of  2,352    1%
    Number of Slices containing only related logic:     26 out of     26  100%
    Number of Slices containing unrelated logic:         0 out of     26    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           49 out of  4,704    1%
      Number used as logic:                        36
      Number used as a route-thru:                 13
   Number of bonded IOBs:             3 out of    140    2%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  640
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_tx_map.mrp" for details.
Completed process "Map".

Mapping Module top_tx . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_tx_map.ncd top_tx.ngd top_tx.pcf
Mapping Module top_tx: DONE



Started process "Place & Route".





Constraints file: top_tx.pcf

Loading device database for application Par from file "top_tx_map.ncd".
   "top_tx" is an NCD, version 2.38, device xc2s200, package pq208, speed -5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs             3 out of 140     2%
      Number of LOCed External IOBs    1 out of 3      33%

   Number of SLICEs                   26 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:990fc9) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_tx.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 200 unrouted;       REAL time: 0 secs 

Phase 2: 170 unrouted;       REAL time: 13 secs 

Phase 3: 44 unrouted;       REAL time: 13 secs 

Phase 4: 0 unrouted;       REAL time: 13 secs 

Total REAL time to Router completion: 14 secs 
Total CPU time to Router completion: 12 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   22   |  0.212     |  0.762      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 14 secs 
Total CPU time to PAR completion: 13 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_tx.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Aug 10 09:37:40 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_tx . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_tx_map.ncd top_tx.ncd top_tx.pcf
PAR completed successfully




Started process "Generate Programming File".

Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_tx>.
Module <top_tx> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 5-bit up counter for signal <count_rx>.
    Found 9-bit up counter for signal <count_tx>.
    Summary:
	inferred   2 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <top_tx>.
    Related source file is top_tx.v.
    Found 4-bit up counter for signal <count3>.
    Found 8-bit up counter for signal <din_byte>.
    Found 1-bit register for signal <din_rdy>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_tx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  9-bit register                   : 1
  1-bit register                   : 1
# Counters                         : 5
  4-bit up counter                 : 2
  9-bit up counter                 : 1
  5-bit up counter                 : 1
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_tx> ...

Optimizing unit <clk_gen> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <u1_count_rx_7> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_8> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_4> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_5> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_6> is unconnected in block <top_tx>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_tx, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      36  out of   2352     1%  
 Number of Slice Flip Flops:            35  out of   4704     0%  
 Number of 4 input LUTs:                44  out of   4704     0%  
 Number of bonded IOBs:                  3  out of    144     2%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.728ns (Maximum Frequency: 56.408MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.182ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\uart_finalized/_ngo
-uc tx.ucf -p xc2s200-pq208-5 top_tx.ngc top_tx.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/uart_finalized/top_tx.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tx.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39268 kilobytes

Writing NGD file "top_tx.ngd" ...

Writing NGDBUILD log file "top_tx.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        34 out of  4,704    1%
  Number of 4 input LUTs:            36 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          26 out of  2,352    1%
    Number of Slices containing only related logic:     26 out of     26  100%
    Number of Slices containing unrelated logic:         0 out of     26    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           49 out of  4,704    1%
      Number used as logic:                        36
      Number used as a route-thru:                 13
   Number of bonded IOBs:             3 out of    140    2%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  640
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_tx_map.mrp" for details.
Completed process "Map".

Mapping Module top_tx . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_tx_map.ncd top_tx.ngd top_tx.pcf
Mapping Module top_tx: DONE



Started process "Place & Route".





Constraints file: top_tx.pcf

Loading device database for application Par from file "top_tx_map.ncd".
   "top_tx" is an NCD, version 2.38, device xc2s200, package pq208, speed -5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs             3 out of 140     2%
      Number of LOCed External IOBs    1 out of 3      33%

   Number of SLICEs                   26 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:990fc9) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_tx.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 200 unrouted;       REAL time: 0 secs 

Phase 2: 170 unrouted;       REAL time: 13 secs 

Phase 3: 44 unrouted;       REAL time: 13 secs 

Phase 4: 0 unrouted;       REAL time: 13 secs 

Total REAL time to Router completion: 13 secs 
Total CPU time to Router completion: 12 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   22   |  0.212     |  0.762      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 14 secs 
Total CPU time to PAR completion: 13 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_tx.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Aug 10 14:17:51 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_tx . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_tx_map.ncd top_tx.ncd top_tx.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "clk_gen.v"
Module <clk_gen> compiled
Compiling source file "UA_Transmitter.v"
Module <UA_Transmitter> compiled
Compiling source file "top_tx.v"
Module <top_tx> compiled
No errors in compilation
Analysis of file <top_tx.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_tx>.
Module <top_tx> is correct for synthesis.
 
Analyzing module <clk_gen>.
Module <clk_gen> is correct for synthesis.
 
Analyzing module <UA_Transmitter>.
Module <UA_Transmitter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UA_Transmitter>.
    Related source file is UA_Transmitter.v.
    Found 9-bit register for signal <data_buf>.
    Found 4-bit up counter for signal <shift_count>.
    Found 9 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <UA_Transmitter> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is clk_gen.v.
    Found 5-bit up counter for signal <count_rx>.
    Found 9-bit up counter for signal <count_tx>.
    Summary:
	inferred   2 Counter(s).
Unit <clk_gen> synthesized.


Synthesizing Unit <top_tx>.
    Related source file is top_tx.v.
    Found 4-bit up counter for signal <count3>.
    Found 8-bit up counter for signal <din_byte>.
    Found 1-bit register for signal <din_rdy>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <top_tx> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 2
  9-bit register                   : 1
  1-bit register                   : 1
# Counters                         : 5
  4-bit up counter                 : 2
  9-bit up counter                 : 1
  5-bit up counter                 : 1
  8-bit up counter                 : 1
# Multiplexers                     : 1
  2-to-1 multiplexer               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_tx> ...

Optimizing unit <clk_gen> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx6.1.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <u1_count_rx_7> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_8> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_4> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_5> is unconnected in block <top_tx>.
WARNING:Xst:1291 - FF/Latch <u1_count_rx_6> is unconnected in block <top_tx>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_tx, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-5 

 Number of Slices:                      36  out of   2352     1%  
 Number of Slice Flip Flops:            35  out of   4704     0%  
 Number of 4 input LUTs:                44  out of   4704     0%  
 Number of bonded IOBs:                  3  out of    144     2%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.728ns (Maximum Frequency: 56.408MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.182ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".



Started process "Translate".


Command Line: ngdbuild -intstyle ise -dd f:\fpga_micro_board\uart_finalized/_ngo
-uc tx.ucf -p xc2s200-pq208-5 top_tx.ngc top_tx.ngd 

Reading NGO file "F:/FPGA_MICRO_BOARD/uart_finalized/top_tx.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tx.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 39268 kilobytes

Writing NGD file "top_tx.ngd" ...

Writing NGDBUILD log file "top_tx.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Map".

Using target part "2s200pq208-5".
Removing unused or disabled logic...
Running cover...
Running directed packing...
Running delay-based LUT packing...
Running related packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:        34 out of  4,704    1%
  Number of 4 input LUTs:            36 out of  4,704    1%
Logic Distribution:
    Number of occupied Slices:                          26 out of  2,352    1%
    Number of Slices containing only related logic:     26 out of     26  100%
    Number of Slices containing unrelated logic:         0 out of     26    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:           49 out of  4,704    1%
      Number used as logic:                        36
      Number used as a route-thru:                 13
   Number of bonded IOBs:             3 out of    140    2%
      IOB Flip Flops:                               1
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Total equivalent gate count for design:  640
Additional JTAG gate count for IOBs:  192
Peak Memory Usage:  62 MB

NOTES:

   Related logic is defined as being logic that shares connectivity -
   e.g. two LUTs are "related" if they share common inputs.
   When assembling slices, Map gives priority to combine logic that
   is related.  Doing so results in the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin
   packing unrelated logic into a slice once 99% of the slices are
   occupied through related logic packing.

   Note that once logic distribution reaches the 99% level through
   related logic packing, this does not mean the device is completely
   utilized.  Unrelated logic packing will then begin, continuing until
   all usable LUTs and FFs are occupied.  Depending on your timing
   budget, increased levels of unrelated logic packing may adversely
   affect the overall timing performance of your design.


Mapping completed.
See MAP report file "top_tx_map.mrp" for details.
Completed process "Map".

Mapping Module top_tx . . .
MAP command line:
map -intstyle ise -p xc2s200-pq208-5 -cm area -pr b -k 4 -c 100 -tx off -o top_tx_map.ncd top_tx.ngd top_tx.pcf
Mapping Module top_tx: DONE



Started process "Place & Route".





Constraints file: top_tx.pcf

Loading device database for application Par from file "top_tx_map.ncd".
   "top_tx" is an NCD, version 2.38, device xc2s200, package pq208, speed -5
Loading device for application Par from file 'v200.nph' in environment
C:/Xilinx6.1.
Device speed data version:  PRODUCTION 1.27 2003-06-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs             3 out of 140     2%
      Number of LOCed External IOBs    1 out of 3      33%

   Number of SLICEs                   26 out of 2352    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:98970b) REAL time: 0 secs 

Phase 2.23
Phase 2.23 (Checksum:1312cfe) REAL time: 0 secs 

Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 0 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 0 secs 

Phase 5.8
.
Phase 5.8 (Checksum:990fc9) REAL time: 0 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 0 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 0 secs 

Writing design to file top_tx.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 


Phase 1: 200 unrouted;       REAL time: 0 secs 

Phase 2: 170 unrouted;       REAL time: 13 secs 

Phase 3: 44 unrouted;       REAL time: 13 secs 

Phase 4: 0 unrouted;       REAL time: 13 secs 

Total REAL time to Router completion: 13 secs 
Total CPU time to Router completion: 12 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+----------------------------+----------+--------+------------+-------------+
|         Clock Net          | Resource | Fanout |Net Skew(ns)|Max Delay(ns)|
+----------------------------+----------+--------+------------+-------------+
|         clk_BUFGP          |  Global  |   22   |  0.212     |  0.762      |
+----------------------------+----------+--------+------------+-------------+

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 13 secs 
Total CPU time to PAR completion: 13 secs 

Peak Memory Usage:  64 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file top_tx.ncd.


PAR done.
Completed process "Place & Route".


Started process "Generate Post-Place & Route Static Timing".


Analysis completed Mon Aug 10 14:26:13 2009
--------------------------------------------------------------------------------

Generating Report ...

Completed process "Generate Post-Place & Route Static Timing".

Place & Route Module top_tx . . .
PAR command line: par -w -intstyle ise -ol std -t 1 top_tx_map.ncd top_tx.ncd top_tx.pcf
PAR completed successfully



Started process "Generate Post-Place & Route Simulation Model".

INFO:NetListWriters:580 - If Verilog simulation is performed outside the ISE
   Project Navigator environment, please add $XILINX/verilog/src/glbl.v to the
   simulator compile and invocation commands in order to allow proper
   initialization of the design. If simulation is performed within Project
   Navigator, this will be taken care of automatically. For more information on
   compiling and performing Xilinx simulation, consult the online Synthesis and
   Simulation Design Guide:
   http://support.xilinx.com/support/software_manuals.htm 
Completed process "Generate Post-Place & Route Simulation Model".




Project Navigator Auto-Make Log File
-------------------------------------

deleting test_uar_tf.fdo
deleting vsim.wlf
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting vsim.wlf
deleting vsim.wlf
deleting vsim.wlf
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting vsim.wlf
deleting vsim.wlf
deleting vsim.wlf
deleting vsim.wlf
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting test_uar_tf.fdo
deleting vsim.wlf
deleting top_test_uar.lso
deleting top_test_uar.syr
deleting top_test_uar.prj
deleting top_test_uar.sprj
deleting top_test_uar.ana
deleting top_test_uar.stx
deleting top_test_uar.cmd_log
deleting top_test_uar.ngc
deleting top_test_uar.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\umair_projects\projects_verilog\hrdas\uart\uart_finalized/_ngo
deleting top_test_uar.ngd
deleting top_test_uar_ngdbuild.nav
deleting top_test_uar.bld
deleting .untf
deleting top_test_uar.cmd_log
deleting top_test_uar_map.ncd
deleting top_test_uar.ngm
deleting top_test_uar.pcf
deleting top_test_uar.nc1
deleting top_test_uar.mrp
deleting top_test_uar_map.mrp
deleting top_test_uar.mdf
deleting __projnav/map.log
deleting top_test_uar.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_test_uar.twr
deleting top_test_uar.twx
deleting top_test_uar.tsi
deleting top_test_uar.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_test_uar.ncd
deleting top_test_uar.par
deleting top_test_uar.pad
deleting top_test_uar_pad.txt
deleting top_test_uar_pad.csv
deleting top_test_uar.pad_txt
deleting top_test_uar.dly
deleting reportgen.log
deleting top_test_uar.xpi
deleting top_test_uar.grf
deleting top_test_uar.itr
deleting top_test_uar_last_par.ncd
deleting __projnav/par.log
deleting top_test_uar.placed_ncd_tracker
deleting top_test_uar.routed_ncd_tracker
deleting top_test_uar.cmd_log
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.sdf
deleting top_test_uar_timesim.v
deleting top_test_uar_timesim.nlf
deleting top_test_uar.par_nlf
deleting top_test_uar.versim_par
deleting top_test_uar.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting test_uar_tf.tdo
deleting vsim.wlf
deleting clk_gen.tfi
deleting __projnav/v2tfi.err
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting top_tx.ngc
deleting top_tx.ngr
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting top_tx.ngc
deleting top_tx.ngr
deleting UA_Transmitter.lso
deleting UA_Transmitter.syr
deleting UA_Transmitter.prj
deleting UA_Transmitter.sprj
deleting UA_Transmitter.ana
deleting UA_Transmitter.stx
deleting UA_Transmitter.cmd_log
deleting UA_Transmitter.ngc
deleting UA_Transmitter.ngr
deleting ProjNav -> New -> Test Fixture
deleting __projnav/createTF.err
deleting tf_top_tx.fdo
deleting vsim.wlf
deleting vsim.wlf
deleting vsim.wlf
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting UA_Transmitter.ngc
deleting top_tx.ngc
deleting UA_Transmitter.ngr
deleting top_tx.ngr
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting UA_Transmitter.ngc
deleting top_tx.ngc
deleting UA_Transmitter.ngr
deleting top_tx.ngr
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting UA_Transmitter.ngc
deleting top_tx.ngc
deleting UA_Transmitter.ngr
deleting top_tx.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\uart_finalized/_ngo
deleting top_tx.ngd
deleting top_tx_ngdbuild.nav
deleting top_tx.bld
deleting tx.ucf.untf
deleting top_tx.cmd_log
deleting top_tx_map.ncd
deleting top_tx.ngm
deleting top_tx.pcf
deleting top_tx.nc1
deleting top_tx.mrp
deleting top_tx_map.mrp
deleting top_tx.mdf
deleting __projnav/map.log
deleting top_tx.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_tx.twr
deleting top_tx.twx
deleting top_tx.tsi
deleting top_tx.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_tx.ncd
deleting top_tx.par
deleting top_tx.pad
deleting top_tx_pad.txt
deleting top_tx_pad.csv
deleting top_tx.pad_txt
deleting top_tx.dly
deleting reportgen.log
deleting top_tx.xpi
deleting top_tx.grf
deleting top_tx.itr
deleting top_tx_last_par.ncd
deleting __projnav/par.log
deleting top_tx.placed_ncd_tracker
deleting top_tx.routed_ncd_tracker
deleting top_tx.cmd_log
deleting __projnav/top_tx_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting top_tx.ut
deleting top_tx.bgn
deleting top_tx.rbt
deleting top_tx.ll
deleting top_tx.msk
deleting top_tx.drc
deleting top_tx.nky
deleting top_tx.bit
deleting top_tx.bin
deleting top_tx.isc
deleting top_tx.cmd_log
deleting top_tx.ace
deleting xilinx.sys
deleting top_tx.mpm
deleting top_tx.mcs
deleting top_tx.prm
deleting top_tx.dst
deleting top_tx.exo
deleting top_tx.tek
deleting top_tx.hex
deleting top_tx.svf
deleting top_tx.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\uart_finalized/_ngo
deleting top_tx.ngd
deleting top_tx_ngdbuild.nav
deleting top_tx.bld
deleting tx.ucf.untf
deleting top_tx.cmd_log
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\uart_finalized/_ngo
deleting top_tx.ngd
deleting top_tx_ngdbuild.nav
deleting top_tx.bld
deleting tx.ucf.untf
deleting top_tx.cmd_log
deleting top_tx_map.ncd
deleting top_tx.ngm
deleting top_tx.pcf
deleting top_tx.nc1
deleting top_tx.mrp
deleting top_tx_map.mrp
deleting top_tx.mdf
deleting __projnav/map.log
deleting top_tx.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_tx.twr
deleting top_tx.twx
deleting top_tx.tsi
deleting top_tx.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_tx.ncd
deleting top_tx.par
deleting top_tx.pad
deleting top_tx_pad.txt
deleting top_tx_pad.csv
deleting top_tx.pad_txt
deleting top_tx.dly
deleting reportgen.log
deleting top_tx.xpi
deleting top_tx.grf
deleting top_tx.itr
deleting top_tx_last_par.ncd
deleting __projnav/par.log
deleting top_tx.placed_ncd_tracker
deleting top_tx.routed_ncd_tracker
deleting top_tx.cmd_log
deleting __projnav/top_tx_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting top_tx.ut
deleting top_tx.bgn
deleting top_tx.rbt
deleting top_tx.ll
deleting top_tx.msk
deleting top_tx.drc
deleting top_tx.nky
deleting top_tx.bit
deleting top_tx.bin
deleting top_tx.isc
deleting top_tx.cmd_log
deleting top_tx.ace
deleting xilinx.sys
deleting top_tx.mpm
deleting top_tx.mcs
deleting top_tx.prm
deleting top_tx.dst
deleting top_tx.exo
deleting top_tx.tek
deleting top_tx.hex
deleting top_tx.svf
deleting top_tx.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\uart_finalized/_ngo
deleting top_tx.ngd
deleting top_tx_ngdbuild.nav
deleting top_tx.bld
deleting tx.ucf.untf
deleting top_tx.cmd_log
deleting top_tx_map.ncd
deleting top_tx.ngm
deleting top_tx.pcf
deleting top_tx.nc1
deleting top_tx.mrp
deleting top_tx_map.mrp
deleting top_tx.mdf
deleting __projnav/map.log
deleting top_tx.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_tx.twr
deleting top_tx.twx
deleting top_tx.tsi
deleting top_tx.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_tx.ncd
deleting top_tx.par
deleting top_tx.pad
deleting top_tx_pad.txt
deleting top_tx_pad.csv
deleting top_tx.pad_txt
deleting top_tx.dly
deleting reportgen.log
deleting top_tx.xpi
deleting top_tx.grf
deleting top_tx.itr
deleting top_tx_last_par.ncd
deleting __projnav/par.log
deleting top_tx.placed_ncd_tracker
deleting top_tx.routed_ncd_tracker
deleting top_tx.cmd_log
deleting __projnav/top_tx_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting top_tx.ut
deleting top_tx.bgn
deleting top_tx.rbt
deleting top_tx.ll
deleting top_tx.msk
deleting top_tx.drc
deleting top_tx.nky
deleting top_tx.bit
deleting top_tx.bin
deleting top_tx.isc
deleting top_tx.cmd_log
deleting top_tx.ace
deleting xilinx.sys
deleting top_tx.mpm
deleting top_tx.mcs
deleting top_tx.prm
deleting top_tx.dst
deleting top_tx.exo
deleting top_tx.tek
deleting top_tx.hex
deleting top_tx.svf
deleting top_tx.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting UA_Transmitter.ngc
deleting top_tx.ngc
deleting UA_Transmitter.ngr
deleting top_tx.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\uart_finalized/_ngo
deleting top_tx.ngd
deleting top_tx_ngdbuild.nav
deleting top_tx.bld
deleting tx.ucf.untf
deleting top_tx.cmd_log
deleting top_tx_map.ncd
deleting top_tx.ngm
deleting top_tx.pcf
deleting top_tx.nc1
deleting top_tx.mrp
deleting top_tx_map.mrp
deleting top_tx.mdf
deleting __projnav/map.log
deleting top_tx.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_tx.twr
deleting top_tx.twx
deleting top_tx.tsi
deleting top_tx.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_tx.ncd
deleting top_tx.par
deleting top_tx.pad
deleting top_tx_pad.txt
deleting top_tx_pad.csv
deleting top_tx.pad_txt
deleting top_tx.dly
deleting reportgen.log
deleting top_tx.xpi
deleting top_tx.grf
deleting top_tx.itr
deleting top_tx_last_par.ncd
deleting __projnav/par.log
deleting top_tx.placed_ncd_tracker
deleting top_tx.routed_ncd_tracker
deleting top_tx.cmd_log
deleting __projnav/top_tx_ncdTOut_tcl.rsp
deleting __projnav/bitgen.rsp
deleting bitgen.ut
deleting top_tx.ut
deleting top_tx.bgn
deleting top_tx.rbt
deleting top_tx.ll
deleting top_tx.msk
deleting top_tx.drc
deleting top_tx.nky
deleting top_tx.bit
deleting top_tx.bin
deleting top_tx.isc
deleting top_tx.cmd_log
deleting top_tx.ace
deleting xilinx.sys
deleting top_tx.mpm
deleting top_tx.mcs
deleting top_tx.prm
deleting top_tx.dst
deleting top_tx.exo
deleting top_tx.tek
deleting top_tx.hex
deleting top_tx.svf
deleting top_tx.stapl
deleting impact.cmd
deleting _impact.log
deleting _impact.cmd
deleting tf_top_tx.fdo
deleting vsim.wlf
deleting tf_top_tx.fdo
deleting vsim.wlf
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting UA_Transmitter.ngc
deleting top_tx.ngc
deleting UA_Transmitter.ngr
deleting top_tx.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\uart_finalized/_ngo
deleting top_tx.ngd
deleting top_tx_ngdbuild.nav
deleting top_tx.bld
deleting tx.ucf.untf
deleting top_tx.cmd_log
deleting top_tx_map.ncd
deleting top_tx.ngm
deleting top_tx.pcf
deleting top_tx.nc1
deleting top_tx.mrp
deleting top_tx_map.mrp
deleting top_tx.mdf
deleting __projnav/map.log
deleting top_tx.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_tx.twr
deleting top_tx.twx
deleting top_tx.tsi
deleting top_tx.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_tx.ncd
deleting top_tx.par
deleting top_tx.pad
deleting top_tx_pad.txt
deleting top_tx_pad.csv
deleting top_tx.pad_txt
deleting top_tx.dly
deleting reportgen.log
deleting top_tx.xpi
deleting top_tx.grf
deleting top_tx.itr
deleting top_tx_last_par.ncd
deleting __projnav/par.log
deleting top_tx.placed_ncd_tracker
deleting top_tx.routed_ncd_tracker
deleting top_tx.cmd_log
deleting top_tx_timesim.v
deleting top_tx_timesim.sdf
deleting top_tx_timesim.sdf
deleting top_tx_timesim.v
deleting top_tx_timesim.nlf
deleting top_tx.par_nlf
deleting top_tx.versim_par
deleting top_tx.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting tf_top_tx.tdo
deleting vsim.wlf
deleting vsim.wlf
deleting top_tx.lso
deleting top_tx.syr
deleting top_tx.prj
deleting top_tx.sprj
deleting top_tx.ana
deleting top_tx.stx
deleting top_tx.cmd_log
deleting UA_Transmitter.ngc
deleting top_tx.ngc
deleting UA_Transmitter.ngr
deleting top_tx.ngr
deleting __projnav/ngdbuild.err
deleting __projnav/ednTOngd_tcl.rsp
deleting f:\fpga_micro_board\uart_finalized/_ngo
deleting top_tx.ngd
deleting top_tx_ngdbuild.nav
deleting top_tx.bld
deleting tx.ucf.untf
deleting top_tx.cmd_log
deleting top_tx_map.ncd
deleting top_tx.ngm
deleting top_tx.pcf
deleting top_tx.nc1
deleting top_tx.mrp
deleting top_tx_map.mrp
deleting top_tx.mdf
deleting __projnav/map.log
deleting top_tx.cmd_log
deleting __projnav/ncdTOtwr_tcl.rsp
deleting __projnav/posttrc.log
deleting top_tx.twr
deleting top_tx.twx
deleting top_tx.tsi
deleting top_tx.cmd_log
deleting __projnav/nc1TOncd_tcl.rsp
deleting top_tx.ncd
deleting top_tx.par
deleting top_tx.pad
deleting top_tx_pad.txt
deleting top_tx_pad.csv
deleting top_tx.pad_txt
deleting top_tx.dly
deleting reportgen.log
deleting top_tx.xpi
deleting top_tx.grf
deleting top_tx.itr
deleting top_tx_last_par.ncd
deleting __projnav/par.log
deleting top_tx.placed_ncd_tracker
deleting top_tx.routed_ncd_tracker
deleting top_tx.cmd_log
deleting top_tx_timesim.v
deleting top_tx_timesim.sdf
deleting top_tx_timesim.sdf
deleting top_tx_timesim.v
deleting top_tx_timesim.nlf
deleting top_tx.par_nlf
deleting top_tx.versim_par
deleting top_tx.cmd_log
deleting __projnav/netgen_par_tcl.rsp
deleting tf_top_tx.tdo
deleting vsim.wlf
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_test_uar.prj
deleting top_test_uar.prj
deleting __projnav/top_test_uar.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting UA_Transmitter.prj
deleting UA_Transmitter.prj
deleting __projnav/UA_Transmitter.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting top_tx.prj
deleting top_tx.prj
deleting __projnav/top_tx.xst
deleting ./xst
deleting __projnav/UART_Enable.gfl
deleting __projnav/UART_Enable_flowplus.gfl
Finished cleaning up project

