// Seed: 3718969008
module module_0 (
    input  supply1 id_0,
    output supply0 id_1[1 : 1]
);
  logic id_3;
  ;
  assign id_3 = 1;
  assign module_1.id_4 = 0;
  wire id_4;
  localparam id_5 = "";
  localparam id_6 = -1;
  assign id_4 = id_5;
endmodule
module module_1 #(
    parameter id_19 = 32'd54,
    parameter id_29 = 32'd61,
    parameter id_31 = 32'd6
) (
    input wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input supply0 id_3
    , id_33,
    input tri id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    input wire id_8,
    input tri0 id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12,
    output logic id_13,
    output wire id_14,
    output supply1 id_15,
    input uwire id_16,
    output wand id_17,
    input tri0 id_18,
    output supply1 _id_19,
    input uwire id_20[-1 : 1],
    input tri id_21,
    inout logic id_22[id_19 : -1],
    output wor id_23,
    output tri id_24,
    output supply1 id_25[id_29 : id_31],
    input supply1 id_26,
    input wor id_27,
    output supply1 id_28,
    input uwire _id_29,
    output tri0 id_30,
    input tri _id_31
);
  logic id_34;
  final begin : LABEL_0
    if ("") id_13 = -1'b0;
    else id_22 = id_21;
  end : SymbolIdentifier
  wire  id_35;
  logic id_36;
  assign id_13 = id_21;
  module_0 modCall_1 (
      id_4,
      id_23
  );
  assign id_30 = !id_27;
  wire id_37;
  always $clog2(28);
  ;
  assign id_7 = -1;
  logic id_38 = id_31;
endmodule
