==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.08 seconds; current allocated memory: 85.637 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'a' (mmult.cpp:18:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'b' (mmult.cpp:19:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'c' (mmult.cpp:29:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 0.379 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.088 seconds; peak allocated memory: 86.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.048 seconds; current allocated memory: 84.352 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.094 seconds; current allocated memory: 85.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:18:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:18:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:29:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:29:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.324 seconds; current allocated memory: 86.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 86.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 92.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 93.957 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (mmult.cpp:22) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_22_2' (mmult.cpp:22) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_24_3' (mmult.cpp:24) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 115.797 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (mmult.cpp:21:27) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:25:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 144.297 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 148.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 149.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 150.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 150.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 151.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 151.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 151.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 151.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 151.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 152.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 154.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 156.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 158.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 160.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 163.402 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.661 seconds; current allocated memory: 168.617 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 175.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.159 seconds; current allocated memory: 91.641 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.421 seconds; peak allocated memory: 176.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.046 seconds; current allocated memory: 84.816 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
ERROR: [HLS 207-1398] unexpected ';' before ']' (mmult.cpp:15:16)
ERROR: [HLS 207-1398] unexpected ';' before ']' (mmult.cpp:15:20)
ERROR: [HLS 207-1398] unexpected ';' before ']' (mmult.cpp:16:16)
ERROR: [HLS 207-1398] unexpected ';' before ']' (mmult.cpp:16:20)
ERROR: [HLS 207-1398] unexpected ';' before ']' (mmult.cpp:17:16)
ERROR: [HLS 207-1398] unexpected ';' before ']' (mmult.cpp:17:20)
ERROR: [HLS 207-7] expected ')' (mmult.cpp:19:42)
INFO: [HLS 207-66] to match this '(' (mmult.cpp:19:8)
ERROR: [HLS 207-3714] indirection requires pointer operand ('int' invalid) (mmult.cpp:19:43)
ERROR: [HLS 207-1186] expected expression (mmult.cpp:19:46)
ERROR: [HLS 207-7] expected ')' (mmult.cpp:20:42)
INFO: [HLS 207-66] to match this '(' (mmult.cpp:20:8)
ERROR: [HLS 207-3714] indirection requires pointer operand ('int' invalid) (mmult.cpp:20:43)
ERROR: [HLS 207-1186] expected expression (mmult.cpp:20:46)
ERROR: [HLS 207-1186] expected expression (mmult.cpp:22:23)
ERROR: [HLS 207-7] expected ')' (mmult.cpp:22:23)
INFO: [HLS 207-66] to match this '(' (mmult.cpp:22:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'i' (mmult.cpp:22:25)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 0.191 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.89 seconds; peak allocated memory: 85.016 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.06 seconds; current allocated memory: 84.707 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.985 seconds; current allocated memory: 85.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.961 seconds; current allocated memory: 87.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 87.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 93.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.316 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 116.289 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (mmult.cpp:22:27) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 144.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 148.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 150.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 150.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 150.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 151.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 151.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 151.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 151.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 152.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 152.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 154.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 156.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 158.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 160.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 163.723 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 168.301 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.96 seconds; current allocated memory: 176.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.145 seconds; current allocated memory: 91.402 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.416 seconds; peak allocated memory: 176.156 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.146 seconds; current allocated memory: 0.508 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.384 seconds; peak allocated memory: 86.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.215 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.755 seconds; peak allocated memory: 85.992 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.405 seconds; current allocated memory: 0.457 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.618 seconds; peak allocated memory: 85.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 0.320 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.987 seconds; peak allocated memory: 86.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 0.270 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.689 seconds; peak allocated memory: 86.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 0.234 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.699 seconds; peak allocated memory: 85.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.051 seconds; current allocated memory: 85.328 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 86.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.043 seconds; current allocated memory: 87.270 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 87.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 93.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 94.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 116.145 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (mmult.cpp:22:27) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 144.625 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 148.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 149.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 150.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 150.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 151.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 151.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 152.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 152.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 152.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 152.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 154.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 156.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 157.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 160.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 163.727 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 168.367 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 176.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.32 seconds; current allocated memory: 90.863 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.532 seconds; peak allocated memory: 176.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 0.309 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.962 seconds; peak allocated memory: 85.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 0.305 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.992 seconds; peak allocated memory: 86.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 0.332 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.993 seconds; peak allocated memory: 85.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 0.230 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.752 seconds; peak allocated memory: 86.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 0.234 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.777 seconds; peak allocated memory: 85.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.215 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.704 seconds; peak allocated memory: 85.078 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 0.316 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.074 seconds; peak allocated memory: 85.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 0.355 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.066 seconds; peak allocated memory: 85.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.086 seconds; current allocated memory: 85.242 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.013 seconds; current allocated memory: 85.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.545 seconds; current allocated memory: 86.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 86.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 92.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 93.926 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 115.758 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (mmult.cpp:22:27) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 144.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 148.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 149.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 150.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 150.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 151.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 151.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 151.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 151.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 152.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 152.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 154.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 155.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 157.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.658 seconds; current allocated memory: 160.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 163.715 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 168.457 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 175.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.182 seconds; current allocated memory: 90.559 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.425 seconds; peak allocated memory: 175.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.395 seconds; current allocated memory: 10.016 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 23.667 seconds; peak allocated memory: 95.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.046 seconds; current allocated memory: 85.840 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.161 seconds; current allocated memory: 86.535 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.844 seconds; current allocated memory: 87.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 87.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 93.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.938 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 116.340 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (mmult.cpp:22:27) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 145.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 149.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 150.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 151.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 151.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 152.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 152.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 152.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 152.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 153.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 153.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 155.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 157.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 159.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 161.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 164.832 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 170.051 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 177.551 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.523 seconds; current allocated memory: 91.789 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 21.759 seconds; peak allocated memory: 177.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.063 seconds; current allocated memory: 85.148 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 85.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.053 seconds; current allocated memory: 86.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 86.742 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 92.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 93.918 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 115.410 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (mmult.cpp:22:27) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 144.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 148.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 149.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 150.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 150.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 151.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 151.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 151.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 152.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 152.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 152.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 154.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 156.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 158.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 160.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 163.812 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 168.723 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.972 seconds; current allocated memory: 176.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.276 seconds; current allocated memory: 91.430 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.526 seconds; peak allocated memory: 176.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.049 seconds; current allocated memory: 85.328 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 86.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.965 seconds; current allocated memory: 87.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 87.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 93.797 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 94.973 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_1' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_2' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 117.121 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mmult_label0' (mmult.cpp:22:23) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 145.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 149.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 150.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 151.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 151.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult_label0_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult_label0_VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'mmult_label0_VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 152.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 152.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 152.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 152.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 153.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 153.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 155.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 156.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult_label0_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult_label0_VITIS_LOOP_23_1' pipeline 'mmult_label0_VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult_label0_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 158.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 161.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 164.293 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 168.973 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.957 seconds; current allocated memory: 176.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.037 seconds; current allocated memory: 91.617 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.265 seconds; peak allocated memory: 176.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.065 seconds; current allocated memory: 86.059 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 86.898 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_1' is marked as complete unroll implied by the pipeline pragma (mmult.cpp:23:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_2' is marked as complete unroll implied by the pipeline pragma (mmult.cpp:25:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (mmult.cpp:23:20) in function 'mmult' completely with a factor of 8 (mmult.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_2' (mmult.cpp:25:21) in function 'mmult' completely with a factor of 8 (mmult.cpp:9:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'a_buffer' due to pipeline pragma (C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/directives.tcl:7:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'c_buffer' due to pipeline pragma (C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/directives.tcl:7:9)
INFO: [HLS 214-248] Applying array_partition to 'a_buffer': Complete partitioning on dimension 2. (mmult.cpp:15:6)
INFO: [HLS 214-248] Applying array_partition to 'c_buffer': Complete partitioning on dimension 2. (mmult.cpp:17:6)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.397 seconds; current allocated memory: 88.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 88.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 94.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 96.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...56 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.984 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 148.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 153.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 154.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 154.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 154.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mmult_label0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'mmult_label0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 157.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 157.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 158.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 158.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 159.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 159.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 161.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 163.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult_label0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult_label0' pipeline 'mmult_label0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult_label0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 167.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.397 seconds; current allocated memory: 172.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_b_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 177.324 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.09 seconds; current allocated memory: 183.973 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 193.836 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.713 seconds; current allocated memory: 107.789 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.074 seconds; peak allocated memory: 193.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.054 seconds; current allocated memory: 86.277 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 87.719 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.969 seconds; current allocated memory: 88.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 88.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 97.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 99.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (mmult.cpp:25) in function 'mmult' completely with a factor of 64.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 120.426 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (mmult.cpp:22:27) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 154.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 158.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 160.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 160.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 160.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('a_buffer_load_44', mmult.cpp:22) on array 'a_buffer' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('a_buffer_load_1', mmult.cpp:22) on array 'a_buffer' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'a_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('a_buffer_load_22', mmult.cpp:22) on array 'a_buffer' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'a_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 11, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.888 seconds; current allocated memory: 167.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 167.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 167.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 167.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 167.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 167.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 169.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 170.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 176.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.51 seconds; current allocated memory: 189.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 190.227 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 195.695 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 204.059 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 14.1 seconds; current allocated memory: 117.875 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 25.383 seconds; peak allocated memory: 204.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.048 seconds; current allocated memory: 85.684 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.968 seconds; current allocated memory: 86.445 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.918 seconds; current allocated memory: 87.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 87.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 94.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 95.363 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_23_2' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_25_3' (mmult.cpp:25) in function 'mmult' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 117.055 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (mmult.cpp:22:27) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 147.758 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 152.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 153.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 153.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 153.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule 'load' operation ('a_buffer_load_20', mmult.cpp:22) on array 'a_buffer' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 158.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 158.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 158.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 158.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 158.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 158.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 160.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 161.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 165.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.573 seconds; current allocated memory: 172.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 175.586 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 180.043 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 189.000 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.487 seconds; current allocated memory: 103.324 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.778 seconds; peak allocated memory: 189.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten mmult/mmult2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.058 seconds; current allocated memory: 86.113 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.937 seconds; current allocated memory: 86.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.888 seconds; current allocated memory: 88.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 88.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 95.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 96.301 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult1' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult1' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mmult2' (mmult.cpp:25) in function 'mmult' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 118.422 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mmult0' (mmult.cpp:22:17) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 148.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 152.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 153.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 154.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 154.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult0_mmult1'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_mmult0_mmult1' (loop 'mmult0_mmult1'): Unable to schedule 'load' operation ('a_buffer_load_20', mmult.cpp:26) on array 'a_buffer' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'mmult0_mmult1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 157.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 157.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 158.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 158.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 158.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 158.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 160.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 161.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult0_mmult1' pipeline 'mmult0_mmult1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult0_mmult1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 165.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.43 seconds; current allocated memory: 172.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 175.023 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 180.316 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.209 seconds; current allocated memory: 188.527 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.51 seconds; current allocated memory: 102.422 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.784 seconds; peak allocated memory: 188.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 mmult/mmult2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.052 seconds; current allocated memory: 85.223 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 85.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'mmult2' (mmult.cpp:25:11) in function 'mmult' partially with a factor of 4 (mmult.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.009 seconds; current allocated memory: 87.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 87.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 94.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 95.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult2' (mmult.cpp:25) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 116.457 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'mmult1' (mmult.cpp:23:18) in function 'mmult' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'mmult0' (mmult.cpp:22:17) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 145.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 149.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 151.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 151.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 151.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'mmult2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 152.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 152.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 152.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 152.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 153.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 153.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 155.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 157.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult2' pipeline 'mmult2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 158.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 160.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 163.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 168.234 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 176.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.991 seconds; current allocated memory: 91.238 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.258 seconds; peak allocated memory: 176.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: set_directive_unroll mmult/mmult2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.067 seconds; current allocated memory: 85.469 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.952 seconds; current allocated memory: 85.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'mmult2' (mmult.cpp:25:11) in function 'mmult' completely with a factor of 32 (mmult.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 87.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 87.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 94.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 95.410 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult0' (mmult.cpp:22) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult0' (mmult.cpp:22) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mmult1' (mmult.cpp:23) in function 'mmult' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...992 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.512 seconds; current allocated memory: 124.191 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.402 seconds; current allocated memory: 184.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 189.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 191.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 191.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 191.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult0'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_mmult0' (loop 'mmult0'): Unable to schedule 'load' operation ('a_buffer_load_20', mmult.cpp:26) on array 'a_buffer' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_mmult0' (loop 'mmult0'): Unable to schedule 'store' operation ('c_buffer_addr_3_write_ln26', mmult.cpp:26) of variable 'add_ln26_123', mmult.cpp:26 on array 'c_buffer' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'c_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_mmult0' (loop 'mmult0'): Unable to schedule 'store' operation ('c_buffer_addr_5_write_ln26', mmult.cpp:26) of variable 'add_ln26_185', mmult.cpp:26 on array 'c_buffer' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'c_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_mmult0' (loop 'mmult0'): Unable to schedule 'store' operation ('c_buffer_addr_7_write_ln26', mmult.cpp:26) of variable 'add_ln26_247', mmult.cpp:26 on array 'c_buffer' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'c_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_mmult0' (loop 'mmult0'): Unable to schedule 'store' operation ('c_buffer_addr_21_write_ln26', mmult.cpp:26) of variable 'add_ln26_681', mmult.cpp:26 on array 'c_buffer' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'c_buffer'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_mmult0' (loop 'mmult0'): Unable to schedule 'store' operation ('c_buffer_addr_29_write_ln26', mmult.cpp:26) of variable 'add_ln26_929', mmult.cpp:26 on array 'c_buffer' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'c_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 37, loop 'mmult0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24 seconds. CPU system time: 0 seconds. Elapsed time: 44.043 seconds; current allocated memory: 226.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 7.177 seconds; current allocated memory: 226.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.25 seconds; current allocated memory: 226.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 226.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.125 seconds; current allocated memory: 240.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.017 seconds; current allocated memory: 242.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.373 seconds; current allocated memory: 245.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 246.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult0' pipeline 'mmult0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1024 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.304 seconds; current allocated memory: 293.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15 seconds. CPU system time: 3 seconds. Elapsed time: 19.808 seconds; current allocated memory: 362.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_b_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.889 seconds; current allocated memory: 372.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 11.353 seconds; current allocated memory: 416.918 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.616 seconds; current allocated memory: 440.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 70 seconds. CPU system time: 4 seconds. Elapsed time: 122.031 seconds; current allocated memory: 355.555 MB.
INFO: [HLS 200-112] Total CPU user time: 71 seconds. Total CPU system time: 4 seconds. Total elapsed time: 133.442 seconds; peak allocated memory: 441.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.06 seconds; current allocated memory: 84.598 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 85.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.973 seconds; current allocated memory: 86.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 86.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 93.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 94.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult1' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult1' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mmult2' (mmult.cpp:25) in function 'mmult' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 116.754 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mmult0' (mmult.cpp:22:17) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 147.062 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 151.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 152.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 152.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 153.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult0_mmult1'.
WARNING: [HLS 200-885] The II Violation in module 'mmult_Pipeline_mmult0_mmult1' (loop 'mmult0_mmult1'): Unable to schedule 'load' operation ('a_buffer_load_20', mmult.cpp:22) on array 'a_buffer' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'a_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'mmult0_mmult1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 157.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 157.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 157.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 157.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 158.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 158.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 159.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 161.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult0_mmult1' pipeline 'mmult0_mmult1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult0_mmult1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 165.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.628 seconds; current allocated memory: 172.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 174.863 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 179.582 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.034 seconds; current allocated memory: 188.457 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.583 seconds; current allocated memory: 103.891 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 0 seconds. Total elapsed time: 22.859 seconds; peak allocated memory: 188.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.07 seconds; current allocated memory: 85.453 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 86.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.997 seconds; current allocated memory: 87.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 87.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 93.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 94.641 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult1' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult1' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mmult2' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 116.727 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mmult0' (mmult.cpp:22:17) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 144.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 149.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 150.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 150.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 150.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult0_mmult1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'mmult0_mmult1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 152.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 152.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 152.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 152.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 152.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 153.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 155.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 156.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult0_mmult1' pipeline 'mmult0_mmult1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult0_mmult1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 158.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 161.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 164.363 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 169.230 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.936 seconds; current allocated memory: 177.117 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.085 seconds; current allocated memory: 91.723 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.334 seconds; peak allocated memory: 177.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.096 seconds; current allocated memory: 85.734 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 86.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.969 seconds; current allocated memory: 87.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 87.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 94.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 95.496 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult1' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult1' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mmult2' (mmult.cpp:25) in function 'mmult' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 116.184 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mmult0' (mmult.cpp:22:17) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 146.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 150.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 151.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 151.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 151.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult0_mmult1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'mmult0_mmult1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 154.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 154.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 154.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 154.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 154.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 155.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 156.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 158.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult0_mmult1' pipeline 'mmult0_mmult1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult0_mmult1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 161.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.939 seconds; current allocated memory: 165.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 168.965 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 174.109 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 181.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.874 seconds; current allocated memory: 96.176 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 21.131 seconds; peak allocated memory: 181.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 0.297 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.259 seconds; peak allocated memory: 86.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 0.363 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.994 seconds; peak allocated memory: 84.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.067 seconds; current allocated memory: 86.379 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 86.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.907 seconds; current allocated memory: 88.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 88.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 94.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 95.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult1' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult1' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mmult2' (mmult.cpp:25) in function 'mmult' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 116.637 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mmult0' (mmult.cpp:22:17) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 146.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 151.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 152.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 152.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 152.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult0_mmult1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'mmult0_mmult1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 155.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 155.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 155.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 155.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 155.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 155.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 157.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 159.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult0_mmult1' pipeline 'mmult0_mmult1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult0_mmult1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 162.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 166.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 169.453 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 174.188 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.98 seconds; current allocated memory: 182.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.74 seconds; current allocated memory: 96.348 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.991 seconds; peak allocated memory: 182.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.835 seconds; current allocated memory: 6.172 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.128 seconds; peak allocated memory: 91.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 0.215 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 11.561 seconds; peak allocated memory: 84.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.118 seconds; current allocated memory: 5.699 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.378 seconds; peak allocated memory: 95.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 85.930 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 86.824 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.905 seconds; current allocated memory: 88.441 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 88.441 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 94.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 95.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult1' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult1' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mmult2' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 117.250 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'mmult0' (mmult.cpp:22:17) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 145.926 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 150.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 151.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 151.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 151.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult0_mmult1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'mmult0_mmult1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 153.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 153.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 153.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 153.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 153.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 154.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 156.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 157.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult0_mmult1' pipeline 'mmult0_mmult1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult0_mmult1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 159.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 161.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 165.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 170.641 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 177.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.097 seconds; current allocated memory: 91.992 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 20.341 seconds; peak allocated memory: 177.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 12.205 seconds; peak allocated memory: 84.930 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.243 seconds; current allocated memory: 6.133 MB.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 15.452 seconds; peak allocated memory: 93.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ip/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 176.857 seconds; current allocated memory: 11.434 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 188.106 seconds; peak allocated memory: 100.500 MB.
