{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491557759274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491557759274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 15:05:59 2017 " "Processing started: Fri Apr 07 15:05:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491557759274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491557759274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CO221 -c CO221 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CO221 -c CO221" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491557759274 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491557759984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "co221.v 11 11 " "Found 11 design units, including 11 entities, in source file co221.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlatch " "Found entity 1: srlatch" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_dlatch " "Found entity 2: my_dlatch" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_Dff " "Found entity 3: my_Dff" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift " "Found entity 4: shift" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "5 register " "Found entity 5: register" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift1Bit " "Found entity 6: shift1Bit" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "7 halfAdder " "Found entity 7: halfAdder" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "8 fullAdder " "Found entity 8: fullAdder" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "9 Adder3bit " "Found entity 9: Adder3bit" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "10 ALU " "Found entity 10: ALU" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""} { "Info" "ISGN_ENTITY_NAME" "11 CO221 " "Found entity 11: CO221" {  } { { "CO221.v" "" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491557760094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CO221 " "Elaborating entity \"CO221\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491557760174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:mu_alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:mu_alu1\"" {  } { { "CO221.v" "mu_alu1" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder3bit ALU:mu_alu1\|Adder3bit:Adder3bit1 " "Elaborating entity \"Adder3bit\" for hierarchy \"ALU:mu_alu1\|Adder3bit:Adder3bit1\"" {  } { { "CO221.v" "Adder3bit1" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ALU:mu_alu1\|Adder3bit:Adder3bit1\|register:registerA " "Elaborating entity \"register\" for hierarchy \"ALU:mu_alu1\|Adder3bit:Adder3bit1\|register:registerA\"" {  } { { "CO221.v" "registerA" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_Dff ALU:mu_alu1\|Adder3bit:Adder3bit1\|register:registerA\|my_Dff:dff3 " "Elaborating entity \"my_Dff\" for hierarchy \"ALU:mu_alu1\|Adder3bit:Adder3bit1\|register:registerA\|my_Dff:dff3\"" {  } { { "CO221.v" "dff3" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dlatch ALU:mu_alu1\|Adder3bit:Adder3bit1\|register:registerA\|my_Dff:dff3\|my_dlatch:Dlatch1 " "Elaborating entity \"my_dlatch\" for hierarchy \"ALU:mu_alu1\|Adder3bit:Adder3bit1\|register:registerA\|my_Dff:dff3\|my_dlatch:Dlatch1\"" {  } { { "CO221.v" "Dlatch1" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srlatch ALU:mu_alu1\|Adder3bit:Adder3bit1\|register:registerA\|my_Dff:dff3\|my_dlatch:Dlatch1\|srlatch:sr1 " "Elaborating entity \"srlatch\" for hierarchy \"ALU:mu_alu1\|Adder3bit:Adder3bit1\|register:registerA\|my_Dff:dff3\|my_dlatch:Dlatch1\|srlatch:sr1\"" {  } { { "CO221.v" "sr1" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ALU:mu_alu1\|Adder3bit:Adder3bit1\|fullAdder:fullAdder0 " "Elaborating entity \"fullAdder\" for hierarchy \"ALU:mu_alu1\|Adder3bit:Adder3bit1\|fullAdder:fullAdder0\"" {  } { { "CO221.v" "fullAdder0" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder ALU:mu_alu1\|Adder3bit:Adder3bit1\|fullAdder:fullAdder0\|halfAdder:halfAdder1 " "Elaborating entity \"halfAdder\" for hierarchy \"ALU:mu_alu1\|Adder3bit:Adder3bit1\|fullAdder:fullAdder0\|halfAdder:halfAdder1\"" {  } { { "CO221.v" "halfAdder1" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1Bit ALU:mu_alu1\|shift1Bit:shift1Bit1 " "Elaborating entity \"shift1Bit\" for hierarchy \"ALU:mu_alu1\|shift1Bit:shift1Bit1\"" {  } { { "CO221.v" "shift1Bit1" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift ALU:mu_alu1\|shift1Bit:shift1Bit1\|shift:shift2 " "Elaborating entity \"shift\" for hierarchy \"ALU:mu_alu1\|shift1Bit:shift1Bit1\|shift:shift2\"" {  } { { "CO221.v" "shift2" { Text "C:/Users/gayan/Documents/FPGA OUTPUT/CO221.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491557760424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1491557761675 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491557762765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491557762765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491557762885 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491557762885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491557762885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491557762885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491557762925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 15:06:02 2017 " "Processing ended: Fri Apr 07 15:06:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491557762925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491557762925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491557762925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491557762925 ""}
