

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Nov 17 16:36:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.873|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   93|  639|   93|  639|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   91|  637|  13 ~ 91 |          -|          -|      7|    no    |
        | + Loop 1.1  |    2|   14|         2|          -|          -| 1 ~ 7 |    no    |
        | + Loop 1.2  |    3|   21|         3|          -|          -| 1 ~ 7 |    no    |
        | + Loop 1.3  |    2|   14|         2|          -|          -| 1 ~ 7 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    446|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     442|    287|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    377|    -|
|Register         |        -|      -|     269|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|     711|   1110|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |kernel_control_s_axi_U                |kernel_control_s_axi               |        0|      0|   36|   40|    0|
    |kernel_udiv_33ns_32ns_32_37_seq_1_U1  |kernel_udiv_33ns_32ns_32_37_seq_1  |        0|      0|  406|  247|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                   |        0|      0|  442|  287|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |beta_V_fu_269_p2        |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_1_fu_416_p2   |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_328_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln214_fu_258_p2     |     *    |      3|  0|  20|          32|          32|
    |grp_fu_357_p0           |     +    |      0|  0|  40|          33|          33|
    |i_V_1_fu_388_p2         |     +    |      0|  0|  11|           3|           1|
    |i_V_2_fu_438_p2         |     +    |      0|  0|  11|           3|           1|
    |i_V_fu_285_p2           |     +    |      0|  0|  11|           3|           1|
    |k_fu_454_p2             |     +    |      0|  0|  12|           4|           1|
    |ret_V_1_fu_297_p2       |     +    |      0|  0|   7|           4|           2|
    |ret_V_5_fu_400_p2       |     +    |      0|  0|   7|           4|           2|
    |sum_V_fu_334_p2         |     +    |      0|  0|  39|          32|          32|
    |z_int_V_d0              |     +    |      0|  0|  39|          32|          32|
    |alpha_V_3_fu_367_p2     |     -    |      0|  0|  39|           1|          32|
    |alpha_V_fu_240_p2       |     -    |      0|  0|  39|           1|          32|
    |ret_V_4_fu_394_p2       |     -    |      0|  0|   7|           4|           4|
    |ret_V_fu_291_p2         |     -    |      0|  0|   7|           4|           4|
    |sub_ln214_fu_264_p2     |     -    |      0|  0|  39|           1|          32|
    |icmp_ln13_fu_252_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln883_fu_313_p2    |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln887_1_fu_382_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln887_2_fu_432_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln887_fu_279_p2    |   icmp   |      0|  0|   9|           4|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     12|  0| 446|         305|         355|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |alpha_V_2_fu_56     |   15|          3|   32|         96|
    |ap_NS_fsm           |  213|         49|    1|         49|
    |op2_assign_reg_178  |    9|          2|    4|          8|
    |p_0132_0_reg_166    |    9|          2|   32|         64|
    |p_0315_0_reg_190    |    9|          2|   32|         64|
    |p_0597_0_reg_202    |    9|          2|    3|          6|
    |p_0597_1_reg_213    |    9|          2|    3|          6|
    |p_0597_2_reg_225    |    9|          2|    3|          6|
    |r_int_V_address0    |   21|          4|    3|         12|
    |y_int_V_address0    |   38|          7|    3|         21|
    |y_int_V_d0          |   21|          4|   32|        128|
    |z_int_V_address0    |   15|          3|    3|          9|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  377|         82|  151|        469|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |alpha_V_2_fu_56         |  32|   0|   32|          0|
    |ap_CS_fsm               |  48|   0|   48|          0|
    |beta_V_reg_481          |  32|   0|   32|          0|
    |i_V_1_reg_533           |   3|   0|    3|          0|
    |i_V_2_reg_561           |   3|   0|    3|          0|
    |i_V_reg_491             |   3|   0|    3|          0|
    |icmp_ln883_reg_506      |   1|   0|    1|          0|
    |mul_ln214_reg_476       |  32|   0|   32|          0|
    |op2_assign_reg_178      |   4|   0|    4|          0|
    |p_0132_0_reg_166        |  32|   0|   32|          0|
    |p_0315_0_reg_190        |  32|   0|   32|          0|
    |p_0597_0_reg_202        |   3|   0|    3|          0|
    |p_0597_1_reg_213        |   3|   0|    3|          0|
    |p_0597_2_reg_225        |   3|   0|    3|          0|
    |y_int_V_load_2_reg_553  |  32|   0|   32|          0|
    |zext_ln544_1_reg_543    |   3|   0|   64|         61|
    |zext_ln544_2_reg_566    |   3|   0|   64|         61|
    +------------------------+----+----+-----+-----------+
    |Total                   | 269|   0|  391|        122|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|r_int_V_address0       | out |    3|  ap_memory |    r_int_V   |     array    |
|r_int_V_ce0            | out |    1|  ap_memory |    r_int_V   |     array    |
|r_int_V_q0             |  in |   32|  ap_memory |    r_int_V   |     array    |
|y_int_V_address0       | out |    3|  ap_memory |    y_int_V   |     array    |
|y_int_V_ce0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_we0            | out |    1|  ap_memory |    y_int_V   |     array    |
|y_int_V_d0             | out |   32|  ap_memory |    y_int_V   |     array    |
|y_int_V_q0             |  in |   32|  ap_memory |    y_int_V   |     array    |
|z_int_V_address0       | out |    3|  ap_memory |    z_int_V   |     array    |
|z_int_V_ce0            | out |    1|  ap_memory |    z_int_V   |     array    |
|z_int_V_we0            | out |    1|  ap_memory |    z_int_V   |     array    |
|z_int_V_d0             | out |   32|  ap_memory |    z_int_V   |     array    |
|z_int_V_q0             |  in |   32|  ap_memory |    z_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

