{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669576852521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669576852521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:20:52 2022 " "Processing started: Sun Nov 27 16:20:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669576852521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576852521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoMIPS -c projetoMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoMIPS -c projetoMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576852522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669576852960 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "probesSourcesDebug.qsys " "Elaborating Platform Designer system entity \"probesSourcesDebug.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576860773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.27.16:21:05 Progress: Loading Projeto-2/probesSourcesDebug.qsys " "2022.11.27.16:21:05 Progress: Loading Projeto-2/probesSourcesDebug.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576865255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.27.16:21:06 Progress: Reading input file " "2022.11.27.16:21:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576866421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.27.16:21:06 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2022.11.27.16:21:06 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576866493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.27.16:21:06 Progress: Parameterizing module in_system_sources_probes_0 " "2022.11.27.16:21:06 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576866687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.27.16:21:06 Progress: Building connections " "2022.11.27.16:21:06 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576866690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.27.16:21:06 Progress: Parameterizing connections " "2022.11.27.16:21:06 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576866690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.27.16:21:06 Progress: Validating " "2022.11.27.16:21:06 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576866715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.27.16:21:07 Progress: Done reading input file " "2022.11.27.16:21:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576867558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProbesSourcesDebug: Generating probesSourcesDebug \"probesSourcesDebug\" for QUARTUS_SYNTH " "ProbesSourcesDebug: Generating probesSourcesDebug \"probesSourcesDebug\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576868979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"probesSourcesDebug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"probesSourcesDebug\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576870198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProbesSourcesDebug: Done \"probesSourcesDebug\" with 2 modules, 2 files " "ProbesSourcesDebug: Done \"probesSourcesDebug\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576870199 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "probesSourcesDebug.qsys " "Finished elaborating Platform Designer system entity \"probesSourcesDebug.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576870918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871314 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA32bit-comportamento " "Found design unit 1: ULA32bit-comportamento" {  } { { "ULA32bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA32bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871316 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA32bit " "Found entity 1: ULA32bit" {  } { { "ULA32bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1a31bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1a31bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1a31bit-comportamento " "Found design unit 1: ULA1a31bit-comportamento" {  } { { "ULA1a31bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871318 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1a31bit " "Found entity 1: ULA1a31bit" {  } { { "ULA1a31bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico1bit-comportamento " "Found design unit 1: somadorGenerico1bit-comportamento" {  } { { "somadorGenerico1bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871319 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico1bit " "Found entity 1: somadorGenerico1bit" {  } { { "somadorGenerico1bit.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871321 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somaConstante.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871323 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftsinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftsinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftSinal-comportamento " "Found design unit 1: shiftSinal-comportamento" {  } { { "shiftSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/shiftSinal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871325 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftSinal " "Found entity 1: shiftSinal" {  } { { "shiftSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/shiftSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871327 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-arch_name " "Found design unit 1: muxGenerico4x1-arch_name" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871328 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871330 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871332 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-assincrona " "Found design unit 1: memoriaRAM-assincrona" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871334 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_7Seg-arch_name " "Found design unit 1: logica_7Seg-arch_name" {  } { { "logica_7Seg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871336 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_7Seg " "Found entity 1: logica_7Seg" {  } { { "logica_7Seg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871338 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinal-comportamento " "Found design unit 1: estendeSinal-comportamento" {  } { { "estendeSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/estendeSinal.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871340 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinal " "Found entity 1: estendeSinal" {  } { { "estendeSinal.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/estendeSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871342 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderOpcode-arch_name " "Found design unit 1: DecoderOpcode-arch_name" {  } { { "DecoderOpcode.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderOpcode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871344 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderOpcode " "Found entity 1: DecoderOpcode" {  } { { "DecoderOpcode.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderOpcode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderfunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderfunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderFunct-arch_name " "Found design unit 1: DecoderFunct-arch_name" {  } { { "DecoderFunct.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderFunct.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871346 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderFunct " "Found entity 1: DecoderFunct" {  } { { "DecoderFunct.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arch_name " "Found design unit 1: Decoder-arch_name" {  } { { "Decoder.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/Decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugmonitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugmonitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugMonitor-arch_name " "Found design unit 1: debugMonitor-arch_name" {  } { { "debugMonitor.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871350 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugMonitor " "Found entity 1: debugMonitor" {  } { { "debugMonitor.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871352 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleULA-arch_name " "Found design unit 1: ControleULA-arch_name" {  } { { "ControleULA.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ControleULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871354 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControleULA " "Found entity 1: ControleULA" {  } { { "ControleULA.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ControleULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871356 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetomips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file projetomips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projetoMIPS-arquitetura " "Found design unit 1: projetoMIPS-arquitetura" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871358 ""} { "Info" "ISGN_ENTITY_NAME" "1 projetoMIPS " "Found entity 1: projetoMIPS" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probessourcesdebug/probessourcesdebug.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probessourcesdebug/probessourcesdebug.v" { { "Info" "ISGN_ENTITY_NAME" "1 probesSourcesDebug " "Found entity 1: probesSourcesDebug" {  } { { "db/ip/probessourcesdebug/probessourcesdebug.v" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/probessourcesdebug.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probessourcesdebug/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probessourcesdebug/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/probessourcesdebug/submodules/altsource_probe_top.v" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576871365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoMIPS " "Elaborating entity \"projetoMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669576871421 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] projetoMIPS.vhdl(21) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at projetoMIPS.vhdl(21)" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576871439 "|projetoMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "projetoMIPS.vhdl" "\\gravar:detectorSub0" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_NEXT_PC_BEQ_JMP " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_NEXT_PC_BEQ_JMP\"" {  } { { "projetoMIPS.vhdl" "MUX_NEXT_PC_BEQ_JMP" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC_REG " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC_REG\"" {  } { { "projetoMIPS.vhdl" "PC_REG" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:Somador1 " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:Somador1\"" {  } { { "projetoMIPS.vhdl" "Somador1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "projetoMIPS.vhdl" "ROM1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871497 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM memoriaROM.vhd(78) " "VHDL Signal Declaration warning at memoriaROM.vhd(78): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669576871499 "|projetoMIPS|memoriaROM:ROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoderInstru1 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoderInstru1\"" {  } { { "projetoMIPS.vhdl" "decoderInstru1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderOpcode DecoderOpcode:decoderOPCODE " "Elaborating entity \"DecoderOpcode\" for hierarchy \"DecoderOpcode:decoderOPCODE\"" {  } { { "projetoMIPS.vhdl" "decoderOPCODE" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderFunct DecoderFunct:decoderFUNCT " "Elaborating entity \"DecoderFunct\" for hierarchy \"DecoderFunct:decoderFUNCT\"" {  } { { "projetoMIPS.vhdl" "decoderFUNCT" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_FUNCT_OPCODE " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_FUNCT_OPCODE\"" {  } { { "projetoMIPS.vhdl" "MUX_FUNCT_OPCODE" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "projetoMIPS.vhdl" "BANCO_REG" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftSinal shiftSinal:ShiftSinal " "Elaborating entity \"shiftSinal\" for hierarchy \"shiftSinal:ShiftSinal\"" {  } { { "projetoMIPS.vhdl" "ShiftSinal" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:Somador2 " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:Somador2\"" {  } { { "projetoMIPS.vhdl" "Somador2" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_RD_RT " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_RD_RT\"" {  } { { "projetoMIPS.vhdl" "MUX_RD_RT" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "projetoMIPS.vhdl" "ULA1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1a31bit ULASomaSub:ULA1\|ULA1a31bit:ULA1 " "Elaborating entity \"ULA1a31bit\" for hierarchy \"ULASomaSub:ULA1\|ULA1a31bit:ULA1\"" {  } { { "ULASomaSub.vhd" "ULA1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico2x1:InverterOuNao " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico2x1:InverterOuNao\"" {  } { { "ULA1a31bit.vhd" "InverterOuNao" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico1bit ULASomaSub:ULA1\|ULA1a31bit:ULA1\|somadorGenerico1bit:Somador " "Elaborating entity \"somadorGenerico1bit\" for hierarchy \"ULASomaSub:ULA1\|ULA1a31bit:ULA1\|somadorGenerico1bit:Somador\"" {  } { { "ULA1a31bit.vhd" "Somador" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico4x1:MuxOperacao " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"ULASomaSub:ULA1\|ULA1a31bit:ULA1\|muxGenerico4x1:MuxOperacao\"" {  } { { "ULA1a31bit.vhd" "MuxOperacao" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA32bit ULASomaSub:ULA1\|ULA32bit:ULA32 " "Elaborating entity \"ULA32bit\" for hierarchy \"ULASomaSub:ULA1\|ULA32bit:ULA32\"" {  } { { "ULASomaSub.vhd" "ULA32" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_ULA_MEM " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_ULA_MEM\"" {  } { { "projetoMIPS.vhdl" "MUX_ULA_MEM" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "projetoMIPS.vhdl" "RAM1" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_7Seg logica_7Seg:HEX_0 " "Elaborating entity \"logica_7Seg\" for hierarchy \"logica_7Seg:HEX_0\"" {  } { { "projetoMIPS.vhdl" "HEX_0" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logica_7Seg:HEX_0\|conversorHex7Seg:HEX " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logica_7Seg:HEX_0\|conversorHex7Seg:HEX\"" {  } { { "logica_7Seg.vhd" "HEX" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugMonitor debugMonitor:monitor " "Elaborating entity \"debugMonitor\" for hierarchy \"debugMonitor:monitor\"" {  } { { "projetoMIPS.vhdl" "monitor" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871733 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "probe 114 513 debugMonitor.vhd(51) " "VHDL Incomplete Partial Association warning at debugMonitor.vhd(51): port or argument \"probe\" has 114/513 unassociated elements" {  } { { "debugMonitor.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd" 51 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1669576871739 "|projetoMIPS|debugMonitor:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "probesSourcesDebug debugMonitor:monitor\|probesSourcesDebug:probe0 " "Elaborating entity \"probesSourcesDebug\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\"" {  } { { "debugMonitor.vhd" "probe0" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/probessourcesdebug/probessourcesdebug.v" "in_system_sources_probes_0" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/probessourcesdebug.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/probessourcesdebug/submodules/altsource_probe_top.v" "issp_impl" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/probessourcesdebug/submodules/altsource_probe_top.v" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id  " "Parameter \"instance_id\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 511 " "Parameter \"probe_width\" = \"511\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669576871841 ""}  } { { "db/ip/probessourcesdebug/submodules/altsource_probe_top.v" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669576871841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576871957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576872119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576872190 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altsource_probe_body.vhd(322) " "VHDL warning at altsource_probe_body.vhd(322): ignored assignment of value to null range" {  } { { "altsource_probe_body.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 322 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1669576872191 "|projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altsource_probe_body.vhd(516) " "VHDL warning at altsource_probe_body.vhd(516): ignored assignment of value to null range" {  } { { "altsource_probe_body.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 516 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1669576872194 "|projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576872216 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altsource_probe_body.vhd(613) " "VHDL warning at altsource_probe_body.vhd(613): ignored assignment of value to null range" {  } { { "altsource_probe_body.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 613 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1669576872216 "|projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"debugMonitor:monitor\|probesSourcesDebug:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576872411 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669576872818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.11.27.16:21:17 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl " "2022.11.27.16:21:17 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576877670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576881475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576881683 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576886183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576886302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576886428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576886580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576886586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576886587 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1669576887317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda00c2e34/alt_sld_fab.v" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576887534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576887534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576887616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576887616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576887618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576887618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576887684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576887684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576887774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576887774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576887774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669576887849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576887849 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|memRAM " "RAM logic \"memoriaRAM:RAM1\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "memRAM" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669576889138 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:BANCO_REG\|registrador " "RAM logic \"bancoReg:BANCO_REG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1669576889138 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaROM:ROM1\|memROM " "RAM logic \"memoriaROM:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROM.vhd" "memROM" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd" 78 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1669576889138 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669576889138 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1669576889140 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669576889140 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1669576889140 ""}  } { { "C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1669576889140 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[12\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[11\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[10\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[9\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[8\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[13\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[14\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[15\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[16\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[17\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[18\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[19\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[20\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[21\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[22\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[23\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[24\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[25\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[26\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[27\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[28\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[29\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[30\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|Dado_out\[31\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669576889148 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669576889148 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669576891614 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669576893837 "|projetoMIPS|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669576893837 "|projetoMIPS|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669576893837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576894100 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669576900024 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669576901848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669576901848 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "projetoMIPS.vhdl" "" { Text "C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669576902382 "|projetoMIPS|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669576902382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4961 " "Implemented 4961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669576902398 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669576902398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4888 " "Implemented 4888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669576902398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669576902398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669576902460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:21:42 2022 " "Processing ended: Sun Nov 27 16:21:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669576902460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669576902460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669576902460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669576902460 ""}
