
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103515                       # Number of seconds simulated
sim_ticks                                103515278943                       # Number of ticks simulated
final_tick                               631591988445                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115333                       # Simulator instruction rate (inst/s)
host_op_rate                                   145668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5441727                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886872                       # Number of bytes of host memory used
host_seconds                                 19022.50                       # Real time elapsed on the host
sim_insts                                  2193920081                       # Number of instructions simulated
sim_ops                                    2770968697                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4606080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5983360                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10592896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2647168                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2647168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        35985                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        46745                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 82757                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20681                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20681                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44496620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57801709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               102331715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17311                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              33386                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25572727                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25572727                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25572727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17311                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44496620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57801709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              127904442                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248238080                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21497710                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17426622                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1974194                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8755927                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8142375                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2332718                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93485                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186196216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119855777                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21497710                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10475093                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26377521                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6019432                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6002104                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11501601                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1972103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222595579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.661338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.019336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       196218058     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1836537      0.83%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3333420      1.50%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3087726      1.39%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964426      0.88%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1617455      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923813      0.42%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          956737      0.43%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12657407      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222595579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086601                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.482826                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184284144                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7931179                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26314140                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46640                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4019475                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733998                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147115463                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4019475                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184757788                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1366722                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5467087                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25859075                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1125431                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146992199                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        197637                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208505035                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684709420                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684709420                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36800513                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4125717                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13858695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7185265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83155                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1596138                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146035892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137944289                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116594                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21973538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46154107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    222595579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.619708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.294149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    163112531     73.28%     73.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25178237     11.31%     84.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13544393      6.08%     90.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6867833      3.09%     93.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8178885      3.67%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2648607      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2483492      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438568      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       143033      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222595579                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416568     59.71%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143265     20.53%     80.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137860     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115998929     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978519      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12787356      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7162578      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137944289                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.555694                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697693                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005058                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499298443                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168043452                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134969394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138641982                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271231                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2665274                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94237                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4019475                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         961606                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       115851                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146069709                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13858695                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7185265                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1052908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1099885                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2152793                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135960167                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12337851                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1984121                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500286                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195240                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7162435                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.547701                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134969437                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134969394                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77875544                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216907593                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.543709                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359026                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22940708                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1999330                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218576104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.563325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363040                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166724271     76.28%     76.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23869277     10.92%     87.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12378956      5.66%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981513      1.82%     94.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464098      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836604      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057509      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937869      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2326007      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218576104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2326007                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362320138                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296159602                       # The number of ROB writes
system.switch_cpus0.timesIdled                2880859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25642501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.482381                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.482381                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402839                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402839                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611517068                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188873728                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135783034                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248238080                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19356087                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15824842                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1884244                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7939528                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7598029                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1984731                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85707                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    186367532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108746458                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19356087                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9582760                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22653071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5231419                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7804350                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11416063                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1886076                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    220140627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.945712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197487556     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1089314      0.49%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1658317      0.75%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2265797      1.03%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2326614      1.06%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1944067      0.88%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1106509      0.50%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1626618      0.74%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10635835      4.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    220140627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077974                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438073                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184219219                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9970778                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22591102                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44082                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3315437                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3194845                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133228543                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1334                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3315437                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184743139                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1743701                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6902518                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22121399                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1314424                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     133147239                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1417                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        304386                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       520287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1057                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    185029750                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    619670893                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    619670893                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159926471                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25103274                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36708                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21096                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3812247                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12637344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6933170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123047                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1507611                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132965168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36699                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126106015                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        24206                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15136348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35957445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5475                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    220140627                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572843                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263190                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166814867     75.78%     75.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21743412      9.88%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11241112      5.11%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8473726      3.85%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6582989      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2644121      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1683215      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       850130      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107055      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    220140627                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22520     10.13%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81480     36.64%     46.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118362     53.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105649764     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1955986      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15612      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11603537      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6881116      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126106015                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.508004                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222362                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001763                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    472599225                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148138540                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124214935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126328377                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       294668                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2083791                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168633                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3315437                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1493529                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       124532                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133001867                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61093                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12637344                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6933170                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21087                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1097742                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1070145                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2167887                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124393175                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10941070                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1712840                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17820815                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17582972                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6879745                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.501104                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124215114                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124214935                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71501125                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        191523413                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.500386                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373328                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93661366                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115113550                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17889607                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1915155                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216825190                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530905                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379852                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169764780     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23201803     10.70%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8819410      4.07%     93.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4254820      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3521473      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2108367      0.97%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1782570      0.82%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       790416      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2581551      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216825190                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93661366                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115113550                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17318087                       # Number of memory references committed
system.switch_cpus1.commit.loads             10553550                       # Number of loads committed
system.switch_cpus1.commit.membars              15612                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16509739                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103759466                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2348795                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2581551                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347246796                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          269321987                       # The number of ROB writes
system.switch_cpus1.timesIdled                2909319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28097453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93661366                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115113550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93661366                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.650379                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.650379                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377305                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377305                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       560653040                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172353768                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124004639                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31224                       # number of misc regfile writes
system.l20.replacements                         37795                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            9528                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38051                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.250401                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.716831                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.087783                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   242.157552                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             1.037834                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.049675                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000343                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.945928                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.004054                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2950                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2950                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8305                       # number of Writeback hits
system.l20.Writeback_hits::total                 8305                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2950                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2950                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2950                       # number of overall hits
system.l20.overall_hits::total                   2950                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        35985                       # number of ReadReq misses
system.l20.ReadReq_misses::total                35999                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        35985                       # number of demand (read+write) misses
system.l20.demand_misses::total                 35999                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        35985                       # number of overall misses
system.l20.overall_misses::total                35999                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2904897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7344934715                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7347839612                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2904897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7344934715                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7347839612                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2904897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7344934715                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7347839612                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38935                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38949                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8305                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8305                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38935                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38949                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38935                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38949                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.924233                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.924260                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.924233                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.924260                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.924233                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.924260                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 207492.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204111.010560                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204112.325676                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 207492.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204111.010560                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204112.325676                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 207492.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204111.010560                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204112.325676                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                7345                       # number of writebacks
system.l20.writebacks::total                     7345                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        35985                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           35999                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        35985                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            35999                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        35985                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           35999                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2066187                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5187034301                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5189100488                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2066187                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5187034301                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5189100488                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2066187                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5187034301                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5189100488                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.924233                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.924260                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.924233                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.924260                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.924233                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.924260                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 147584.785714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144144.346283                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144145.684269                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 147584.785714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144144.346283                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144145.684269                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 147584.785714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144144.346283                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144145.684269                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         53763                       # number of replacements
system.l21.tagsinuse                       255.999251                       # Cycle average of tags in use
system.l21.total_refs                           10131                       # Total number of references to valid blocks.
system.l21.sampled_refs                         54019                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.187545                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           31.550880                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.052155                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   223.892352                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.503864                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.123246                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000204                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.874580                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.001968                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2417                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2417                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14683                       # number of Writeback hits
system.l21.Writeback_hits::total                14683                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2417                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2417                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2417                       # number of overall hits
system.l21.overall_hits::total                   2417                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        46743                       # number of ReadReq misses
system.l21.ReadReq_misses::total                46756                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        46745                       # number of demand (read+write) misses
system.l21.demand_misses::total                 46758                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        46745                       # number of overall misses
system.l21.overall_misses::total                46758                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2517869                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9523841630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9526359499                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       554426                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       554426                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2517869                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9524396056                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9526913925                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2517869                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9524396056                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9526913925                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49160                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49173                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14683                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14683                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49162                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49175                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49162                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49175                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.950834                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.950847                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.950836                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.950849                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.950836                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.950849                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 193682.230769                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203749.045419                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203746.246450                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       277213                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       277213                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 193682.230769                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203752.188598                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203749.388875                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 193682.230769                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203752.188598                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203749.388875                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               13336                       # number of writebacks
system.l21.writebacks::total                    13336                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        46743                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           46756                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        46745                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            46758                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        46745                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           46758                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1734083                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6710545564                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6712279647                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       433762                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       433762                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1734083                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6710979326                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6712713409                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1734083                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6710979326                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6712713409                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.950834                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.950847                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.950836                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.950849                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.950836                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.950849                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       133391                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143562.577584                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143559.749487                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       216881                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       216881                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       133391                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143565.714536                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143562.885688                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       133391                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143565.714536                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143562.885688                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997056                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011509236                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184685.174946                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997056                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11501585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11501585                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11501585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11501585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11501585                       # number of overall hits
system.cpu0.icache.overall_hits::total       11501585                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3468552                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3468552                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3468552                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3468552                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3468552                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3468552                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11501601                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11501601                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11501601                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11501601                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11501601                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11501601                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 216784.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 216784.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 216784.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 216784.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 216784.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 216784.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3021097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3021097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3021097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3021097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3021097                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3021097                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 215792.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 215792.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 215792.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 215792.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 215792.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 215792.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38935                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168084390                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39191                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.851777                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.587984                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.412016                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9267158                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9267158                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16326060                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16326060                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16326060                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16326060                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117397                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117397                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117397                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117397                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117397                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117397                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25278769499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25278769499                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  25278769499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25278769499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  25278769499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25278769499                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9384555                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9384555                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16443457                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16443457                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16443457                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16443457                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012510                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007139                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007139                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 215327.218745                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 215327.218745                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 215327.218745                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 215327.218745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 215327.218745                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 215327.218745                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8305                       # number of writebacks
system.cpu0.dcache.writebacks::total             8305                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78462                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78462                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78462                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78462                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78462                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38935                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38935                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38935                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38935                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7846074137                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7846074137                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7846074137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7846074137                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7846074137                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7846074137                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 201517.250212                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 201517.250212                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 201517.250212                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 201517.250212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 201517.250212                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 201517.250212                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997482                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011682381                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052094.079108                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11416047                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11416047                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11416047                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11416047                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11416047                       # number of overall hits
system.cpu1.icache.overall_hits::total       11416047                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3165657                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3165657                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3165657                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3165657                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3165657                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3165657                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11416063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11416063                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11416063                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11416063                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11416063                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11416063                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197853.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197853.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197853.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197853.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197853.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197853.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2625978                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2625978                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2625978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2625978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2625978                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2625978                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 201998.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 201998.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 201998.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 201998.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 201998.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 201998.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49162                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170879318                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49418                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3457.835566                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.278253                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.721747                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911243                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088757                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8029150                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8029150                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6729631                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6729631                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16420                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16420                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15612                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15612                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14758781                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14758781                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14758781                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14758781                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139681                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2731                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2731                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142412                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142412                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142412                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142412                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30603585135                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30603585135                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    496001713                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    496001713                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31099586848                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31099586848                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31099586848                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31099586848                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8168831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8168831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6732362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6732362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15612                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15612                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14901193                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14901193                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14901193                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14901193                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017099                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017099                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009557                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009557                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009557                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009557                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 219096.263164                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 219096.263164                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 181619.082021                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 181619.082021                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 218377.572452                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 218377.572452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 218377.572452                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 218377.572452                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       835715                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 139285.833333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14683                       # number of writebacks
system.cpu1.dcache.writebacks::total            14683                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        90521                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        90521                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2729                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2729                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93250                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93250                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93250                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93250                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49160                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49160                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49162                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10092481394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10092481394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       571026                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       571026                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10093052420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10093052420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10093052420                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10093052420                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006018                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003299                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003299                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003299                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003299                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 205298.645118                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 205298.645118                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       285513                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       285513                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 205301.908385                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 205301.908385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 205301.908385                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 205301.908385                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
