Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ccbfaebe9d1d405295bdb8b82b93d3ed --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot TB_axis_to_bram_PCV_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_axis_to_bram_PCV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TB_axis_to_bram_PCV_time_synth.sdf", for root module "TB_axis_to_bram_PCV/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TB_axis_to_bram_PCV_time_synth.sdf", for root module "TB_axis_to_bram_PCV/DUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.AXIS_BRAM_mng
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.SIPO_shift_reg_w_full
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.axis_to_bram_PCV
Compiling architecture rtl of entity xil_defaultlib.tb_axis_to_bram_pcv
Built simulation snapshot TB_axis_to_bram_PCV_time_synth
