WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558448 heartbeat IPC: 3.90862 cumulative IPC: 3.90862 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558449 cumulative IPC: 3.90862 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558449 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7706309 heartbeat IPC: 1.94256 cumulative IPC: 1.94256 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 12912726 heartbeat IPC: 1.92071 cumulative IPC: 1.93157 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18173527 heartbeat IPC: 1.90086 cumulative IPC: 1.92122 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23302105 heartbeat IPC: 1.94986 cumulative IPC: 1.92831 (Simulation time: 0 hr 2 min 6 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 28324229 heartbeat IPC: 1.99119 cumulative IPC: 1.94056 (Simulation time: 0 hr 2 min 33 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 25765781 cumulative IPC: 1.94056 (Simulation time: 0 hr 2 min 33 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 25765781 (Simulation time: 0 hr 2 min 33 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.94056 instructions: 50000002 cycles: 25765781
CPU 0 Branch Prediction Accuracy: 96.528% MPKI: 3.97792 Average ROB Occupancy at Mispredict: 108.164
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.92502
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     530363  HIT:     252479  MISS:     277884
LLC LOAD         ACCESS:     342032  HIT:     133001  MISS:     209031
LLC RFO          ACCESS:      96743  HIT:      75320  MISS:      21423
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      88753  HIT:      43711  MISS:      45042
LLC TRANSLATION  ACCESS:       2835  HIT:        447  MISS:       2388
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 181.716 cycles
cpu0_DTLB TOTAL       ACCESS:   13234043  HIT:   13117102  MISS:     116941
cpu0_DTLB LOAD         ACCESS:   13234043  HIT:   13117102  MISS:     116941
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9651 cycles
cpu0_ITLB TOTAL       ACCESS:     185496  HIT:     177890  MISS:       7606
cpu0_ITLB LOAD         ACCESS:     185496  HIT:     177890  MISS:       7606
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.60808 cycles
cpu0_L1D TOTAL       ACCESS:   14366867  HIT:   10649530  MISS:    3717337
cpu0_L1D LOAD         ACCESS:   10501000  HIT:    7884632  MISS:    2616368
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3861919  HIT:    2764727  MISS:    1097192
cpu0_L1D TRANSLATION  ACCESS:       3948  HIT:        171  MISS:       3777
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 18.4446 cycles
cpu0_L1I TOTAL       ACCESS:     232421  HIT:     116838  MISS:     115583
cpu0_L1I LOAD         ACCESS:     232421  HIT:     116838  MISS:     115583
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 21.4488 cycles
cpu0_L2C TOTAL       ACCESS:    1364589  HIT:     922978  MISS:     441611
cpu0_L2C LOAD         ACCESS:     811498  HIT:     469465  MISS:     342033
cpu0_L2C RFO          ACCESS:     273814  HIT:     177071  MISS:      96743
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     276157  HIT:     276157  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        285  MISS:       2835
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 134.883 cycles
cpu0_STLB TOTAL       ACCESS:      43913  HIT:      41450  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43913  HIT:      41450  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 573.953 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      95027
  ROW_BUFFER_MISS:     137783
 AVG DBUS CONGESTED CYCLE:    3.85094
 WQ ROW_BUFFER_HIT:       9114
  ROW_BUFFER_MISS:      39924  FULL:          0
