#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb 17 00:14:54 2026
# Process ID: 4006174
# Current directory: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1
# Command line: vivado -log minitpu_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source minitpu_wrapper.tcl -notrace
# Log file: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper.vdi
# Journal file: /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/vivado.jou
# Running On: brg-zhang-xcel.ece.cornell.edu, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 22, Host memory: 235732 MB
#-----------------------------------------------------------
source minitpu_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1555.863 ; gain = 34.836 ; free physical = 71154 ; free virtual = 164583
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mss464/minitpu/tpu/ultra96-v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top minitpu_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.dcp' for cell 'minitpu_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/minitpu_axi_smc_0.dcp' for cell 'minitpu_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.dcp' for cell 'minitpu_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_tpu_0_0/minitpu_tpu_0_0.dcp' for cell 'minitpu_i/tpu_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.dcp' for cell 'minitpu_i/zynq_ps'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_xbar_0/minitpu_xbar_0.dcp' for cell 'minitpu_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_auto_pc_0/minitpu_auto_pc_0.dcp' for cell 'minitpu_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2499.637 ; gain = 0.000 ; free physical = 70201 ; free virtual = 163628
INFO: [Netlist 29-17] Analyzing 1025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_17/bd_252b_sawn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc] for cell 'minitpu_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:1]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:2]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:4]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:5]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:6]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:8]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc:10]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/smartconnect.xdc] for cell 'minitpu_i/axi_smc/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_25/bd_252b_m00bn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:49]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:79]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc:79]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_24/bd_252b_m00wn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_23/bd_252b_m00awn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_23/bd_252b_m00awn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_22/bd_252b_m00rn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_22/bd_252b_m00rn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_21/bd_252b_m00arn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_21/bd_252b_m00arn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_19/bd_252b_sbn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_19/bd_252b_sbn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_18/bd_252b_swn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_18/bd_252b_swn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.xdc] for cell 'minitpu_i/zynq_ps/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_zynq_ps_0/minitpu_zynq_ps_0.xdc] for cell 'minitpu_i/zynq_ps/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_12/bd_252b_srn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_12/bd_252b_srn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_11/bd_252b_sarn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_11/bd_252b_sarn_0_clocks.xdc] for cell 'minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0_board.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_smc_0/bd_0/ip/ip_1/bd_252b_psr_aclk_0_board.xdc] for cell 'minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc] for cell 'minitpu_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0.xdc] for cell 'minitpu_i/axi_dma_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_board.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_proc_sys_reset_0_0/minitpu_proc_sys_reset_0_0_board.xdc] for cell 'minitpu_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_clocks.xdc] for cell 'minitpu_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.gen/sources_1/bd/minitpu/ip/minitpu_axi_dma_0_0/minitpu_axi_dma_0_0_clocks.xdc] for cell 'minitpu_i/axi_dma_0/U0'
INFO: [Project 1-1714] 44 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 440 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69756 ; free virtual = 163183
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 75 instances

21 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 3318.930 ; gain = 1703.348 ; free physical = 69756 ; free virtual = 163183
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69748 ; free virtual = 163175

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16de4d2ba

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3318.930 ; gain = 0.000 ; free physical = 69729 ; free virtual = 163156

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884
Phase 1 Initialization | Checksum: 16de4d2ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69457 ; free virtual = 162884

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69449 ; free virtual = 162876

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69447 ; free virtual = 162874
Phase 2 Timer Update And Timing Data Collection | Checksum: 16de4d2ba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69447 ; free virtual = 162874

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 19 inverters resulting in an inversion of 926 pins
INFO: [Opt 31-138] Pushed 55 inverter(s) to 9159 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1417d63c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69442 ; free virtual = 162869
Retarget | Checksum: 1417d63c2
INFO: [Opt 31-389] Phase Retarget created 94 cells and removed 475 cells
INFO: [Opt 31-1021] In phase Retarget, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 104e0c109

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69442 ; free virtual = 162869
Constant propagation | Checksum: 104e0c109
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 227 cells
INFO: [Opt 31-1021] In phase Constant propagation, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: e03f7549

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69426 ; free virtual = 162853
Sweep | Checksum: e03f7549
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 204 cells
INFO: [Opt 31-1021] In phase Sweep, 52 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: e03f7549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
BUFG optimization | Checksum: e03f7549
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][20]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][21]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][22]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][23]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: e03f7549

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
Shift Register Optimization | Checksum: e03f7549
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14353bc49

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69440 ; free virtual = 162867
Post Processing Netlist | Checksum: 14353bc49
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69430 ; free virtual = 162857

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Phase 9.2 Verifying Netlist Connectivity | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Phase 9 Finalization | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              94  |             475  |                                             40  |
|  Constant propagation         |              28  |             227  |                                             40  |
|  Sweep                        |               0  |             204  |                                             52  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b282da5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3475.695 ; gain = 0.000 ; free physical = 69450 ; free virtual = 162877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 5 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 9da54adb

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
Ending Power Optimization Task | Checksum: 9da54adb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 4316.531 ; gain = 840.836 ; free physical = 68782 ; free virtual = 162209

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9da54adb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
Ending Netlist Obfuscation Task | Checksum: e66af92f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4316.531 ; gain = 0.000 ; free physical = 68782 ; free virtual = 162209
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 4316.531 ; gain = 997.602 ; free physical = 68782 ; free virtual = 162209
INFO: [runtcl-4] Executing : report_drc -file minitpu_wrapper_drc_opted.rpt -pb minitpu_wrapper_drc_opted.pb -rpx minitpu_wrapper_drc_opted.rpx
Command: report_drc -file minitpu_wrapper_drc_opted.rpt -pb minitpu_wrapper_drc_opted.pb -rpx minitpu_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4348.547 ; gain = 0.000 ; free physical = 68766 ; free virtual = 162197
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68759 ; free virtual = 162198
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3cc15dfe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68759 ; free virtual = 162198
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4356.551 ; gain = 0.000 ; free physical = 68744 ; free virtual = 162183

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5157200

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 4756.074 ; gain = 399.523 ; free physical = 68294 ; free virtual = 161733

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68260 ; free virtual = 161700

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68260 ; free virtual = 161699
Phase 1 Placer Initialization | Checksum: f36ee956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68239 ; free virtual = 161678

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: fad73940

Time (s): cpu = 00:01:22 ; elapsed = 00:00:41 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68300 ; free virtual = 161739

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: fad73940

Time (s): cpu = 00:01:23 ; elapsed = 00:00:42 . Memory (MB): peak = 4788.090 ; gain = 431.539 ; free physical = 68295 ; free virtual = 161734

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: fad73940

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 5189.074 ; gain = 832.523 ; free physical = 67836 ; free virtual = 161275

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1ae422c0e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67830 ; free virtual = 161269

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1ae422c0e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67812 ; free virtual = 161251
Phase 2.1.1 Partition Driven Placement | Checksum: 1ae422c0e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67812 ; free virtual = 161251
Phase 2.1 Floorplanning | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67825 ; free virtual = 161264

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67825 ; free virtual = 161264

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e9a88432

Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 5221.090 ; gain = 864.539 ; free physical = 67833 ; free virtual = 161272

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: b9680c4a

Time (s): cpu = 00:04:19 ; elapsed = 00:01:41 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67721 ; free virtual = 161160

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2746 LUTNM shape to break, 1184 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 307, two critical 2439, total 1000, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1451 nets or LUTs. Breaked 1000 LUTs, combined 451 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 11 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67723 ; free virtual = 161162
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67727 ; free virtual = 161166

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |            451  |                  1451  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     6  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |            451  |                  1457  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17185e443

Time (s): cpu = 00:04:29 ; elapsed = 00:01:49 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67714 ; free virtual = 161153
Phase 2.4 Global Placement Core | Checksum: 2600bba59

Time (s): cpu = 00:04:49 ; elapsed = 00:01:55 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67694 ; free virtual = 161134
Phase 2 Global Placement | Checksum: 2600bba59

Time (s): cpu = 00:04:49 ; elapsed = 00:01:55 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67695 ; free virtual = 161134

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224d555c6

Time (s): cpu = 00:05:09 ; elapsed = 00:02:01 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67696 ; free virtual = 161135

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a3585d4

Time (s): cpu = 00:05:15 ; elapsed = 00:02:04 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67684 ; free virtual = 161123

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 161fb3746

Time (s): cpu = 00:06:22 ; elapsed = 00:02:20 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67713 ; free virtual = 161152

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 139aef67f

Time (s): cpu = 00:06:28 ; elapsed = 00:02:26 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67705 ; free virtual = 161144
Phase 3.3.2 Slice Area Swap | Checksum: 139aef67f

Time (s): cpu = 00:06:29 ; elapsed = 00:02:26 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67699 ; free virtual = 161139
Phase 3.3 Small Shape DP | Checksum: 1cae97ea6

Time (s): cpu = 00:06:43 ; elapsed = 00:02:30 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67701 ; free virtual = 161141

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 13ad9bfe8

Time (s): cpu = 00:06:47 ; elapsed = 00:02:34 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67693 ; free virtual = 161133

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 10a7455f3

Time (s): cpu = 00:06:47 ; elapsed = 00:02:34 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67691 ; free virtual = 161131

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: ef180b15

Time (s): cpu = 00:07:16 ; elapsed = 00:02:40 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67711 ; free virtual = 161150
Phase 3 Detail Placement | Checksum: ef180b15

Time (s): cpu = 00:07:17 ; elapsed = 00:02:41 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67693 ; free virtual = 161133

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 148a872ca

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.109 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c16e2273

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67640 ; free virtual = 161079
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c16e2273

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5315.090 ; gain = 0.000 ; free physical = 67659 ; free virtual = 161099
Phase 4.1.1.1 BUFG Insertion | Checksum: 148a872ca

Time (s): cpu = 00:08:02 ; elapsed = 00:02:54 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67642 ; free virtual = 161081

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2371806ef

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67674 ; free virtual = 161114

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67674 ; free virtual = 161114
Phase 4.1 Post Commit Optimization | Checksum: 2371806ef

Time (s): cpu = 00:08:19 ; elapsed = 00:03:09 . Memory (MB): peak = 5315.090 ; gain = 958.539 ; free physical = 67673 ; free virtual = 161113
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67643 ; free virtual = 161083

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 30b3889e9

Time (s): cpu = 00:08:37 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161074

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 30b3889e9

Time (s): cpu = 00:08:37 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67637 ; free virtual = 161076
Phase 4.3 Placer Reporting | Checksum: 30b3889e9

Time (s): cpu = 00:08:38 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161073

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67633 ; free virtual = 161072

Time (s): cpu = 00:08:38 ; elapsed = 00:03:16 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67633 ; free virtual = 161072
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2348180c9

Time (s): cpu = 00:08:38 ; elapsed = 00:03:17 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67634 ; free virtual = 161073
Ending Placer Task | Checksum: 136be57a2

Time (s): cpu = 00:08:38 ; elapsed = 00:03:17 . Memory (MB): peak = 5329.074 ; gain = 972.523 ; free physical = 67629 ; free virtual = 161069
98 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:43 ; elapsed = 00:03:18 . Memory (MB): peak = 5329.074 ; gain = 980.527 ; free physical = 67633 ; free virtual = 161072
INFO: [runtcl-4] Executing : report_io -file minitpu_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67631 ; free virtual = 161070
INFO: [runtcl-4] Executing : report_utilization -file minitpu_wrapper_utilization_placed.rpt -pb minitpu_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file minitpu_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67633 ; free virtual = 161073
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67615 ; free virtual = 161062
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67568 ; free virtual = 161070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67572 ; free virtual = 161074
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67556 ; free virtual = 161059
Wrote Netlist Cache: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67572 ; free virtual = 161079
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67569 ; free virtual = 161080
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5329.074 ; gain = 0.000 ; free physical = 67569 ; free virtual = 161080
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5353.086 ; gain = 24.012 ; free physical = 67621 ; free virtual = 161081
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67614 ; free virtual = 161075
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67614 ; free virtual = 161075
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67575 ; free virtual = 161042
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67550 ; free virtual = 161072
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67562 ; free virtual = 161085
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67561 ; free virtual = 161085
Wrote Netlist Cache: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67556 ; free virtual = 161085
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67552 ; free virtual = 161084
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67552 ; free virtual = 161084
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5353.086 ; gain = 0.000 ; free physical = 67600 ; free virtual = 161082
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5ada7262 ConstDB: 0 ShapeSum: 7c36246 RouteDB: d42082fa
Nodegraph reading from file.  Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67592 ; free virtual = 161073
Post Restoration Checksum: NetGraph: 106bd56a | NumContArr: bf665cb5 | Constraints: 7957e20f | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20bd30ecb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67578 ; free virtual = 161060

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20bd30ecb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67558 ; free virtual = 161040

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20bd30ecb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2b43c5f69

Time (s): cpu = 00:00:32 ; elapsed = 00:00:06 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67561 ; free virtual = 161043

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 293144429

Time (s): cpu = 00:00:47 ; elapsed = 00:00:10 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67590 ; free virtual = 161071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.470  | TNS=0.000  | WHS=-0.052 | THS=-10.359|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54932
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 32624
  Number of Partially Routed Nets     = 22308
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2cf8d34c3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67574 ; free virtual = 161056

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2cf8d34c3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:19 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67575 ; free virtual = 161056

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 228010c3f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:25 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67578 ; free virtual = 161060
Phase 3 Initial Routing | Checksum: 2dfe10a6e

Time (s): cpu = 00:01:41 ; elapsed = 00:00:26 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67606 ; free virtual = 161088

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15036
 Number of Nodes with overlaps = 2256
 Number of Nodes with overlaps = 498
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.559 | TNS=-19.806| WHS=-0.037 | THS=-0.481 |

Phase 4.1 Global Iteration 0 | Checksum: 1bd113521

Time (s): cpu = 00:04:12 ; elapsed = 00:01:22 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67583 ; free virtual = 161065

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4460
 Number of Nodes with overlaps = 495
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.364 | TNS=-3.525 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29244c15c

Time (s): cpu = 00:04:52 ; elapsed = 00:01:44 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67579 ; free virtual = 161061

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3752
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 192a5a274

Time (s): cpu = 00:05:34 ; elapsed = 00:02:03 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086
Phase 4 Rip-up And Reroute | Checksum: 192a5a274

Time (s): cpu = 00:05:34 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086
Phase 5 Delay and Skew Optimization | Checksum: 1a9fb9256

Time (s): cpu = 00:05:35 ; elapsed = 00:02:04 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67604 ; free virtual = 161086

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067
Phase 6 Post Hold Fix | Checksum: 1ad735599

Time (s): cpu = 00:05:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67585 ; free virtual = 161067

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.78053 %
  Global Horizontal Routing Utilization  = 10.8566 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ad735599

Time (s): cpu = 00:05:52 ; elapsed = 00:02:08 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67580 ; free virtual = 161062

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ad735599

Time (s): cpu = 00:05:52 ; elapsed = 00:02:08 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67582 ; free virtual = 161064

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ad735599

Time (s): cpu = 00:05:58 ; elapsed = 00:02:12 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67598 ; free virtual = 161080

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1ad735599

Time (s): cpu = 00:05:58 ; elapsed = 00:02:12 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67584 ; free virtual = 161066

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.069  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1ad735599

Time (s): cpu = 00:06:05 ; elapsed = 00:02:13 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67594 ; free virtual = 161076
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1850ec441

Time (s): cpu = 00:06:07 ; elapsed = 00:02:15 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67598 ; free virtual = 161080
Ending Routing Task | Checksum: 1850ec441

Time (s): cpu = 00:06:08 ; elapsed = 00:02:16 . Memory (MB): peak = 5361.090 ; gain = 0.000 ; free physical = 67595 ; free virtual = 161077

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:16 ; elapsed = 00:02:19 . Memory (MB): peak = 5361.090 ; gain = 8.004 ; free physical = 67594 ; free virtual = 161075
INFO: [runtcl-4] Executing : report_drc -file minitpu_wrapper_drc_routed.rpt -pb minitpu_wrapper_drc_routed.pb -rpx minitpu_wrapper_drc_routed.rpx
Command: report_drc -file minitpu_wrapper_drc_routed.rpt -pb minitpu_wrapper_drc_routed.pb -rpx minitpu_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file minitpu_wrapper_methodology_drc_routed.rpt -pb minitpu_wrapper_methodology_drc_routed.pb -rpx minitpu_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file minitpu_wrapper_methodology_drc_routed.rpt -pb minitpu_wrapper_methodology_drc_routed.pb -rpx minitpu_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67597 ; free virtual = 161079
INFO: [runtcl-4] Executing : report_power -file minitpu_wrapper_power_routed.rpt -pb minitpu_wrapper_power_summary_routed.pb -rpx minitpu_wrapper_power_routed.rpx
Command: report_power -file minitpu_wrapper_power_routed.rpt -pb minitpu_wrapper_power_summary_routed.pb -rpx minitpu_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 203 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67574 ; free virtual = 161066
INFO: [runtcl-4] Executing : report_route_status -file minitpu_wrapper_route_status.rpt -pb minitpu_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file minitpu_wrapper_timing_summary_routed.rpt -pb minitpu_wrapper_timing_summary_routed.pb -rpx minitpu_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file minitpu_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file minitpu_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file minitpu_wrapper_bus_skew_routed.rpt -pb minitpu_wrapper_bus_skew_routed.pb -rpx minitpu_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67590 ; free virtual = 161090
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67518 ; free virtual = 161073
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67541 ; free virtual = 161096
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.69 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67520 ; free virtual = 161087
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67516 ; free virtual = 161087
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67514 ; free virtual = 161089
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67514 ; free virtual = 161089
INFO: [Common 17-1381] The checkpoint '/home/mss464/minitpu/tpu/ultra96-v2/output/tpu_system/tpu_system.runs/impl_1/minitpu_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5409.113 ; gain = 0.000 ; free physical = 67554 ; free virtual = 161072
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 00:22:49 2026...
