;redcode
;assert 1
	SPL 0, <653
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #277, <0
	ADD 210, 60
	ADD 732, -10
	DJN <30, 9
	DJN <30, 9
	JMN 0, <653
	JMN 0, <653
	SPL -277, @-120
	SPL -277, @-120
	MOV -1, <-20
	SPL 0, <653
	ADD @300, 90
	DJN <30, 9
	JMN 0, <653
	JMN 0, <653
	DJN <896, 653
	ADD #886, 23
	SUB @-127, @100
	SUB @0, @2
	DJN <30, 5
	DJN <30, 9
	SUB @0, @2
	SUB -277, <-120
	SUB -277, <-127
	ADD #30, 9
	SPL 0, <653
	CMP @0, @2
	ADD 210, 60
	SUB -277, <-127
	DJN <30, 9
	SUB -277, <-127
	SUB -277, <-127
	DJN <30, 9
	DJN <30, 9
	CMP #10, 0
	CMP -277, <-127
	JMP 0, <653
	MOV @-127, @100
	SLT 23, @42
	SLT 23, @42
	ADD @300, 91
	SLT -23, @42
	SPL 0, <653
	SPL 0, <653
	DJN -1, @-20
	SPL 0, <653
	DJN -1, @-20
	DJN -1, @-20
