# AXI4-Lite_protocol Project

This project contains Verilog implementations of an **AXI4-Lite Master** and **AXI4-Lite Slave**.  
The modules are used to connect a simple **RISC-V processor** to a **memory block**.

## Included
- Block diagram of the design
<img width="800" height="430" alt="image" src="https://github.com/user-attachments/assets/ebed9cd0-39a8-4f49-8efa-8da8529469ed" />

- Simulation waveforms showing correct operation
<img width="800" height="329" alt="image" src="https://github.com/user-attachments/assets/10b8c50f-a852-4a72-92ee-f1c7f895c305" />


## Features
- AXI4-Lite protocol compliant
- Master generates read/write requests
- Slave responds and interfaces with memory

## Tools
- Vivado Simulator
- Cadence design suite including Genus, Xecilium & IMC.
- RISC-V test setup
