
rtos_filetest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e070  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  0800e310  0800e310  0000f310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4c0  0800e4c0  0001006c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e4c0  0800e4c0  0000f4c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e4c8  0800e4c8  0001006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4c8  0800e4c8  0000f4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e4cc  0800e4cc  0000f4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  24000000  0800e4d0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ecc  2400006c  0800e53c  0001006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24004f38  0800e53c  00010f38  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0001006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000301e3  00000000  00000000  0001009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000597c  00000000  00000000  0004027d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002280  00000000  00000000  00045c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001ab1  00000000  00000000  00047e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000429a7  00000000  00000000  00049931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e1a5  00000000  00000000  0008c2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b2737  00000000  00000000  000ba47d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0026cbb4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000964c  00000000  00000000  0026cbf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00276244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400006c 	.word	0x2400006c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e2f8 	.word	0x0800e2f8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000070 	.word	0x24000070
 80002dc:	0800e2f8 	.word	0x0800e2f8

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000620:	4b49      	ldr	r3, [pc, #292]	@ (8000748 <SystemInit+0x12c>)
 8000622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000626:	4a48      	ldr	r2, [pc, #288]	@ (8000748 <SystemInit+0x12c>)
 8000628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800062c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000630:	4b45      	ldr	r3, [pc, #276]	@ (8000748 <SystemInit+0x12c>)
 8000632:	691b      	ldr	r3, [r3, #16]
 8000634:	4a44      	ldr	r2, [pc, #272]	@ (8000748 <SystemInit+0x12c>)
 8000636:	f043 0310 	orr.w	r3, r3, #16
 800063a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800063c:	4b43      	ldr	r3, [pc, #268]	@ (800074c <SystemInit+0x130>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f003 030f 	and.w	r3, r3, #15
 8000644:	2b06      	cmp	r3, #6
 8000646:	d807      	bhi.n	8000658 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000648:	4b40      	ldr	r3, [pc, #256]	@ (800074c <SystemInit+0x130>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f023 030f 	bic.w	r3, r3, #15
 8000650:	4a3e      	ldr	r2, [pc, #248]	@ (800074c <SystemInit+0x130>)
 8000652:	f043 0307 	orr.w	r3, r3, #7
 8000656:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000658:	4b3d      	ldr	r3, [pc, #244]	@ (8000750 <SystemInit+0x134>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a3c      	ldr	r2, [pc, #240]	@ (8000750 <SystemInit+0x134>)
 800065e:	f043 0301 	orr.w	r3, r3, #1
 8000662:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000664:	4b3a      	ldr	r3, [pc, #232]	@ (8000750 <SystemInit+0x134>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800066a:	4b39      	ldr	r3, [pc, #228]	@ (8000750 <SystemInit+0x134>)
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	4938      	ldr	r1, [pc, #224]	@ (8000750 <SystemInit+0x134>)
 8000670:	4b38      	ldr	r3, [pc, #224]	@ (8000754 <SystemInit+0x138>)
 8000672:	4013      	ands	r3, r2
 8000674:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000676:	4b35      	ldr	r3, [pc, #212]	@ (800074c <SystemInit+0x130>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f003 0308 	and.w	r3, r3, #8
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000682:	4b32      	ldr	r3, [pc, #200]	@ (800074c <SystemInit+0x130>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f023 030f 	bic.w	r3, r3, #15
 800068a:	4a30      	ldr	r2, [pc, #192]	@ (800074c <SystemInit+0x130>)
 800068c:	f043 0307 	orr.w	r3, r3, #7
 8000690:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000692:	4b2f      	ldr	r3, [pc, #188]	@ (8000750 <SystemInit+0x134>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000698:	4b2d      	ldr	r3, [pc, #180]	@ (8000750 <SystemInit+0x134>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800069e:	4b2c      	ldr	r3, [pc, #176]	@ (8000750 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000750 <SystemInit+0x134>)
 80006a6:	4a2c      	ldr	r2, [pc, #176]	@ (8000758 <SystemInit+0x13c>)
 80006a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006aa:	4b29      	ldr	r3, [pc, #164]	@ (8000750 <SystemInit+0x134>)
 80006ac:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <SystemInit+0x140>)
 80006ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006b0:	4b27      	ldr	r3, [pc, #156]	@ (8000750 <SystemInit+0x134>)
 80006b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000760 <SystemInit+0x144>)
 80006b4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006b6:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006bc:	4b24      	ldr	r3, [pc, #144]	@ (8000750 <SystemInit+0x134>)
 80006be:	4a28      	ldr	r2, [pc, #160]	@ (8000760 <SystemInit+0x144>)
 80006c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006c2:	4b23      	ldr	r3, [pc, #140]	@ (8000750 <SystemInit+0x134>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c8:	4b21      	ldr	r3, [pc, #132]	@ (8000750 <SystemInit+0x134>)
 80006ca:	4a25      	ldr	r2, [pc, #148]	@ (8000760 <SystemInit+0x144>)
 80006cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006ce:	4b20      	ldr	r3, [pc, #128]	@ (8000750 <SystemInit+0x134>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <SystemInit+0x134>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <SystemInit+0x134>)
 80006da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <SystemInit+0x134>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000764 <SystemInit+0x148>)
 80006e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000764 <SystemInit+0x148>)
 80006ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f0:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000768 <SystemInit+0x14c>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1d      	ldr	r3, [pc, #116]	@ (800076c <SystemInit+0x150>)
 80006f8:	4013      	ands	r3, r2
 80006fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006fe:	d202      	bcs.n	8000706 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000700:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <SystemInit+0x154>)
 8000702:	2201      	movs	r2, #1
 8000704:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <SystemInit+0x134>)
 8000708:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800070c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000710:	2b00      	cmp	r3, #0
 8000712:	d113      	bne.n	800073c <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a0d      	ldr	r2, [pc, #52]	@ (8000750 <SystemInit+0x134>)
 800071c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000724:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <SystemInit+0x158>)
 8000726:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800072a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <SystemInit+0x134>)
 800072e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000732:	4a07      	ldr	r2, [pc, #28]	@ (8000750 <SystemInit+0x134>)
 8000734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000738:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000ed00 	.word	0xe000ed00
 800074c:	52002000 	.word	0x52002000
 8000750:	58024400 	.word	0x58024400
 8000754:	eaf6ed7f 	.word	0xeaf6ed7f
 8000758:	02020200 	.word	0x02020200
 800075c:	01ff0000 	.word	0x01ff0000
 8000760:	01010280 	.word	0x01010280
 8000764:	580000c0 	.word	0x580000c0
 8000768:	5c001000 	.word	0x5c001000
 800076c:	ffff0000 	.word	0xffff0000
 8000770:	51008108 	.word	0x51008108
 8000774:	52004000 	.word	0x52004000

08000778 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	4a08      	ldr	r2, [pc, #32]	@ (80007a4 <ExitRun0Mode+0x2c>)
 8000782:	f023 0302 	bic.w	r3, r3, #2
 8000786:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000788:	bf00      	nop
 800078a:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000792:	2b00      	cmp	r3, #0
 8000794:	d0f9      	beq.n	800078a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	58024800 	.word	0x58024800

080007a8 <sendFXCANMessage>:
#include "TalonFX.h"

// send a CAN packet to a Talon FX
void sendFXCANMessage(TalonFX *talonFX, int identifier, char *message, uint8_t length)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	60f8      	str	r0, [r7, #12]
 80007b0:	60b9      	str	r1, [r7, #8]
 80007b2:	607a      	str	r2, [r7, #4]
 80007b4:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonFX->hfdcan, talonFX->identifier | identifier, message, length);
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	6818      	ldr	r0, [r3, #0]
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	685a      	ldr	r2, [r3, #4]
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	ea42 0103 	orr.w	r1, r2, r3
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	f000 fcb5 	bl	8001136 <sendCANMessage>
}
 80007cc:	bf00      	nop
 80007ce:	3710      	adds	r7, #16
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	0000      	movs	r0, r0
	...

080007d8 <setFX>:

// set the percent output speed of a Talon FX (-1 to 1)
void setFX(TalonFX *talonFX, double speed) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	b088      	sub	sp, #32
 80007dc:	af00      	add	r7, sp, #0
 80007de:	60f8      	str	r0, [r7, #12]
 80007e0:	ed87 0b00 	vstr	d0, [r7]
	short valueInt = (short) (speed * 1024);
 80007e4:	ed97 7b00 	vldr	d7, [r7]
 80007e8:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000858 <setFX+0x80>
 80007ec:	ee27 7b06 	vmul.f64	d7, d7, d6
 80007f0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80007f4:	ee17 3a90 	vmov	r3, s15
 80007f8:	83fb      	strh	r3, [r7, #30]
	if (valueInt < 0) {
 80007fa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	da04      	bge.n	800080c <setFX+0x34>
		valueInt = 0xfff - (-1 * valueInt);
 8000802:	8bfb      	ldrh	r3, [r7, #30]
 8000804:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000808:	b29b      	uxth	r3, r3
 800080a:	83fb      	strh	r3, [r7, #30]
	}

	sendFXCANMessage(talonFX, 0x204b540, (char[]){0, 1, 0, 0, 0, 0, valueInt & 255, (valueInt >> 8) & 255}, 8);
 800080c:	2300      	movs	r3, #0
 800080e:	753b      	strb	r3, [r7, #20]
 8000810:	2301      	movs	r3, #1
 8000812:	757b      	strb	r3, [r7, #21]
 8000814:	2300      	movs	r3, #0
 8000816:	75bb      	strb	r3, [r7, #22]
 8000818:	2300      	movs	r3, #0
 800081a:	75fb      	strb	r3, [r7, #23]
 800081c:	2300      	movs	r3, #0
 800081e:	763b      	strb	r3, [r7, #24]
 8000820:	2300      	movs	r3, #0
 8000822:	767b      	strb	r3, [r7, #25]
 8000824:	8bfb      	ldrh	r3, [r7, #30]
 8000826:	b2db      	uxtb	r3, r3
 8000828:	76bb      	strb	r3, [r7, #26]
 800082a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800082e:	121b      	asrs	r3, r3, #8
 8000830:	b21b      	sxth	r3, r3
 8000832:	b2db      	uxtb	r3, r3
 8000834:	76fb      	strb	r3, [r7, #27]
 8000836:	f107 0214 	add.w	r2, r7, #20
 800083a:	2308      	movs	r3, #8
 800083c:	4908      	ldr	r1, [pc, #32]	@ (8000860 <setFX+0x88>)
 800083e:	68f8      	ldr	r0, [r7, #12]
 8000840:	f7ff ffb2 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000844:	2001      	movs	r0, #1
 8000846:	f001 fa89 	bl	8001d5c <HAL_Delay>
}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	f3af 8000 	nop.w
 8000858:	00000000 	.word	0x00000000
 800085c:	40900000 	.word	0x40900000
 8000860:	0204b540 	.word	0x0204b540

08000864 <setNeutralModeFX>:

// set the Talon FX to coast or brake mode
void setNeutralModeFX(TalonFX *talonFX, NeutralModeValue neutralModeValue) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	460b      	mov	r3, r1
 800086e:	70fb      	strb	r3, [r7, #3]
	char mode[] = { 0x21, 0x6E, 0x08, (neutralModeValue == COAST ? 0 : 1), 0, 0, 0, 0xAA};
 8000870:	2321      	movs	r3, #33	@ 0x21
 8000872:	733b      	strb	r3, [r7, #12]
 8000874:	236e      	movs	r3, #110	@ 0x6e
 8000876:	737b      	strb	r3, [r7, #13]
 8000878:	2308      	movs	r3, #8
 800087a:	73bb      	strb	r3, [r7, #14]
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	2b00      	cmp	r3, #0
 8000880:	bf14      	ite	ne
 8000882:	2301      	movne	r3, #1
 8000884:	2300      	moveq	r3, #0
 8000886:	b2db      	uxtb	r3, r3
 8000888:	73fb      	strb	r3, [r7, #15]
 800088a:	2300      	movs	r3, #0
 800088c:	743b      	strb	r3, [r7, #16]
 800088e:	2300      	movs	r3, #0
 8000890:	747b      	strb	r3, [r7, #17]
 8000892:	2300      	movs	r3, #0
 8000894:	74bb      	strb	r3, [r7, #18]
 8000896:	23aa      	movs	r3, #170	@ 0xaa
 8000898:	74fb      	strb	r3, [r7, #19]
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 800089a:	2300      	movs	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	e00c      	b.n	80008ba <setNeutralModeFX+0x56>
		sendFXCANMessage(talonFX, 0x2047c00, mode, 8);
 80008a0:	f107 020c 	add.w	r2, r7, #12
 80008a4:	2308      	movs	r3, #8
 80008a6:	490e      	ldr	r1, [pc, #56]	@ (80008e0 <setNeutralModeFX+0x7c>)
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ff7d 	bl	80007a8 <sendFXCANMessage>
		HAL_Delay(1);
 80008ae:	2001      	movs	r0, #1
 80008b0:	f001 fa54 	bl	8001d5c <HAL_Delay>
	for (int pair = 0; pair < (neutralModeValue == COAST ? 2 : 1); pair++) {
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	3301      	adds	r3, #1
 80008b8:	617b      	str	r3, [r7, #20]
 80008ba:	78fb      	ldrb	r3, [r7, #3]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d101      	bne.n	80008c4 <setNeutralModeFX+0x60>
 80008c0:	2202      	movs	r2, #2
 80008c2:	e000      	b.n	80008c6 <setNeutralModeFX+0x62>
 80008c4:	2201      	movs	r2, #1
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	dce9      	bgt.n	80008a0 <setNeutralModeFX+0x3c>
	}
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 80008cc:	2308      	movs	r3, #8
 80008ce:	4a05      	ldr	r2, [pc, #20]	@ (80008e4 <setNeutralModeFX+0x80>)
 80008d0:	4903      	ldr	r1, [pc, #12]	@ (80008e0 <setNeutralModeFX+0x7c>)
 80008d2:	6878      	ldr	r0, [r7, #4]
 80008d4:	f7ff ff68 	bl	80007a8 <sendFXCANMessage>
}
 80008d8:	bf00      	nop
 80008da:	3718      	adds	r7, #24
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	02047c00 	.word	0x02047c00
 80008e4:	0800e310 	.word	0x0800e310

080008e8 <applySupplyCurrentLimitFX>:

// apply a maximum supply current limit to the Talon FX
void applySupplyCurrentLimitFX(TalonFX *talonFX, float current) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b084      	sub	sp, #16
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x70, 0x08, 0, 0, 0, 0, 0xaa};
 80008f4:	4a19      	ldr	r2, [pc, #100]	@ (800095c <applySupplyCurrentLimitFX+0x74>)
 80008f6:	f107 0308 	add.w	r3, r7, #8
 80008fa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008fe:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(current, &x[3]);
 8000902:	f107 0308 	add.w	r3, r7, #8
 8000906:	3303      	adds	r3, #3
 8000908:	4618      	mov	r0, r3
 800090a:	ed97 0a00 	vldr	s0, [r7]
 800090e:	f001 f979 	bl	8001c04 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000912:	f107 0208 	add.w	r2, r7, #8
 8000916:	2308      	movs	r3, #8
 8000918:	4911      	ldr	r1, [pc, #68]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 800091a:	6878      	ldr	r0, [r7, #4]
 800091c:	f7ff ff44 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000920:	2308      	movs	r3, #8
 8000922:	4a10      	ldr	r2, [pc, #64]	@ (8000964 <applySupplyCurrentLimitFX+0x7c>)
 8000924:	490e      	ldr	r1, [pc, #56]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff3e 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 800092c:	2001      	movs	r0, #1
 800092e:	f001 fa15 	bl	8001d5c <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000932:	f107 0208 	add.w	r2, r7, #8
 8000936:	2308      	movs	r3, #8
 8000938:	4909      	ldr	r1, [pc, #36]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff ff34 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000940:	2308      	movs	r3, #8
 8000942:	4a08      	ldr	r2, [pc, #32]	@ (8000964 <applySupplyCurrentLimitFX+0x7c>)
 8000944:	4906      	ldr	r1, [pc, #24]	@ (8000960 <applySupplyCurrentLimitFX+0x78>)
 8000946:	6878      	ldr	r0, [r7, #4]
 8000948:	f7ff ff2e 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 800094c:	2001      	movs	r0, #1
 800094e:	f001 fa05 	bl	8001d5c <HAL_Delay>
}
 8000952:	bf00      	nop
 8000954:	3710      	adds	r7, #16
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	0800e31c 	.word	0x0800e31c
 8000960:	02047c00 	.word	0x02047c00
 8000964:	0800e310 	.word	0x0800e310

08000968 <applyConfigFX>:

// apply PID parameter configurations to the Talon FX
void applyConfigFX(TalonFX *talonFX, Slot0Configs *config)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b08c      	sub	sp, #48	@ 0x30
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	6039      	str	r1, [r7, #0]
	double *configs[] = {
			&(config->kP),
 8000972:	683b      	ldr	r3, [r7, #0]
	double *configs[] = {
 8000974:	613b      	str	r3, [r7, #16]
			&(config->kI),
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	3308      	adds	r3, #8
	double *configs[] = {
 800097a:	617b      	str	r3, [r7, #20]
			&(config->kD),
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	3310      	adds	r3, #16
	double *configs[] = {
 8000980:	61bb      	str	r3, [r7, #24]
			&(config->kS),
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	3318      	adds	r3, #24
	double *configs[] = {
 8000986:	61fb      	str	r3, [r7, #28]
			&(config->kV),
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	3320      	adds	r3, #32
	double *configs[] = {
 800098c:	623b      	str	r3, [r7, #32]
			&(config->kA),
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	3328      	adds	r3, #40	@ 0x28
	double *configs[] = {
 8000992:	627b      	str	r3, [r7, #36]	@ 0x24
			&(config->kG)
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	3330      	adds	r3, #48	@ 0x30
	double *configs[] = {
 8000998:	62bb      	str	r3, [r7, #40]	@ 0x28
	};

	for (int i = 0; i < 7; i++)
 800099a:	2300      	movs	r3, #0
 800099c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800099e:	e037      	b.n	8000a10 <applyConfigFX+0xa8>
	{
		char x[] = { 0x21, 0x53 + i, 0x08, 0, 0, 0, 0, 0xaa };
 80009a0:	2321      	movs	r3, #33	@ 0x21
 80009a2:	723b      	strb	r3, [r7, #8]
 80009a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	3353      	adds	r3, #83	@ 0x53
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	727b      	strb	r3, [r7, #9]
 80009ae:	2308      	movs	r3, #8
 80009b0:	72bb      	strb	r3, [r7, #10]
 80009b2:	2300      	movs	r3, #0
 80009b4:	72fb      	strb	r3, [r7, #11]
 80009b6:	2300      	movs	r3, #0
 80009b8:	733b      	strb	r3, [r7, #12]
 80009ba:	2300      	movs	r3, #0
 80009bc:	737b      	strb	r3, [r7, #13]
 80009be:	2300      	movs	r3, #0
 80009c0:	73bb      	strb	r3, [r7, #14]
 80009c2:	23aa      	movs	r3, #170	@ 0xaa
 80009c4:	73fb      	strb	r3, [r7, #15]
		floatToByteArray(*configs[i], &x[3]);
 80009c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009c8:	009b      	lsls	r3, r3, #2
 80009ca:	3330      	adds	r3, #48	@ 0x30
 80009cc:	443b      	add	r3, r7
 80009ce:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80009d2:	ed93 7b00 	vldr	d7, [r3]
 80009d6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009da:	f107 0308 	add.w	r3, r7, #8
 80009de:	3303      	adds	r3, #3
 80009e0:	4618      	mov	r0, r3
 80009e2:	eeb0 0a67 	vmov.f32	s0, s15
 80009e6:	f001 f90d 	bl	8001c04 <floatToByteArray>
		sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 80009ea:	f107 0208 	add.w	r2, r7, #8
 80009ee:	2308      	movs	r3, #8
 80009f0:	490b      	ldr	r1, [pc, #44]	@ (8000a20 <applyConfigFX+0xb8>)
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f7ff fed8 	bl	80007a8 <sendFXCANMessage>
		sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 80009f8:	2308      	movs	r3, #8
 80009fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000a24 <applyConfigFX+0xbc>)
 80009fc:	4908      	ldr	r1, [pc, #32]	@ (8000a20 <applyConfigFX+0xb8>)
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff fed2 	bl	80007a8 <sendFXCANMessage>
		HAL_Delay(1);
 8000a04:	2001      	movs	r0, #1
 8000a06:	f001 f9a9 	bl	8001d5c <HAL_Delay>
	for (int i = 0; i < 7; i++)
 8000a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a12:	2b06      	cmp	r3, #6
 8000a14:	ddc4      	ble.n	80009a0 <applyConfigFX+0x38>
	}
}
 8000a16:	bf00      	nop
 8000a18:	bf00      	nop
 8000a1a:	3730      	adds	r7, #48	@ 0x30
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	02047c00 	.word	0x02047c00
 8000a24:	0800e310 	.word	0x0800e310

08000a28 <setControlFX>:

// set the speed of a Talon FX using PID feedback
void setControlFX(TalonFX *talonFX, int velocity, double feedforward)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60f8      	str	r0, [r7, #12]
 8000a30:	60b9      	str	r1, [r7, #8]
 8000a32:	ed87 0b00 	vstr	d0, [r7]
	// Get velocity value (3 bytes)
	if (velocity >= 0) {
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	db03      	blt.n	8000a44 <setControlFX+0x1c>
		velocity *= 16;
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	011b      	lsls	r3, r3, #4
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	e007      	b.n	8000a54 <setControlFX+0x2c>
	}
	else {
		velocity = 0x40000 - (-16 * velocity);
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	4a22      	ldr	r2, [pc, #136]	@ (8000ad0 <setControlFX+0xa8>)
 8000a48:	1ad2      	subs	r2, r2, r3
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	071b      	lsls	r3, r3, #28
 8000a4e:	1a9b      	subs	r3, r3, r2
 8000a50:	011b      	lsls	r3, r3, #4
 8000a52:	60bb      	str	r3, [r7, #8]
	}
	// Get feedforward value
	int feedforwardInt = feedforward * 100;
 8000a54:	ed97 7b00 	vldr	d7, [r7]
 8000a58:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000ac8 <setControlFX+0xa0>
 8000a5c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a60:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000a64:	ee17 3a90 	vmov	r3, s15
 8000a68:	61fb      	str	r3, [r7, #28]
	if (feedforward < 0)
 8000a6a:	ed97 7b00 	vldr	d7, [r7]
 8000a6e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		feedforwardInt = (~(feedforwardInt * -1)) + 1;


	char x[] = {0, 1, velocity & 0xff, (velocity >> 8) & 0xff, velocity >> 16 & 0xff, 0, feedforwardInt & 0xff, (feedforwardInt >> 8) & 0xff};
 8000a76:	2300      	movs	r3, #0
 8000a78:	753b      	strb	r3, [r7, #20]
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	757b      	strb	r3, [r7, #21]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	75bb      	strb	r3, [r7, #22]
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	121b      	asrs	r3, r3, #8
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	75fb      	strb	r3, [r7, #23]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	141b      	asrs	r3, r3, #16
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	763b      	strb	r3, [r7, #24]
 8000a94:	2300      	movs	r3, #0
 8000a96:	767b      	strb	r3, [r7, #25]
 8000a98:	69fb      	ldr	r3, [r7, #28]
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	76bb      	strb	r3, [r7, #26]
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	121b      	asrs	r3, r3, #8
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	76fb      	strb	r3, [r7, #27]
	sendFXCANMessage(talonFX, 0x2043700, x, 8);
 8000aa6:	f107 0214 	add.w	r2, r7, #20
 8000aaa:	2308      	movs	r3, #8
 8000aac:	4909      	ldr	r1, [pc, #36]	@ (8000ad4 <setControlFX+0xac>)
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f7ff fe7a 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f001 f951 	bl	8001d5c <HAL_Delay>
}
 8000aba:	bf00      	nop
 8000abc:	3720      	adds	r7, #32
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	f3af 8000 	nop.w
 8000ac8:	00000000 	.word	0x00000000
 8000acc:	40590000 	.word	0x40590000
 8000ad0:	ffffc000 	.word	0xffffc000
 8000ad4:	02043700 	.word	0x02043700

08000ad8 <voltageCycleClosedLoopRampPeriodFX>:

// Set the time taken (in seconds) to for the Talon FX to ramp up from 0% to 100% of target output speed
void voltageCycleClosedLoopRampPeriodFX(TalonFX *talonFX, float period)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	ed87 0a00 	vstr	s0, [r7]
	char x[] = {0x21, 0x84, 0x08, 0x00, 0x00, 0x00, 0x00, 0xaa};
 8000ae4:	4a19      	ldr	r2, [pc, #100]	@ (8000b4c <voltageCycleClosedLoopRampPeriodFX+0x74>)
 8000ae6:	f107 0308 	add.w	r3, r7, #8
 8000aea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aee:	e883 0003 	stmia.w	r3, {r0, r1}
	floatToByteArray(period, &x[3]);
 8000af2:	f107 0308 	add.w	r3, r7, #8
 8000af6:	3303      	adds	r3, #3
 8000af8:	4618      	mov	r0, r3
 8000afa:	ed97 0a00 	vldr	s0, [r7]
 8000afe:	f001 f881 	bl	8001c04 <floatToByteArray>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000b02:	f107 0208 	add.w	r2, r7, #8
 8000b06:	2308      	movs	r3, #8
 8000b08:	4911      	ldr	r1, [pc, #68]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f7ff fe4c 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b10:	2308      	movs	r3, #8
 8000b12:	4a10      	ldr	r2, [pc, #64]	@ (8000b54 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000b14:	490e      	ldr	r1, [pc, #56]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	f7ff fe46 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	f001 f91d 	bl	8001d5c <HAL_Delay>
	sendFXCANMessage(talonFX, 0x2047c00, x, 8);
 8000b22:	f107 0208 	add.w	r2, r7, #8
 8000b26:	2308      	movs	r3, #8
 8000b28:	4909      	ldr	r1, [pc, #36]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b2a:	6878      	ldr	r0, [r7, #4]
 8000b2c:	f7ff fe3c 	bl	80007a8 <sendFXCANMessage>
	sendFXCANMessage(talonFX, 0x2047c00, "\x10\x0c\xc5\x06\x0d\x00\x00\x00", 8);
 8000b30:	2308      	movs	r3, #8
 8000b32:	4a08      	ldr	r2, [pc, #32]	@ (8000b54 <voltageCycleClosedLoopRampPeriodFX+0x7c>)
 8000b34:	4906      	ldr	r1, [pc, #24]	@ (8000b50 <voltageCycleClosedLoopRampPeriodFX+0x78>)
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff fe36 	bl	80007a8 <sendFXCANMessage>
	HAL_Delay(1);
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f001 f90d 	bl	8001d5c <HAL_Delay>
}
 8000b42:	bf00      	nop
 8000b44:	3710      	adds	r7, #16
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	0800e324 	.word	0x0800e324
 8000b50:	02047c00 	.word	0x02047c00
 8000b54:	0800e310 	.word	0x0800e310

08000b58 <TalonFXInit>:

TalonFX TalonFXInit(FDCAN_HandleTypeDef *hfdcan, int32_t identifier)
{
 8000b58:	b4b0      	push	{r4, r5, r7}
 8000b5a:	b08d      	sub	sp, #52	@ 0x34
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
	TalonFX talonFX = {
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	613b      	str	r3, [r7, #16]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba4 <TalonFXInit+0x4c>)
 8000b6e:	61bb      	str	r3, [r7, #24]
 8000b70:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba8 <TalonFXInit+0x50>)
 8000b72:	61fb      	str	r3, [r7, #28]
 8000b74:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <TalonFXInit+0x54>)
 8000b76:	623b      	str	r3, [r7, #32]
 8000b78:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb0 <TalonFXInit+0x58>)
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb4 <TalonFXInit+0x5c>)
 8000b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000b80:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb8 <TalonFXInit+0x60>)
 8000b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.applyConfig = applyConfigFX,
			.voltageCycleClosedLoopRampPeriod = voltageCycleClosedLoopRampPeriodFX,
			.setControl = setControlFX
	};

	return talonFX;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	461d      	mov	r5, r3
 8000b88:	f107 0410 	add.w	r4, r7, #16
 8000b8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b8e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b90:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000b94:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	3734      	adds	r7, #52	@ 0x34
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bcb0      	pop	{r4, r5, r7}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	080007d9 	.word	0x080007d9
 8000ba8:	08000865 	.word	0x08000865
 8000bac:	080008e9 	.word	0x080008e9
 8000bb0:	08000969 	.word	0x08000969
 8000bb4:	08000a29 	.word	0x08000a29
 8000bb8:	08000ad9 	.word	0x08000ad9

08000bbc <sendSRXCANMessage>:
#include "TalonSRX.h"

// send a CAN message to a Talon SRX
void sendSRXCANMessage(TalonSRX *talonSRX, int identifier, char *message, uint8_t length)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	60f8      	str	r0, [r7, #12]
 8000bc4:	60b9      	str	r1, [r7, #8]
 8000bc6:	607a      	str	r2, [r7, #4]
 8000bc8:	70fb      	strb	r3, [r7, #3]
	sendCANMessage(talonSRX->hcan, talonSRX->identifier | identifier, message, length);
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	6818      	ldr	r0, [r3, #0]
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	685a      	ldr	r2, [r3, #4]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	ea42 0103 	orr.w	r1, r2, r3
 8000bd8:	78fb      	ldrb	r3, [r7, #3]
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	f000 faab 	bl	8001136 <sendCANMessage>
}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <setInvertedSRX>:

// set the direction of a Talon SRX to be inverted
void setInvertedSRX(TalonSRX *talonSRX, bool invert)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	70fb      	strb	r3, [r7, #3]
  talonSRX->inverted = invert;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	78fa      	ldrb	r2, [r7, #3]
 8000bf8:	721a      	strb	r2, [r3, #8]
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
	...

08000c08 <setSRX>:

// set the output magnitude of a Talon SRX
void setSRX(TalonSRX *talonSRX, double value)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b088      	sub	sp, #32
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	60f8      	str	r0, [r7, #12]
 8000c10:	ed87 0b00 	vstr	d0, [r7]
	int valueInt = (int) (value * 1023);
 8000c14:	ed97 7b00 	vldr	d7, [r7]
 8000c18:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8000c78 <setSRX+0x70>
 8000c1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000c20:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000c24:	ee17 3a90 	vmov	r3, s15
 8000c28:	61fb      	str	r3, [r7, #28]

	sendSRXCANMessage(talonSRX, 0x2040200, (char[]){(valueInt >> 16) & 255, (valueInt >> 8) & 255, valueInt & 255, 0, 0, 0, 0x0b, talonSRX->inverted ? 0x40 : 0x00}, 8);
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	141b      	asrs	r3, r3, #16
 8000c2e:	b2db      	uxtb	r3, r3
 8000c30:	753b      	strb	r3, [r7, #20]
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	121b      	asrs	r3, r3, #8
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	757b      	strb	r3, [r7, #21]
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	75bb      	strb	r3, [r7, #22]
 8000c40:	2300      	movs	r3, #0
 8000c42:	75fb      	strb	r3, [r7, #23]
 8000c44:	2300      	movs	r3, #0
 8000c46:	763b      	strb	r3, [r7, #24]
 8000c48:	2300      	movs	r3, #0
 8000c4a:	767b      	strb	r3, [r7, #25]
 8000c4c:	230b      	movs	r3, #11
 8000c4e:	76bb      	strb	r3, [r7, #26]
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	7a1b      	ldrb	r3, [r3, #8]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <setSRX+0x54>
 8000c58:	2340      	movs	r3, #64	@ 0x40
 8000c5a:	e000      	b.n	8000c5e <setSRX+0x56>
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	76fb      	strb	r3, [r7, #27]
 8000c60:	f107 0214 	add.w	r2, r7, #20
 8000c64:	2308      	movs	r3, #8
 8000c66:	4906      	ldr	r1, [pc, #24]	@ (8000c80 <setSRX+0x78>)
 8000c68:	68f8      	ldr	r0, [r7, #12]
 8000c6a:	f7ff ffa7 	bl	8000bbc <sendSRXCANMessage>
}
 8000c6e:	bf00      	nop
 8000c70:	3720      	adds	r7, #32
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	00000000 	.word	0x00000000
 8000c7c:	408ff800 	.word	0x408ff800
 8000c80:	02040200 	.word	0x02040200

08000c84 <TalonSRXInit>:

TalonSRX TalonSRXInit(FDCAN_HandleTypeDef *hcan, int32_t identifier)
{
 8000c84:	b4b0      	push	{r4, r5, r7}
 8000c86:	b08b      	sub	sp, #44	@ 0x2c
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
	TalonSRX talonSRX = {
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	61bb      	str	r3, [r7, #24]
 8000c98:	2300      	movs	r3, #0
 8000c9a:	773b      	strb	r3, [r7, #28]
 8000c9c:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <TalonSRXInit+0x3c>)
 8000c9e:	623b      	str	r3, [r7, #32]
 8000ca0:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <TalonSRXInit+0x40>)
 8000ca2:	627b      	str	r3, [r7, #36]	@ 0x24
			.identifier = identifier,
			.inverted = false
	};


	return talonSRX;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	461d      	mov	r5, r3
 8000ca8:	f107 0414 	add.w	r4, r7, #20
 8000cac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000cae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000cb0:	6823      	ldr	r3, [r4, #0]
 8000cb2:	602b      	str	r3, [r5, #0]
}
 8000cb4:	68f8      	ldr	r0, [r7, #12]
 8000cb6:	372c      	adds	r7, #44	@ 0x2c
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bcb0      	pop	{r4, r5, r7}
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	08000be9 	.word	0x08000be9
 8000cc4:	08000c09 	.word	0x08000c09

08000cc8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cce:	f107 031c 	add.w	r3, r7, #28
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000cda:	463b      	mov	r3, r7
 8000cdc:	2200      	movs	r2, #0
 8000cde:	601a      	str	r2, [r3, #0]
 8000ce0:	605a      	str	r2, [r3, #4]
 8000ce2:	609a      	str	r2, [r3, #8]
 8000ce4:	60da      	str	r2, [r3, #12]
 8000ce6:	611a      	str	r2, [r3, #16]
 8000ce8:	615a      	str	r2, [r3, #20]
 8000cea:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cec:	4b31      	ldr	r3, [pc, #196]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cee:	4a32      	ldr	r2, [pc, #200]	@ (8000db8 <MX_ADC1_Init+0xf0>)
 8000cf0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000cf2:	4b30      	ldr	r3, [pc, #192]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cf4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000cf8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d00:	4b2c      	ldr	r3, [pc, #176]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d06:	4b2b      	ldr	r3, [pc, #172]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d08:	2204      	movs	r2, #4
 8000d0a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d0c:	4b29      	ldr	r3, [pc, #164]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d12:	4b28      	ldr	r3, [pc, #160]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000d18:	4b26      	ldr	r3, [pc, #152]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d1e:	4b25      	ldr	r3, [pc, #148]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d24:	4b23      	ldr	r3, [pc, #140]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d2a:	4b22      	ldr	r3, [pc, #136]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d30:	4b20      	ldr	r3, [pc, #128]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d36:	4b1f      	ldr	r3, [pc, #124]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d42:	4b1c      	ldr	r3, [pc, #112]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000d4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d50:	4818      	ldr	r0, [pc, #96]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d52:	f001 f9f1 	bl	8002138 <HAL_ADC_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000d5c:	f000 fd24 	bl	80017a8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d60:	2300      	movs	r3, #0
 8000d62:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4812      	ldr	r0, [pc, #72]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d6c:	f001 ffa8 	bl	8002cc0 <HAL_ADCEx_MultiModeConfigChannel>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000d76:	f000 fd17 	bl	80017a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000d7a:	4b10      	ldr	r3, [pc, #64]	@ (8000dbc <MX_ADC1_Init+0xf4>)
 8000d7c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d7e:	2306      	movs	r3, #6
 8000d80:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d86:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d8a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d8c:	2304      	movs	r3, #4
 8000d8e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d94:	2300      	movs	r3, #0
 8000d96:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d98:	463b      	mov	r3, r7
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4805      	ldr	r0, [pc, #20]	@ (8000db4 <MX_ADC1_Init+0xec>)
 8000d9e:	f001 fb6d 	bl	800247c <HAL_ADC_ConfigChannel>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000da8:	f000 fcfe 	bl	80017a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dac:	bf00      	nop
 8000dae:	3728      	adds	r7, #40	@ 0x28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	24000088 	.word	0x24000088
 8000db8:	40022000 	.word	0x40022000
 8000dbc:	25b00200 	.word	0x25b00200

08000dc0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b0ba      	sub	sp, #232	@ 0xe8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	22c0      	movs	r2, #192	@ 0xc0
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00d f9a5 	bl	800e130 <memset>
  if(adcHandle->Instance==ADC1)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a2b      	ldr	r2, [pc, #172]	@ (8000e98 <HAL_ADC_MspInit+0xd8>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d14f      	bne.n	8000e90 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000df0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8000dfc:	2320      	movs	r3, #32
 8000dfe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 120;
 8000e00:	2378      	movs	r3, #120	@ 0x78
 8000e02:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 3;
 8000e04:	2303      	movs	r3, #3
 8000e06:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000e10:	2340      	movs	r3, #64	@ 0x40
 8000e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e22:	f107 0310 	add.w	r3, r7, #16
 8000e26:	4618      	mov	r0, r3
 8000e28:	f004 fd3a 	bl	80058a0 <HAL_RCCEx_PeriphCLKConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8000e32:	f000 fcb9 	bl	80017a8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e36:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e3c:	4a17      	ldr	r2, [pc, #92]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e3e:	f043 0320 	orr.w	r3, r3, #32
 8000e42:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000e4c:	f003 0320 	and.w	r3, r3, #32
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e54:	4b11      	ldr	r3, [pc, #68]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5a:	4a10      	ldr	r2, [pc, #64]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e64:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <HAL_ADC_MspInit+0xdc>)
 8000e66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	60bb      	str	r3, [r7, #8]
 8000e70:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e72:	2301      	movs	r3, #1
 8000e74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e84:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4805      	ldr	r0, [pc, #20]	@ (8000ea0 <HAL_ADC_MspInit+0xe0>)
 8000e8c:	f003 faa2 	bl	80043d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e90:	bf00      	nop
 8000e92:	37e8      	adds	r7, #232	@ 0xe8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	40022000 	.word	0x40022000
 8000e9c:	58024400 	.word	0x58024400
 8000ea0:	58020400 	.word	0x58020400

08000ea4 <initializeTalons>:
TalonSRX rightActuator;



// Initialize Talon "objects"
void initializeTalons() {
 8000ea4:	b5b0      	push	{r4, r5, r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
	frontLeft = TalonFXInit(&hfdcan1, FRONT_LEFT_WHEEL_ID);
 8000eaa:	4c3c      	ldr	r4, [pc, #240]	@ (8000f9c <initializeTalons+0xf8>)
 8000eac:	463b      	mov	r3, r7
 8000eae:	2224      	movs	r2, #36	@ 0x24
 8000eb0:	493b      	ldr	r1, [pc, #236]	@ (8000fa0 <initializeTalons+0xfc>)
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fe50 	bl	8000b58 <TalonFXInit>
 8000eb8:	4625      	mov	r5, r4
 8000eba:	463c      	mov	r4, r7
 8000ebc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ebe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ec0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ec4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backLeft = TalonFXInit(&hfdcan1, BACK_LEFT_WHEEL_ID);
 8000ec8:	4c36      	ldr	r4, [pc, #216]	@ (8000fa4 <initializeTalons+0x100>)
 8000eca:	463b      	mov	r3, r7
 8000ecc:	2225      	movs	r2, #37	@ 0x25
 8000ece:	4934      	ldr	r1, [pc, #208]	@ (8000fa0 <initializeTalons+0xfc>)
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fe41 	bl	8000b58 <TalonFXInit>
 8000ed6:	4625      	mov	r5, r4
 8000ed8:	463c      	mov	r4, r7
 8000eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ede:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ee2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	frontRight = TalonFXInit(&hfdcan1, FRONT_RIGHT_WHEEL_ID);
 8000ee6:	4c30      	ldr	r4, [pc, #192]	@ (8000fa8 <initializeTalons+0x104>)
 8000ee8:	463b      	mov	r3, r7
 8000eea:	2226      	movs	r2, #38	@ 0x26
 8000eec:	492c      	ldr	r1, [pc, #176]	@ (8000fa0 <initializeTalons+0xfc>)
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff fe32 	bl	8000b58 <TalonFXInit>
 8000ef4:	4625      	mov	r5, r4
 8000ef6:	463c      	mov	r4, r7
 8000ef8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000efa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000efc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f00:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	backRight = TalonFXInit(&hfdcan1, BACK_RIGHT_WHEEL_ID);
 8000f04:	4c29      	ldr	r4, [pc, #164]	@ (8000fac <initializeTalons+0x108>)
 8000f06:	463b      	mov	r3, r7
 8000f08:	220d      	movs	r2, #13
 8000f0a:	4925      	ldr	r1, [pc, #148]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fe23 	bl	8000b58 <TalonFXInit>
 8000f12:	4625      	mov	r5, r4
 8000f14:	463c      	mov	r4, r7
 8000f16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f1a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f1e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrumRight = TalonFXInit(&hfdcan1, BUCKET_DRUM_ID);
 8000f22:	4c23      	ldr	r4, [pc, #140]	@ (8000fb0 <initializeTalons+0x10c>)
 8000f24:	463b      	mov	r3, r7
 8000f26:	2219      	movs	r2, #25
 8000f28:	491d      	ldr	r1, [pc, #116]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fe14 	bl	8000b58 <TalonFXInit>
 8000f30:	4625      	mov	r5, r4
 8000f32:	463c      	mov	r4, r7
 8000f34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f38:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f3c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	bucketDrumLeft = TalonFXInit(&hfdcan1, BUCKET_DRUM_LEFT_ID);
 8000f40:	4c1c      	ldr	r4, [pc, #112]	@ (8000fb4 <initializeTalons+0x110>)
 8000f42:	463b      	mov	r3, r7
 8000f44:	223c      	movs	r2, #60	@ 0x3c
 8000f46:	4916      	ldr	r1, [pc, #88]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fe05 	bl	8000b58 <TalonFXInit>
 8000f4e:	4625      	mov	r5, r4
 8000f50:	463c      	mov	r4, r7
 8000f52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f5a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}

	leftActuator = TalonSRXInit(&hfdcan1, LEFT_ACTUATOR_ID);
 8000f5e:	4c16      	ldr	r4, [pc, #88]	@ (8000fb8 <initializeTalons+0x114>)
 8000f60:	463b      	mov	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	490e      	ldr	r1, [pc, #56]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fe8c 	bl	8000c84 <TalonSRXInit>
 8000f6c:	4625      	mov	r5, r4
 8000f6e:	463c      	mov	r4, r7
 8000f70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f74:	6823      	ldr	r3, [r4, #0]
 8000f76:	602b      	str	r3, [r5, #0]
	rightActuator = TalonSRXInit(&hfdcan1, RIGHT_ACTUATOR_ID);
 8000f78:	4c10      	ldr	r4, [pc, #64]	@ (8000fbc <initializeTalons+0x118>)
 8000f7a:	463b      	mov	r3, r7
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	4908      	ldr	r1, [pc, #32]	@ (8000fa0 <initializeTalons+0xfc>)
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fe7f 	bl	8000c84 <TalonSRXInit>
 8000f86:	4625      	mov	r5, r4
 8000f88:	463c      	mov	r4, r7
 8000f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f8e:	6823      	ldr	r3, [r4, #0]
 8000f90:	602b      	str	r3, [r5, #0]
}
 8000f92:	bf00      	nop
 8000f94:	3720      	adds	r7, #32
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bdb0      	pop	{r4, r5, r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	240000ec 	.word	0x240000ec
 8000fa0:	240001d4 	.word	0x240001d4
 8000fa4:	2400010c 	.word	0x2400010c
 8000fa8:	2400012c 	.word	0x2400012c
 8000fac:	2400014c 	.word	0x2400014c
 8000fb0:	2400016c 	.word	0x2400016c
 8000fb4:	2400018c 	.word	0x2400018c
 8000fb8:	240001ac 	.word	0x240001ac
 8000fbc:	240001c0 	.word	0x240001c0

08000fc0 <directControl>:

// Given packet from Jetson, set outputs of motors and actuators
void directControl(SerialPacket packet, int enableSync)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	f107 0308 	add.w	r3, r7, #8
 8000fca:	e883 0003 	stmia.w	r3, {r0, r1}
 8000fce:	607a      	str	r2, [r7, #4]
	// Send global enable frame (so that Talons actively receive CAN packets)
	sendGlobalEnableFrame(&hfdcan1);
 8000fd0:	483d      	ldr	r0, [pc, #244]	@ (80010c8 <directControl+0x108>)
 8000fd2:	f000 f8db 	bl	800118c <sendGlobalEnableFrame>

	// Set output speeds of left motors
	int8_t leftSpeed = packet.top_left_wheel; // a value between 0 and 0xff (-127 and 128)
 8000fd6:	7abb      	ldrb	r3, [r7, #10]
 8000fd8:	75fb      	strb	r3, [r7, #23]
	// invert because of the way the motors are mounted
	frontLeft.setControl(&frontLeft, ((int8_t)(leftSpeed - 127)) * -1, 0); // sets velocity of TalonFX (in turns per second) to leftSpeed
 8000fda:	4b3c      	ldr	r3, [pc, #240]	@ (80010cc <directControl+0x10c>)
 8000fdc:	699b      	ldr	r3, [r3, #24]
 8000fde:	7dfa      	ldrb	r2, [r7, #23]
 8000fe0:	3a7f      	subs	r2, #127	@ 0x7f
 8000fe2:	b2d2      	uxtb	r2, r2
 8000fe4:	b252      	sxtb	r2, r2
 8000fe6:	4252      	negs	r2, r2
 8000fe8:	ed9f 0b33 	vldr	d0, [pc, #204]	@ 80010b8 <directControl+0xf8>
 8000fec:	4611      	mov	r1, r2
 8000fee:	4837      	ldr	r0, [pc, #220]	@ (80010cc <directControl+0x10c>)
 8000ff0:	4798      	blx	r3
	backLeft.setControl(&backLeft, ((int8_t)(leftSpeed - 127)) * -1, 0);
 8000ff2:	4b37      	ldr	r3, [pc, #220]	@ (80010d0 <directControl+0x110>)
 8000ff4:	699b      	ldr	r3, [r3, #24]
 8000ff6:	7dfa      	ldrb	r2, [r7, #23]
 8000ff8:	3a7f      	subs	r2, #127	@ 0x7f
 8000ffa:	b2d2      	uxtb	r2, r2
 8000ffc:	b252      	sxtb	r2, r2
 8000ffe:	4252      	negs	r2, r2
 8001000:	ed9f 0b2d 	vldr	d0, [pc, #180]	@ 80010b8 <directControl+0xf8>
 8001004:	4611      	mov	r1, r2
 8001006:	4832      	ldr	r0, [pc, #200]	@ (80010d0 <directControl+0x110>)
 8001008:	4798      	blx	r3


	// Set output speeds of right motors
	int8_t rightSpeed = packet.top_right_wheel;
 800100a:	7b3b      	ldrb	r3, [r7, #12]
 800100c:	75bb      	strb	r3, [r7, #22]
	frontRight.setControl(&frontRight, ((int8_t)(rightSpeed - 127)), 0);
 800100e:	4b31      	ldr	r3, [pc, #196]	@ (80010d4 <directControl+0x114>)
 8001010:	699b      	ldr	r3, [r3, #24]
 8001012:	7dba      	ldrb	r2, [r7, #22]
 8001014:	3a7f      	subs	r2, #127	@ 0x7f
 8001016:	b2d2      	uxtb	r2, r2
 8001018:	b252      	sxtb	r2, r2
 800101a:	ed9f 0b27 	vldr	d0, [pc, #156]	@ 80010b8 <directControl+0xf8>
 800101e:	4611      	mov	r1, r2
 8001020:	482c      	ldr	r0, [pc, #176]	@ (80010d4 <directControl+0x114>)
 8001022:	4798      	blx	r3
	backRight.setControl(&backRight, ((int8_t)(rightSpeed - 127)), 0);
 8001024:	4b2c      	ldr	r3, [pc, #176]	@ (80010d8 <directControl+0x118>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	7dba      	ldrb	r2, [r7, #22]
 800102a:	3a7f      	subs	r2, #127	@ 0x7f
 800102c:	b2d2      	uxtb	r2, r2
 800102e:	b252      	sxtb	r2, r2
 8001030:	ed9f 0b21 	vldr	d0, [pc, #132]	@ 80010b8 <directControl+0xf8>
 8001034:	4611      	mov	r1, r2
 8001036:	4828      	ldr	r0, [pc, #160]	@ (80010d8 <directControl+0x118>)
 8001038:	4798      	blx	r3


	// Set output speed of the bucket drum motor
	int8_t bucketDrumSpeed = packet.drum;
 800103a:	7bbb      	ldrb	r3, [r7, #14]
 800103c:	757b      	strb	r3, [r7, #21]
	bucketDrumRight.setControl(&bucketDrumRight, ((int8_t)(bucketDrumSpeed - 127)), 0);
 800103e:	4b27      	ldr	r3, [pc, #156]	@ (80010dc <directControl+0x11c>)
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	7d7a      	ldrb	r2, [r7, #21]
 8001044:	3a7f      	subs	r2, #127	@ 0x7f
 8001046:	b2d2      	uxtb	r2, r2
 8001048:	b252      	sxtb	r2, r2
 800104a:	ed9f 0b1b 	vldr	d0, [pc, #108]	@ 80010b8 <directControl+0xf8>
 800104e:	4611      	mov	r1, r2
 8001050:	4822      	ldr	r0, [pc, #136]	@ (80010dc <directControl+0x11c>)
 8001052:	4798      	blx	r3
	bucketDrumLeft.setControl(&bucketDrumLeft, ((int8_t)(bucketDrumSpeed - 127)) * -1, 0); // todo: talon fx 60 is possibly set to inverted.
 8001054:	4b22      	ldr	r3, [pc, #136]	@ (80010e0 <directControl+0x120>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	7d7a      	ldrb	r2, [r7, #21]
 800105a:	3a7f      	subs	r2, #127	@ 0x7f
 800105c:	b2d2      	uxtb	r2, r2
 800105e:	b252      	sxtb	r2, r2
 8001060:	4252      	negs	r2, r2
 8001062:	ed9f 0b15 	vldr	d0, [pc, #84]	@ 80010b8 <directControl+0xf8>
 8001066:	4611      	mov	r1, r2
 8001068:	481d      	ldr	r0, [pc, #116]	@ (80010e0 <directControl+0x120>)
 800106a:	4798      	blx	r3


	// Set outputs of linear actuators
	float actuatorOutput = (packet.actuator - 127) / 127.0;
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	3b7f      	subs	r3, #127	@ 0x7f
 8001070:	ee07 3a90 	vmov	s15, r3
 8001074:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001078:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 80010c0 <directControl+0x100>
 800107c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001080:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001084:	edc7 7a04 	vstr	s15, [r7, #16]
	leftActuator.set(&leftActuator, actuatorOutput);
 8001088:	4b16      	ldr	r3, [pc, #88]	@ (80010e4 <directControl+0x124>)
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001090:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001094:	eeb0 0b47 	vmov.f64	d0, d7
 8001098:	4812      	ldr	r0, [pc, #72]	@ (80010e4 <directControl+0x124>)
 800109a:	4798      	blx	r3
	rightActuator.set(&rightActuator, actuatorOutput);
 800109c:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <directControl+0x128>)
 800109e:	691b      	ldr	r3, [r3, #16]
 80010a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80010a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010a8:	eeb0 0b47 	vmov.f64	d0, d7
 80010ac:	480e      	ldr	r0, [pc, #56]	@ (80010e8 <directControl+0x128>)
 80010ae:	4798      	blx	r3
}
 80010b0:	bf00      	nop
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
	...
 80010c4:	405fc000 	.word	0x405fc000
 80010c8:	240001d4 	.word	0x240001d4
 80010cc:	240000ec 	.word	0x240000ec
 80010d0:	2400010c 	.word	0x2400010c
 80010d4:	2400012c 	.word	0x2400012c
 80010d8:	2400014c 	.word	0x2400014c
 80010dc:	2400016c 	.word	0x2400016c
 80010e0:	2400018c 	.word	0x2400018c
 80010e4:	240001ac 	.word	0x240001ac
 80010e8:	240001c0 	.word	0x240001c0

080010ec <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	460b      	mov	r3, r1
 80010f6:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 80010f8:	78fb      	ldrb	r3, [r7, #3]
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001100:	6879      	ldr	r1, [r7, #4]
 8001102:	4803      	ldr	r0, [pc, #12]	@ (8001110 <writeDebug+0x24>)
 8001104:	f007 fbe2 	bl	80088cc <HAL_UART_Transmit>
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	240002e4 	.word	0x240002e4

08001114 <writeDebugString>:


// print a string to the serial console
void writeDebugString(const char *buffer)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff f8df 	bl	80002e0 <strlen>
 8001122:	4603      	mov	r3, r0
 8001124:	b2db      	uxtb	r3, r3
 8001126:	4619      	mov	r1, r3
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff ffdf 	bl	80010ec <writeDebug>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <sendCANMessage>:
/* Includes ------------------------------------------------------------------*/
#include "fdcan.h"

/* USER CODE BEGIN 0 */
void sendCANMessage(FDCAN_HandleTypeDef *hfdcan, int identifier, uint8_t *message, uint8_t length)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b08e      	sub	sp, #56	@ 0x38
 800113a:	af00      	add	r7, sp, #0
 800113c:	60f8      	str	r0, [r7, #12]
 800113e:	60b9      	str	r1, [r7, #8]
 8001140:	607a      	str	r2, [r7, #4]
 8001142:	70fb      	strb	r3, [r7, #3]
	  FDCAN_TxHeaderTypeDef hdr;
	  hdr.Identifier = identifier; // CAN Identifier
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	617b      	str	r3, [r7, #20]
	  hdr.IdType = FDCAN_EXTENDED_ID; // Specify that we're using extended CAN IDs
 8001148:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800114c:	61bb      	str	r3, [r7, #24]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
	  hdr.DataLength = length; // Specify length of the data (in bytes)
 8001152:	78fb      	ldrb	r3, [r7, #3]
 8001154:	623b      	str	r3, [r7, #32]
	  hdr.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 8001156:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800115a:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.BitRateSwitch = FDCAN_BRS_OFF;
 800115c:	2300      	movs	r3, #0
 800115e:	62bb      	str	r3, [r7, #40]	@ 0x28
	  hdr.FDFormat = FDCAN_CLASSIC_CAN; // Specify that we're using classic CAN, not CAN FD
 8001160:	2300      	movs	r3, #0
 8001162:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001164:	2300      	movs	r3, #0
 8001166:	633b      	str	r3, [r7, #48]	@ 0x30
	  hdr.MessageMarker = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	637b      	str	r3, [r7, #52]	@ 0x34
	  // Adds a CANmessage to the queue to be transferred
	  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &hdr, (uint8_t *) message) != HAL_OK)
 800116c:	f107 0314 	add.w	r3, r7, #20
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	4619      	mov	r1, r3
 8001174:	68f8      	ldr	r0, [r7, #12]
 8001176:	f002 fece 	bl	8003f16 <HAL_FDCAN_AddMessageToTxFifoQ>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <sendCANMessage+0x4e>
		Error_Handler();
 8001180:	f000 fb12 	bl	80017a8 <Error_Handler>
}
 8001184:	bf00      	nop
 8001186:	3738      	adds	r7, #56	@ 0x38
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}

0800118c <sendGlobalEnableFrame>:


// send the Global Enable Frame required to enable the Talon motor controllers
void sendGlobalEnableFrame(FDCAN_HandleTypeDef *hfdcan)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	@ 0x30
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	  FDCAN_TxHeaderTypeDef hdr;
	  hdr.Identifier = 0x401bf; // Identifier of the global enable frame
 8001194:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <sendGlobalEnableFrame+0x50>)
 8001196:	60fb      	str	r3, [r7, #12]
	  hdr.IdType = FDCAN_EXTENDED_ID;
 8001198:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800119c:	613b      	str	r3, [r7, #16]
	  hdr.TxFrameType = FDCAN_DATA_FRAME;
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]
	  hdr.DataLength = FDCAN_DLC_BYTES_2; // Global enable frame is 2 bytes long
 80011a2:	2302      	movs	r3, #2
 80011a4:	61bb      	str	r3, [r7, #24]
	  hdr.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 80011a6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80011aa:	61fb      	str	r3, [r7, #28]
	  hdr.BitRateSwitch = FDCAN_BRS_OFF;
 80011ac:	2300      	movs	r3, #0
 80011ae:	623b      	str	r3, [r7, #32]
	  hdr.FDFormat = FDCAN_CLASSIC_CAN;
 80011b0:	2300      	movs	r3, #0
 80011b2:	627b      	str	r3, [r7, #36]	@ 0x24
	  hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80011b4:	2300      	movs	r3, #0
 80011b6:	62bb      	str	r3, [r7, #40]	@ 0x28
	  hdr.MessageMarker = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &hdr, (uint8_t *) "\x01\x00") != HAL_OK)
 80011bc:	f107 030c 	add.w	r3, r7, #12
 80011c0:	4a07      	ldr	r2, [pc, #28]	@ (80011e0 <sendGlobalEnableFrame+0x54>)
 80011c2:	4619      	mov	r1, r3
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f002 fea6 	bl	8003f16 <HAL_FDCAN_AddMessageToTxFifoQ>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <sendGlobalEnableFrame+0x48>
		Error_Handler();
 80011d0:	f000 faea 	bl	80017a8 <Error_Handler>
}
 80011d4:	bf00      	nop
 80011d6:	3730      	adds	r7, #48	@ 0x30
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	000401bf 	.word	0x000401bf
 80011e0:	0800e32c 	.word	0x0800e32c

080011e4 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80011e8:	4b32      	ldr	r3, [pc, #200]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 80011ea:	4a33      	ldr	r2, [pc, #204]	@ (80012b8 <MX_FDCAN1_Init+0xd4>)
 80011ec:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80011ee:	4b31      	ldr	r3, [pc, #196]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80011f4:	4b2f      	ldr	r3, [pc, #188]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80011fa:	4b2e      	ldr	r3, [pc, #184]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001200:	4b2c      	ldr	r3, [pc, #176]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001202:	2200      	movs	r2, #0
 8001204:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001206:	4b2b      	ldr	r3, [pc, #172]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001208:	2200      	movs	r2, #0
 800120a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 800120c:	4b29      	ldr	r3, [pc, #164]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800120e:	2205      	movs	r2, #5
 8001210:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001212:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001214:	2201      	movs	r2, #1
 8001216:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8001218:	4b26      	ldr	r3, [pc, #152]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800121a:	2205      	movs	r2, #5
 800121c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800121e:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001220:	2202      	movs	r2, #2
 8001222:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001224:	4b23      	ldr	r3, [pc, #140]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001226:	2201      	movs	r2, #1
 8001228:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800122a:	4b22      	ldr	r3, [pc, #136]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800122c:	2201      	movs	r2, #1
 800122e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001230:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001232:	2201      	movs	r2, #1
 8001234:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001236:	4b1f      	ldr	r3, [pc, #124]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001238:	2201      	movs	r2, #1
 800123a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800123e:	2200      	movs	r2, #0
 8001240:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8001242:	4b1c      	ldr	r3, [pc, #112]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001244:	2200      	movs	r2, #0
 8001246:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001248:	4b1a      	ldr	r3, [pc, #104]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800124a:	2200      	movs	r2, #0
 800124c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800124e:	4b19      	ldr	r3, [pc, #100]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001250:	2200      	movs	r2, #0
 8001252:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001254:	4b17      	ldr	r3, [pc, #92]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001256:	2204      	movs	r2, #4
 8001258:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800125a:	4b16      	ldr	r3, [pc, #88]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800125c:	2200      	movs	r2, #0
 800125e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001260:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001262:	2204      	movs	r2, #4
 8001264:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8001266:	4b13      	ldr	r3, [pc, #76]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001268:	2200      	movs	r2, #0
 800126a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800126c:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800126e:	2204      	movs	r2, #4
 8001270:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8001272:	4b10      	ldr	r3, [pc, #64]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001274:	2200      	movs	r2, #0
 8001276:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8001278:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800127a:	2200      	movs	r2, #0
 800127c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 800127e:	4b0d      	ldr	r3, [pc, #52]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001280:	2208      	movs	r2, #8
 8001282:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001284:	4b0b      	ldr	r3, [pc, #44]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001286:	2200      	movs	r2, #0
 8001288:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800128a:	4b0a      	ldr	r3, [pc, #40]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 800128c:	2204      	movs	r2, #4
 800128e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001290:	4808      	ldr	r0, [pc, #32]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 8001292:	f002 fc37 	bl	8003b04 <HAL_FDCAN_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 800129c:	f000 fa84 	bl	80017a8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 80012a0:	4804      	ldr	r0, [pc, #16]	@ (80012b4 <MX_FDCAN1_Init+0xd0>)
 80012a2:	f002 fe0d 	bl	8003ec0 <HAL_FDCAN_Start>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_FDCAN1_Init+0xcc>
  	  Error_Handler();
 80012ac:	f000 fa7c 	bl	80017a8 <Error_Handler>
   }
  /* USER CODE END FDCAN1_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	240001d4 	.word	0x240001d4
 80012b8:	4000a000 	.word	0x4000a000

080012bc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b0ba      	sub	sp, #232	@ 0xe8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	22c0      	movs	r2, #192	@ 0xc0
 80012da:	2100      	movs	r1, #0
 80012dc:	4618      	mov	r0, r3
 80012de:	f00c ff27 	bl	800e130 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a27      	ldr	r2, [pc, #156]	@ (8001384 <HAL_FDCAN_MspInit+0xc8>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d146      	bne.n	800137a <HAL_FDCAN_MspInit+0xbe>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80012ec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012f0:	f04f 0300 	mov.w	r3, #0
 80012f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80012f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80012fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001300:	f107 0310 	add.w	r3, r7, #16
 8001304:	4618      	mov	r0, r3
 8001306:	f004 facb 	bl	80058a0 <HAL_RCCEx_PeriphCLKConfig>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001310:	f000 fa4a 	bl	80017a8 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001314:	4b1c      	ldr	r3, [pc, #112]	@ (8001388 <HAL_FDCAN_MspInit+0xcc>)
 8001316:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800131a:	4a1b      	ldr	r2, [pc, #108]	@ (8001388 <HAL_FDCAN_MspInit+0xcc>)
 800131c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001320:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001324:	4b18      	ldr	r3, [pc, #96]	@ (8001388 <HAL_FDCAN_MspInit+0xcc>)
 8001326:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800132a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001332:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <HAL_FDCAN_MspInit+0xcc>)
 8001334:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001338:	4a13      	ldr	r2, [pc, #76]	@ (8001388 <HAL_FDCAN_MspInit+0xcc>)
 800133a:	f043 0308 	orr.w	r3, r3, #8
 800133e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001342:	4b11      	ldr	r3, [pc, #68]	@ (8001388 <HAL_FDCAN_MspInit+0xcc>)
 8001344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001348:	f003 0308 	and.w	r3, r3, #8
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001350:	2303      	movs	r3, #3
 8001352:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001356:	2302      	movs	r3, #2
 8001358:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001362:	2300      	movs	r3, #0
 8001364:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001368:	2309      	movs	r3, #9
 800136a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800136e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001372:	4619      	mov	r1, r3
 8001374:	4805      	ldr	r0, [pc, #20]	@ (800138c <HAL_FDCAN_MspInit+0xd0>)
 8001376:	f003 f82d 	bl	80043d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800137a:	bf00      	nop
 800137c:	37e8      	adds	r7, #232	@ 0xe8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	4000a000 	.word	0x4000a000
 8001388:	58024400 	.word	0x58024400
 800138c:	58020c00 	.word	0x58020c00

08001390 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ControlTask */
  ControlTaskHandle = osThreadNew(ControlTaskFunction, NULL, &ControlTask_attributes);
 8001394:	4a0c      	ldr	r2, [pc, #48]	@ (80013c8 <MX_FREERTOS_Init+0x38>)
 8001396:	2100      	movs	r1, #0
 8001398:	480c      	ldr	r0, [pc, #48]	@ (80013cc <MX_FREERTOS_Init+0x3c>)
 800139a:	f00a f955 	bl	800b648 <osThreadNew>
 800139e:	4603      	mov	r3, r0
 80013a0:	4a0b      	ldr	r2, [pc, #44]	@ (80013d0 <MX_FREERTOS_Init+0x40>)
 80013a2:	6013      	str	r3, [r2, #0]

  /* creation of FeedbackTask */
  FeedbackTaskHandle = osThreadNew(FeedbackTaskFunction, NULL, &FeedbackTask_attributes);
 80013a4:	4a0b      	ldr	r2, [pc, #44]	@ (80013d4 <MX_FREERTOS_Init+0x44>)
 80013a6:	2100      	movs	r1, #0
 80013a8:	480b      	ldr	r0, [pc, #44]	@ (80013d8 <MX_FREERTOS_Init+0x48>)
 80013aa:	f00a f94d 	bl	800b648 <osThreadNew>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4a0a      	ldr	r2, [pc, #40]	@ (80013dc <MX_FREERTOS_Init+0x4c>)
 80013b2:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(ADCTaskFunction, NULL, &ADCTask_attributes);
 80013b4:	4a0a      	ldr	r2, [pc, #40]	@ (80013e0 <MX_FREERTOS_Init+0x50>)
 80013b6:	2100      	movs	r1, #0
 80013b8:	480a      	ldr	r0, [pc, #40]	@ (80013e4 <MX_FREERTOS_Init+0x54>)
 80013ba:	f00a f945 	bl	800b648 <osThreadNew>
 80013be:	4603      	mov	r3, r0
 80013c0:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <MX_FREERTOS_Init+0x58>)
 80013c2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	0800e41c 	.word	0x0800e41c
 80013cc:	080013ed 	.word	0x080013ed
 80013d0:	24000274 	.word	0x24000274
 80013d4:	0800e440 	.word	0x0800e440
 80013d8:	08001429 	.word	0x08001429
 80013dc:	24000278 	.word	0x24000278
 80013e0:	0800e464 	.word	0x0800e464
 80013e4:	08001439 	.word	0x08001439
 80013e8:	2400027c 	.word	0x2400027c

080013ec <ControlTaskFunction>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_ControlTaskFunction */
void ControlTaskFunction(void *argument)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ControlTaskFunction */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 80013f4:	2102      	movs	r1, #2
 80013f6:	4809      	ldr	r0, [pc, #36]	@ (800141c <ControlTaskFunction+0x30>)
 80013f8:	f003 f9b5 	bl	8004766 <HAL_GPIO_TogglePin>
	  /**if (HAL_UART_Receive_IT(&huart6, rx_buff, 16) != HAL_OK){
		  HAL_StatusTypeDef state1 = HAL_UART_Receive_IT(&huart6, rx_buff, 16);
		  writeDebugFormat("HAL_UART_Receive_IT returned %d\n", (int)state1);
		  writeDebugString("wrong");
	  }**/
	directControl(motorValues, enableSync); // send CAN packets to motors to set motor speeds
 80013fc:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <ControlTaskFunction+0x34>)
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	4b08      	ldr	r3, [pc, #32]	@ (8001424 <ControlTaskFunction+0x38>)
 8001402:	6818      	ldr	r0, [r3, #0]
 8001404:	4601      	mov	r1, r0
 8001406:	6858      	ldr	r0, [r3, #4]
 8001408:	4603      	mov	r3, r0
 800140a:	4608      	mov	r0, r1
 800140c:	4619      	mov	r1, r3
 800140e:	f7ff fdd7 	bl	8000fc0 <directControl>
    osDelay(10);
 8001412:	200a      	movs	r0, #10
 8001414:	f00a f9aa 	bl	800b76c <osDelay>
  {
 8001418:	bf00      	nop
 800141a:	e7eb      	b.n	80013f4 <ControlTaskFunction+0x8>
 800141c:	58021000 	.word	0x58021000
 8001420:	24000280 	.word	0x24000280
 8001424:	24000008 	.word	0x24000008

08001428 <FeedbackTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_FeedbackTaskFunction */
void FeedbackTaskFunction(void *argument)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN FeedbackTaskFunction */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001430:	2001      	movs	r0, #1
 8001432:	f00a f99b 	bl	800b76c <osDelay>
 8001436:	e7fb      	b.n	8001430 <FeedbackTaskFunction+0x8>

08001438 <ADCTaskFunction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ADCTaskFunction */
void ADCTaskFunction(void *argument)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADCTaskFunction */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001440:	2001      	movs	r0, #1
 8001442:	f00a f993 	bl	800b76c <osDelay>
 8001446:	e7fb      	b.n	8001440 <ADCTaskFunction+0x8>

08001448 <findStartByte>:
// This function is called upon receiving a motor command packet over UART
#define START_BYTE 255

// Check if start byte exists in motor command packets
int findStartByte(uint8_t *rx_buff, int length)
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < length; i++)
 8001452:	2300      	movs	r3, #0
 8001454:	60fb      	str	r3, [r7, #12]
 8001456:	e00a      	b.n	800146e <findStartByte+0x26>
	{
		if (rx_buff[i] == START_BYTE)
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2bff      	cmp	r3, #255	@ 0xff
 8001462:	d101      	bne.n	8001468 <findStartByte+0x20>
		{
			return i;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	e008      	b.n	800147a <findStartByte+0x32>
	for (int i = 0; i < length; i++)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	3301      	adds	r3, #1
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	429a      	cmp	r2, r3
 8001474:	dbf0      	blt.n	8001458 <findStartByte+0x10>
		}
	}

	return -1;
 8001476:	f04f 33ff 	mov.w	r3, #4294967295
}
 800147a:	4618      	mov	r0, r3
 800147c:	3714      	adds	r7, #20
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
	...

08001488 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800148a:	b087      	sub	sp, #28
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	if (HAL_UART_Receive_IT(huart, rx_buff, 16) != HAL_OK)
 8001490:	2210      	movs	r2, #16
 8001492:	492d      	ldr	r1, [pc, #180]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f007 fb3b 	bl	8008b10 <HAL_UART_Receive_IT>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_UART_RxCpltCallback+0x20>
	{
		writeDebugString("ERROR OCCURED DURING UART RX INTERRUPT\r\n");
 80014a0:	482a      	ldr	r0, [pc, #168]	@ (800154c <HAL_UART_RxCpltCallback+0xc4>)
 80014a2:	f7ff fe37 	bl	8001114 <writeDebugString>
 80014a6:	e04b      	b.n	8001540 <HAL_UART_RxCpltCallback+0xb8>
	}
	else{
		writeDebugString("ts working");
 80014a8:	4829      	ldr	r0, [pc, #164]	@ (8001550 <HAL_UART_RxCpltCallback+0xc8>)
 80014aa:	f7ff fe33 	bl	8001114 <writeDebugString>
		int startByte = findStartByte(rx_buff, 8);
 80014ae:	2108      	movs	r1, #8
 80014b0:	4825      	ldr	r0, [pc, #148]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 80014b2:	f7ff ffc9 	bl	8001448 <findStartByte>
 80014b6:	6178      	str	r0, [r7, #20]
			if (startByte == -1)
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014be:	d03e      	beq.n	800153e <HAL_UART_RxCpltCallback+0xb6>
				return;

			if (startByte == 0 && rx_buff[8] == START_BYTE)
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d106      	bne.n	80014d4 <HAL_UART_RxCpltCallback+0x4c>
 80014c6:	4b20      	ldr	r3, [pc, #128]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 80014c8:	7a1b      	ldrb	r3, [r3, #8]
 80014ca:	2bff      	cmp	r3, #255	@ 0xff
 80014cc:	d102      	bne.n	80014d4 <HAL_UART_RxCpltCallback+0x4c>
				startByte += 8;
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	3308      	adds	r3, #8
 80014d2:	617b      	str	r3, [r7, #20]

			count = 0;
 80014d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001554 <HAL_UART_RxCpltCallback+0xcc>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
			motorValues = (SerialPacket) {
				.invalid = 0,
				.header = rx_buff[startByte + 1],
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	3301      	adds	r3, #1
 80014de:	4a1a      	ldr	r2, [pc, #104]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 80014e0:	f812 c003 	ldrb.w	ip, [r2, r3]
				.top_left_wheel = rx_buff[startByte + 2],
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	3302      	adds	r3, #2
 80014e8:	4a17      	ldr	r2, [pc, #92]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 80014ea:	5cd6      	ldrb	r6, [r2, r3]
				.back_left_wheel = rx_buff[startByte + 3],
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	3303      	adds	r3, #3
 80014f0:	4a15      	ldr	r2, [pc, #84]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 80014f2:	5cd5      	ldrb	r5, [r2, r3]
				.top_right_wheel  = rx_buff[startByte + 4],
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	3304      	adds	r3, #4
 80014f8:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 80014fa:	5cd4      	ldrb	r4, [r2, r3]
				.back_right_wheel = rx_buff[startByte + 5],
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	3305      	adds	r3, #5
 8001500:	4a11      	ldr	r2, [pc, #68]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 8001502:	5cd0      	ldrb	r0, [r2, r3]
				.drum  = rx_buff[startByte + 6],
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	3306      	adds	r3, #6
 8001508:	4a0f      	ldr	r2, [pc, #60]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 800150a:	5cd1      	ldrb	r1, [r2, r3]
				.actuator  = rx_buff[startByte + 7],
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	3307      	adds	r3, #7
 8001510:	4a0d      	ldr	r2, [pc, #52]	@ (8001548 <HAL_UART_RxCpltCallback+0xc0>)
 8001512:	5cd2      	ldrb	r2, [r2, r3]
			motorValues = (SerialPacket) {
 8001514:	4b10      	ldr	r3, [pc, #64]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 8001516:	f04f 0e00 	mov.w	lr, #0
 800151a:	f883 e000 	strb.w	lr, [r3]
 800151e:	4b0e      	ldr	r3, [pc, #56]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 8001520:	f883 c001 	strb.w	ip, [r3, #1]
 8001524:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 8001526:	709e      	strb	r6, [r3, #2]
 8001528:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 800152a:	70dd      	strb	r5, [r3, #3]
 800152c:	4b0a      	ldr	r3, [pc, #40]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 800152e:	711c      	strb	r4, [r3, #4]
 8001530:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 8001532:	7158      	strb	r0, [r3, #5]
 8001534:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 8001536:	7199      	strb	r1, [r3, #6]
 8001538:	4b07      	ldr	r3, [pc, #28]	@ (8001558 <HAL_UART_RxCpltCallback+0xd0>)
 800153a:	71da      	strb	r2, [r3, #7]
 800153c:	e000      	b.n	8001540 <HAL_UART_RxCpltCallback+0xb8>
				return;
 800153e:	bf00      	nop
			};

	}
}
 8001540:	371c      	adds	r7, #28
 8001542:	46bd      	mov	sp, r7
 8001544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001546:	bf00      	nop
 8001548:	24000284 	.word	0x24000284
 800154c:	0800e354 	.word	0x0800e354
 8001550:	0800e380 	.word	0x0800e380
 8001554:	24000294 	.word	0x24000294
 8001558:	24000008 	.word	0x24000008

0800155c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b08a      	sub	sp, #40	@ 0x28
 8001560:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001562:	f107 0314 	add.w	r3, r7, #20
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001572:	4b29      	ldr	r3, [pc, #164]	@ (8001618 <MX_GPIO_Init+0xbc>)
 8001574:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001578:	4a27      	ldr	r2, [pc, #156]	@ (8001618 <MX_GPIO_Init+0xbc>)
 800157a:	f043 0302 	orr.w	r3, r3, #2
 800157e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001582:	4b25      	ldr	r3, [pc, #148]	@ (8001618 <MX_GPIO_Init+0xbc>)
 8001584:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	613b      	str	r3, [r7, #16]
 800158e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001590:	4b21      	ldr	r3, [pc, #132]	@ (8001618 <MX_GPIO_Init+0xbc>)
 8001592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001596:	4a20      	ldr	r2, [pc, #128]	@ (8001618 <MX_GPIO_Init+0xbc>)
 8001598:	f043 0308 	orr.w	r3, r3, #8
 800159c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001618 <MX_GPIO_Init+0xbc>)
 80015a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a6:	f003 0308 	and.w	r3, r3, #8
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001618 <MX_GPIO_Init+0xbc>)
 80015b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015b4:	4a18      	ldr	r2, [pc, #96]	@ (8001618 <MX_GPIO_Init+0xbc>)
 80015b6:	f043 0304 	orr.w	r3, r3, #4
 80015ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015be:	4b16      	ldr	r3, [pc, #88]	@ (8001618 <MX_GPIO_Init+0xbc>)
 80015c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c4:	f003 0304 	and.w	r3, r3, #4
 80015c8:	60bb      	str	r3, [r7, #8]
 80015ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015cc:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <MX_GPIO_Init+0xbc>)
 80015ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d2:	4a11      	ldr	r2, [pc, #68]	@ (8001618 <MX_GPIO_Init+0xbc>)
 80015d4:	f043 0310 	orr.w	r3, r3, #16
 80015d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <MX_GPIO_Init+0xbc>)
 80015de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015e2:	f003 0310 	and.w	r3, r3, #16
 80015e6:	607b      	str	r3, [r7, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2102      	movs	r1, #2
 80015ee:	480b      	ldr	r0, [pc, #44]	@ (800161c <MX_GPIO_Init+0xc0>)
 80015f0:	f003 f8a0 	bl	8004734 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015f4:	2302      	movs	r3, #2
 80015f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f8:	2301      	movs	r3, #1
 80015fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001600:	2300      	movs	r3, #0
 8001602:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	4619      	mov	r1, r3
 800160a:	4804      	ldr	r0, [pc, #16]	@ (800161c <MX_GPIO_Init+0xc0>)
 800160c:	f002 fee2 	bl	80043d4 <HAL_GPIO_Init>

}
 8001610:	bf00      	nop
 8001612:	3728      	adds	r7, #40	@ 0x28
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	58024400 	.word	0x58024400
 800161c:	58021000 	.word	0x58021000

08001620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08a      	sub	sp, #40	@ 0x28
 8001624:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001626:	f000 fb3d 	bl	8001ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800162a:	f000 f82d 	bl	8001688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800162e:	f7ff ff95 	bl	800155c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8001632:	f7ff fdd7 	bl	80011e4 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 8001636:	f000 f98b 	bl	8001950 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800163a:	f000 f9d5 	bl	80019e8 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 800163e:	f7ff fb43 	bl	8000cc8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  initializeTalons();
 8001642:	f7ff fc2f 	bl	8000ea4 <initializeTalons>
  HAL_UART_Receive_IT(&huart6, rx_buff, 16); // receive motor commands from the Jetson
 8001646:	2210      	movs	r2, #16
 8001648:	490b      	ldr	r1, [pc, #44]	@ (8001678 <main+0x58>)
 800164a:	480c      	ldr	r0, [pc, #48]	@ (800167c <main+0x5c>)
 800164c:	f007 fa60 	bl	8008b10 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001650:	f009 ffb0 	bl	800b5b4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001654:	f7ff fe9c 	bl	8001390 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001658:	f009 ffd0 	bl	800b5fc <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (count>10)
 800165c:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <main+0x60>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b0a      	cmp	r3, #10
 8001662:	dd02      	ble.n	800166a <main+0x4a>
	{
		writeDebugString("Disconnected from Jetson!\r\n");
 8001664:	4807      	ldr	r0, [pc, #28]	@ (8001684 <main+0x64>)
 8001666:	f7ff fd55 	bl	8001114 <writeDebugString>
	}
	uint8_t packet[4 + 4 * 9];
	writeToJetson(packet, 4 + 4 * 9);
 800166a:	463b      	mov	r3, r7
 800166c:	2128      	movs	r1, #40	@ 0x28
 800166e:	4618      	mov	r0, r3
 8001670:	f000 f8a0 	bl	80017b4 <writeToJetson>
  {
 8001674:	e7f2      	b.n	800165c <main+0x3c>
 8001676:	bf00      	nop
 8001678:	24000284 	.word	0x24000284
 800167c:	24000378 	.word	0x24000378
 8001680:	24000294 	.word	0x24000294
 8001684:	0800e38c 	.word	0x0800e38c

08001688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b09c      	sub	sp, #112	@ 0x70
 800168c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800168e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001692:	224c      	movs	r2, #76	@ 0x4c
 8001694:	2100      	movs	r1, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f00c fd4a 	bl	800e130 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	2220      	movs	r2, #32
 80016a0:	2100      	movs	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f00c fd44 	bl	800e130 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80016a8:	2004      	movs	r0, #4
 80016aa:	f003 f877 	bl	800479c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80016ae:	2300      	movs	r3, #0
 80016b0:	603b      	str	r3, [r7, #0]
 80016b2:	4b32      	ldr	r3, [pc, #200]	@ (800177c <SystemClock_Config+0xf4>)
 80016b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b6:	4a31      	ldr	r2, [pc, #196]	@ (800177c <SystemClock_Config+0xf4>)
 80016b8:	f023 0301 	bic.w	r3, r3, #1
 80016bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80016be:	4b2f      	ldr	r3, [pc, #188]	@ (800177c <SystemClock_Config+0xf4>)
 80016c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001780 <SystemClock_Config+0xf8>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80016d0:	4a2b      	ldr	r2, [pc, #172]	@ (8001780 <SystemClock_Config+0xf8>)
 80016d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d6:	6193      	str	r3, [r2, #24]
 80016d8:	4b29      	ldr	r3, [pc, #164]	@ (8001780 <SystemClock_Config+0xf8>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016e0:	603b      	str	r3, [r7, #0]
 80016e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80016e4:	bf00      	nop
 80016e6:	4b26      	ldr	r3, [pc, #152]	@ (8001780 <SystemClock_Config+0xf8>)
 80016e8:	699b      	ldr	r3, [r3, #24]
 80016ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80016f2:	d1f8      	bne.n	80016e6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016f4:	2302      	movs	r3, #2
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80016f8:	2301      	movs	r3, #1
 80016fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016fc:	2340      	movs	r3, #64	@ 0x40
 80016fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001700:	2302      	movs	r3, #2
 8001702:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001704:	2300      	movs	r3, #0
 8001706:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001708:	2304      	movs	r3, #4
 800170a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
 800170c:	230f      	movs	r3, #15
 800170e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001710:	2302      	movs	r3, #2
 8001712:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001714:	2306      	movs	r3, #6
 8001716:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001718:	2302      	movs	r3, #2
 800171a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800171c:	230c      	movs	r3, #12
 800171e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001720:	2300      	movs	r3, #0
 8001722:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001728:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172c:	4618      	mov	r0, r3
 800172e:	f003 f88f 	bl	8004850 <HAL_RCC_OscConfig>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001738:	f000 f836 	bl	80017a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800173c:	233f      	movs	r3, #63	@ 0x3f
 800173e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001740:	2300      	movs	r3, #0
 8001742:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001748:	2300      	movs	r3, #0
 800174a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800174c:	2300      	movs	r3, #0
 800174e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001750:	2340      	movs	r3, #64	@ 0x40
 8001752:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001754:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001758:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800175a:	2300      	movs	r3, #0
 800175c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	2101      	movs	r1, #1
 8001762:	4618      	mov	r0, r3
 8001764:	f003 fcce 	bl	8005104 <HAL_RCC_ClockConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <SystemClock_Config+0xea>
  {
    Error_Handler();
 800176e:	f000 f81b 	bl	80017a8 <Error_Handler>
  }
}
 8001772:	bf00      	nop
 8001774:	3770      	adds	r7, #112	@ 0x70
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	58000400 	.word	0x58000400
 8001780:	58024800 	.word	0x58024800

08001784 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a04      	ldr	r2, [pc, #16]	@ (80017a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d101      	bne.n	800179a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001796:	f000 fac1 	bl	8001d1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40001000 	.word	0x40001000

080017a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ac:	b672      	cpsid	i
}
 80017ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b0:	bf00      	nop
 80017b2:	e7fd      	b.n	80017b0 <Error_Handler+0x8>

080017b4 <writeToJetson>:
	};
}

// writes a single packet to Jetson on UART 6
void writeToJetson(uint8_t *packet, uint8_t payload_size)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit_IT(&huart6, packet, payload_size);
 80017c0:	78fb      	ldrb	r3, [r7, #3]
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	461a      	mov	r2, r3
 80017c6:	6879      	ldr	r1, [r7, #4]
 80017c8:	4803      	ldr	r0, [pc, #12]	@ (80017d8 <writeToJetson+0x24>)
 80017ca:	f007 f90d 	bl	80089e8 <HAL_UART_Transmit_IT>
}
 80017ce:	bf00      	nop
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	24000378 	.word	0x24000378

080017dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001814 <HAL_MspInit+0x38>)
 80017e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <HAL_MspInit+0x38>)
 80017ea:	f043 0302 	orr.w	r3, r3, #2
 80017ee:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017f2:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_MspInit+0x38>)
 80017f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017f8:	f003 0302 	and.w	r3, r3, #2
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001800:	2200      	movs	r2, #0
 8001802:	210f      	movs	r1, #15
 8001804:	f06f 0001 	mvn.w	r0, #1
 8001808:	f001 fbf0 	bl	8002fec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180c:	bf00      	nop
 800180e:	3708      	adds	r7, #8
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	58024400 	.word	0x58024400

08001818 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b090      	sub	sp, #64	@ 0x40
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b0f      	cmp	r3, #15
 8001824:	d827      	bhi.n	8001876 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001826:	2200      	movs	r2, #0
 8001828:	6879      	ldr	r1, [r7, #4]
 800182a:	2036      	movs	r0, #54	@ 0x36
 800182c:	f001 fbde 	bl	8002fec <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001830:	2036      	movs	r0, #54	@ 0x36
 8001832:	f001 fbf5 	bl	8003020 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001836:	4a29      	ldr	r2, [pc, #164]	@ (80018dc <HAL_InitTick+0xc4>)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800183c:	4b28      	ldr	r3, [pc, #160]	@ (80018e0 <HAL_InitTick+0xc8>)
 800183e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001842:	4a27      	ldr	r2, [pc, #156]	@ (80018e0 <HAL_InitTick+0xc8>)
 8001844:	f043 0310 	orr.w	r3, r3, #16
 8001848:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800184c:	4b24      	ldr	r3, [pc, #144]	@ (80018e0 <HAL_InitTick+0xc8>)
 800184e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001852:	f003 0310 	and.w	r3, r3, #16
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800185a:	f107 0210 	add.w	r2, r7, #16
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f003 ffd9 	bl	800581c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800186a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800186c:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800186e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001870:	2b00      	cmp	r3, #0
 8001872:	d106      	bne.n	8001882 <HAL_InitTick+0x6a>
 8001874:	e001      	b.n	800187a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e02b      	b.n	80018d2 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800187a:	f003 ffa3 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 800187e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001880:	e004      	b.n	800188c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001882:	f003 ff9f 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8001886:	4603      	mov	r3, r0
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800188c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800188e:	4a15      	ldr	r2, [pc, #84]	@ (80018e4 <HAL_InitTick+0xcc>)
 8001890:	fba2 2303 	umull	r2, r3, r2, r3
 8001894:	0c9b      	lsrs	r3, r3, #18
 8001896:	3b01      	subs	r3, #1
 8001898:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800189a:	4b13      	ldr	r3, [pc, #76]	@ (80018e8 <HAL_InitTick+0xd0>)
 800189c:	4a13      	ldr	r2, [pc, #76]	@ (80018ec <HAL_InitTick+0xd4>)
 800189e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80018a0:	4b11      	ldr	r3, [pc, #68]	@ (80018e8 <HAL_InitTick+0xd0>)
 80018a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018a6:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80018a8:	4a0f      	ldr	r2, [pc, #60]	@ (80018e8 <HAL_InitTick+0xd0>)
 80018aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ac:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80018ae:	4b0e      	ldr	r3, [pc, #56]	@ (80018e8 <HAL_InitTick+0xd0>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b4:	4b0c      	ldr	r3, [pc, #48]	@ (80018e8 <HAL_InitTick+0xd0>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80018ba:	480b      	ldr	r0, [pc, #44]	@ (80018e8 <HAL_InitTick+0xd0>)
 80018bc:	f006 fcee 	bl	800829c <HAL_TIM_Base_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d104      	bne.n	80018d0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80018c6:	4808      	ldr	r0, [pc, #32]	@ (80018e8 <HAL_InitTick+0xd0>)
 80018c8:	f006 fd4a 	bl	8008360 <HAL_TIM_Base_Start_IT>
 80018cc:	4603      	mov	r3, r0
 80018ce:	e000      	b.n	80018d2 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3740      	adds	r7, #64	@ 0x40
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	24000010 	.word	0x24000010
 80018e0:	58024400 	.word	0x58024400
 80018e4:	431bde83 	.word	0x431bde83
 80018e8:	24000298 	.word	0x24000298
 80018ec:	40001000 	.word	0x40001000

080018f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <NMI_Handler+0x4>

080018f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fc:	bf00      	nop
 80018fe:	e7fd      	b.n	80018fc <HardFault_Handler+0x4>

08001900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <MemManage_Handler+0x4>

08001908 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <BusFault_Handler+0x4>

08001910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <UsageFault_Handler+0x4>

08001918 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
	...

08001928 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800192c:	4802      	ldr	r0, [pc, #8]	@ (8001938 <TIM6_DAC_IRQHandler+0x10>)
 800192e:	f006 fd8f 	bl	8008450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	24000298 	.word	0x24000298

0800193c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001940:	4802      	ldr	r0, [pc, #8]	@ (800194c <USART6_IRQHandler+0x10>)
 8001942:	f007 f931 	bl	8008ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	24000378 	.word	0x24000378

08001950 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001954:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 8001956:	4a23      	ldr	r2, [pc, #140]	@ (80019e4 <MX_USART3_UART_Init+0x94>)
 8001958:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800195a:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 800195c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001960:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001962:	4b1f      	ldr	r3, [pc, #124]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001968:	4b1d      	ldr	r3, [pc, #116]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 800196a:	2200      	movs	r2, #0
 800196c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800196e:	4b1c      	ldr	r3, [pc, #112]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001974:	4b1a      	ldr	r3, [pc, #104]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 8001976:	220c      	movs	r2, #12
 8001978:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197a:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001980:	4b17      	ldr	r3, [pc, #92]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 8001982:	2200      	movs	r2, #0
 8001984:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001986:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 8001988:	2200      	movs	r2, #0
 800198a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800198c:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 800198e:	2200      	movs	r2, #0
 8001990:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001992:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 8001994:	2200      	movs	r2, #0
 8001996:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001998:	4811      	ldr	r0, [pc, #68]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 800199a:	f006 ff47 	bl	800882c <HAL_UART_Init>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80019a4:	f7ff ff00 	bl	80017a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019a8:	2100      	movs	r1, #0
 80019aa:	480d      	ldr	r0, [pc, #52]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 80019ac:	f009 fcf3 	bl	800b396 <HAL_UARTEx_SetTxFifoThreshold>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80019b6:	f7ff fef7 	bl	80017a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ba:	2100      	movs	r1, #0
 80019bc:	4808      	ldr	r0, [pc, #32]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 80019be:	f009 fd28 	bl	800b412 <HAL_UARTEx_SetRxFifoThreshold>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80019c8:	f7ff feee 	bl	80017a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80019cc:	4804      	ldr	r0, [pc, #16]	@ (80019e0 <MX_USART3_UART_Init+0x90>)
 80019ce:	f009 fca9 	bl	800b324 <HAL_UARTEx_DisableFifoMode>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80019d8:	f7ff fee6 	bl	80017a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	240002e4 	.word	0x240002e4
 80019e4:	40004800 	.word	0x40004800

080019e8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80019ec:	4b22      	ldr	r3, [pc, #136]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 80019ee:	4a23      	ldr	r2, [pc, #140]	@ (8001a7c <MX_USART6_UART_Init+0x94>)
 80019f0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80019f2:	4b21      	ldr	r3, [pc, #132]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 80019f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019f8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80019fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001a00:	4b1d      	ldr	r3, [pc, #116]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001a06:	4b1c      	ldr	r3, [pc, #112]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a0e:	220c      	movs	r2, #12
 8001a10:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a12:	4b19      	ldr	r3, [pc, #100]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a18:	4b17      	ldr	r3, [pc, #92]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a1e:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a24:	4b14      	ldr	r3, [pc, #80]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a2a:	4b13      	ldr	r3, [pc, #76]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001a30:	4811      	ldr	r0, [pc, #68]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a32:	f006 fefb 	bl	800882c <HAL_UART_Init>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8001a3c:	f7ff feb4 	bl	80017a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a40:	2100      	movs	r1, #0
 8001a42:	480d      	ldr	r0, [pc, #52]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a44:	f009 fca7 	bl	800b396 <HAL_UARTEx_SetTxFifoThreshold>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8001a4e:	f7ff feab 	bl	80017a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a52:	2100      	movs	r1, #0
 8001a54:	4808      	ldr	r0, [pc, #32]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a56:	f009 fcdc 	bl	800b412 <HAL_UARTEx_SetRxFifoThreshold>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8001a60:	f7ff fea2 	bl	80017a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001a64:	4804      	ldr	r0, [pc, #16]	@ (8001a78 <MX_USART6_UART_Init+0x90>)
 8001a66:	f009 fc5d 	bl	800b324 <HAL_UARTEx_DisableFifoMode>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8001a70:	f7ff fe9a 	bl	80017a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a74:	bf00      	nop
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	24000378 	.word	0x24000378
 8001a7c:	40011400 	.word	0x40011400

08001a80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b0bc      	sub	sp, #240	@ 0xf0
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a98:	f107 0318 	add.w	r3, r7, #24
 8001a9c:	22c0      	movs	r2, #192	@ 0xc0
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f00c fb45 	bl	800e130 <memset>
  if(uartHandle->Instance==USART3)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a51      	ldr	r2, [pc, #324]	@ (8001bf0 <HAL_UART_MspInit+0x170>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d147      	bne.n	8001b40 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ab0:	f04f 0202 	mov.w	r2, #2
 8001ab4:	f04f 0300 	mov.w	r3, #0
 8001ab8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001abc:	2300      	movs	r3, #0
 8001abe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ac2:	f107 0318 	add.w	r3, r7, #24
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f003 feea 	bl	80058a0 <HAL_RCCEx_PeriphCLKConfig>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001ad2:	f7ff fe69 	bl	80017a8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ad6:	4b47      	ldr	r3, [pc, #284]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001ad8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001adc:	4a45      	ldr	r2, [pc, #276]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001ade:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ae2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ae6:	4b43      	ldr	r3, [pc, #268]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001ae8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001aec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001af0:	617b      	str	r3, [r7, #20]
 8001af2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001af4:	4b3f      	ldr	r3, [pc, #252]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001afa:	4a3e      	ldr	r2, [pc, #248]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001afc:	f043 0308 	orr.w	r3, r3, #8
 8001b00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b04:	4b3b      	ldr	r3, [pc, #236]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b12:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2300      	movs	r3, #0
 8001b28:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b2c:	2307      	movs	r3, #7
 8001b2e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b32:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b36:	4619      	mov	r1, r3
 8001b38:	482f      	ldr	r0, [pc, #188]	@ (8001bf8 <HAL_UART_MspInit+0x178>)
 8001b3a:	f002 fc4b 	bl	80043d4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001b3e:	e052      	b.n	8001be6 <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART6)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a2d      	ldr	r2, [pc, #180]	@ (8001bfc <HAL_UART_MspInit+0x17c>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d14d      	bne.n	8001be6 <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001b4a:	f04f 0201 	mov.w	r2, #1
 8001b4e:	f04f 0300 	mov.w	r3, #0
 8001b52:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001b56:	2300      	movs	r3, #0
 8001b58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b5c:	f107 0318 	add.w	r3, r7, #24
 8001b60:	4618      	mov	r0, r3
 8001b62:	f003 fe9d 	bl	80058a0 <HAL_RCCEx_PeriphCLKConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001b6c:	f7ff fe1c 	bl	80017a8 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b70:	4b20      	ldr	r3, [pc, #128]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001b72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b76:	4a1f      	ldr	r2, [pc, #124]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001b78:	f043 0320 	orr.w	r3, r3, #32
 8001b7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b80:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001b82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b86:	f003 0320 	and.w	r3, r3, #32
 8001b8a:	60fb      	str	r3, [r7, #12]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b8e:	4b19      	ldr	r3, [pc, #100]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001b90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b94:	4a17      	ldr	r2, [pc, #92]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001b96:	f043 0304 	orr.w	r3, r3, #4
 8001b9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b9e:	4b15      	ldr	r3, [pc, #84]	@ (8001bf4 <HAL_UART_MspInit+0x174>)
 8001ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba4:	f003 0304 	and.w	r3, r3, #4
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bac:	23c0      	movs	r3, #192	@ 0xc0
 8001bae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8001bc4:	2307      	movs	r3, #7
 8001bc6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bca:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001bce:	4619      	mov	r1, r3
 8001bd0:	480b      	ldr	r0, [pc, #44]	@ (8001c00 <HAL_UART_MspInit+0x180>)
 8001bd2:	f002 fbff 	bl	80043d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2105      	movs	r1, #5
 8001bda:	2047      	movs	r0, #71	@ 0x47
 8001bdc:	f001 fa06 	bl	8002fec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001be0:	2047      	movs	r0, #71	@ 0x47
 8001be2:	f001 fa1d 	bl	8003020 <HAL_NVIC_EnableIRQ>
}
 8001be6:	bf00      	nop
 8001be8:	37f0      	adds	r7, #240	@ 0xf0
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	40004800 	.word	0x40004800
 8001bf4:	58024400 	.word	0x58024400
 8001bf8:	58020c00 	.word	0x58020c00
 8001bfc:	40011400 	.word	0x40011400
 8001c00:	58020800 	.word	0x58020800

08001c04 <floatToByteArray>:
 */
#include "util.h"

// convert a float to an array of 4 bytes
void floatToByteArray(float f, char *arr)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c0e:	6038      	str	r0, [r7, #0]
    unsigned int asInt = *((int*) &f);
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 4; i++)
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	e00c      	b.n	8001c36 <floatToByteArray+0x32>
        arr[i] = (asInt >> 8 * i) & 0xFF;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	68ba      	ldr	r2, [r7, #8]
 8001c22:	fa22 f103 	lsr.w	r1, r2, r3
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	b2ca      	uxtb	r2, r1
 8001c2e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	3301      	adds	r3, #1
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2b03      	cmp	r3, #3
 8001c3a:	ddef      	ble.n	8001c1c <floatToByteArray+0x18>
}
 8001c3c:	bf00      	nop
 8001c3e:	bf00      	nop
 8001c40:	3714      	adds	r7, #20
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001c4c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001c88 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001c50:	f7fe fd92 	bl	8000778 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c54:	f7fe fce2 	bl	800061c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c58:	480c      	ldr	r0, [pc, #48]	@ (8001c8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c5a:	490d      	ldr	r1, [pc, #52]	@ (8001c90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c60:	e002      	b.n	8001c68 <LoopCopyDataInit>

08001c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c66:	3304      	adds	r3, #4

08001c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c6c:	d3f9      	bcc.n	8001c62 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c70:	4c0a      	ldr	r4, [pc, #40]	@ (8001c9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c74:	e001      	b.n	8001c7a <LoopFillZerobss>

08001c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c78:	3204      	adds	r2, #4

08001c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c7c:	d3fb      	bcc.n	8001c76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c7e:	f00c fabd 	bl	800e1fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c82:	f7ff fccd 	bl	8001620 <main>
  bx  lr
 8001c86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c88:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001c8c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001c90:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001c94:	0800e4d0 	.word	0x0800e4d0
  ldr r2, =_sbss
 8001c98:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8001c9c:	24004f38 	.word	0x24004f38

08001ca0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ca0:	e7fe      	b.n	8001ca0 <ADC3_IRQHandler>
	...

08001ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001caa:	2003      	movs	r0, #3
 8001cac:	f001 f993 	bl	8002fd6 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001cb0:	f003 fbde 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	4b15      	ldr	r3, [pc, #84]	@ (8001d0c <HAL_Init+0x68>)
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	0a1b      	lsrs	r3, r3, #8
 8001cbc:	f003 030f 	and.w	r3, r3, #15
 8001cc0:	4913      	ldr	r1, [pc, #76]	@ (8001d10 <HAL_Init+0x6c>)
 8001cc2:	5ccb      	ldrb	r3, [r1, r3]
 8001cc4:	f003 031f 	and.w	r3, r3, #31
 8001cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ccc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001cce:	4b0f      	ldr	r3, [pc, #60]	@ (8001d0c <HAL_Init+0x68>)
 8001cd0:	699b      	ldr	r3, [r3, #24]
 8001cd2:	f003 030f 	and.w	r3, r3, #15
 8001cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8001d10 <HAL_Init+0x6c>)
 8001cd8:	5cd3      	ldrb	r3, [r2, r3]
 8001cda:	f003 031f 	and.w	r3, r3, #31
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8001d14 <HAL_Init+0x70>)
 8001ce6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001ce8:	4a0b      	ldr	r2, [pc, #44]	@ (8001d18 <HAL_Init+0x74>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cee:	200f      	movs	r0, #15
 8001cf0:	f7ff fd92 	bl	8001818 <HAL_InitTick>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e002      	b.n	8001d04 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001cfe:	f7ff fd6d 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	58024400 	.word	0x58024400
 8001d10:	0800e40c 	.word	0x0800e40c
 8001d14:	24000004 	.word	0x24000004
 8001d18:	24000000 	.word	0x24000000

08001d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <HAL_IncTick+0x20>)
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	461a      	mov	r2, r3
 8001d26:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <HAL_IncTick+0x24>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4413      	add	r3, r2
 8001d2c:	4a04      	ldr	r2, [pc, #16]	@ (8001d40 <HAL_IncTick+0x24>)
 8001d2e:	6013      	str	r3, [r2, #0]
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	24000014 	.word	0x24000014
 8001d40:	2400040c 	.word	0x2400040c

08001d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return uwTick;
 8001d48:	4b03      	ldr	r3, [pc, #12]	@ (8001d58 <HAL_GetTick+0x14>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	2400040c 	.word	0x2400040c

08001d5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d64:	f7ff ffee 	bl	8001d44 <HAL_GetTick>
 8001d68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d74:	d005      	beq.n	8001d82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d76:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <HAL_Delay+0x44>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	4413      	add	r3, r2
 8001d80:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d82:	bf00      	nop
 8001d84:	f7ff ffde 	bl	8001d44 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d8f7      	bhi.n	8001d84 <HAL_Delay+0x28>
  {
  }
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	24000014 	.word	0x24000014

08001da4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001da8:	4b03      	ldr	r3, [pc, #12]	@ (8001db8 <HAL_GetREVID+0x14>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	0c1b      	lsrs	r3, r3, #16
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr
 8001db8:	5c001000 	.word	0x5c001000

08001dbc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	431a      	orrs	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	609a      	str	r2, [r3, #8]
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
}
 8001dfc:	bf00      	nop
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	370c      	adds	r7, #12
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b087      	sub	sp, #28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d107      	bne.n	8001e48 <LL_ADC_SetChannelPreselection+0x24>
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	0e9b      	lsrs	r3, r3, #26
 8001e3c:	f003 031f 	and.w	r3, r3, #31
 8001e40:	2201      	movs	r2, #1
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	e015      	b.n	8001e74 <LL_ADC_SetChannelPreselection+0x50>
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	fa93 f3a3 	rbit	r3, r3
 8001e52:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001e5e:	2320      	movs	r3, #32
 8001e60:	e003      	b.n	8001e6a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	fab3 f383 	clz	r3, r3
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	f003 031f 	and.w	r3, r3, #31
 8001e6e:	2201      	movs	r2, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	69d2      	ldr	r2, [r2, #28]
 8001e78:	431a      	orrs	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001e7e:	bf00      	nop
 8001e80:	371c      	adds	r7, #28
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b087      	sub	sp, #28
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	60b9      	str	r1, [r7, #8]
 8001e94:	607a      	str	r2, [r7, #4]
 8001e96:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	3360      	adds	r3, #96	@ 0x60
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	4413      	add	r3, r2
 8001ea4:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	430b      	orrs	r3, r1
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001ebe:	bf00      	nop
 8001ec0:	371c      	adds	r7, #28
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b085      	sub	sp, #20
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	60f8      	str	r0, [r7, #12]
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	f003 031f 	and.w	r3, r3, #31
 8001ee4:	6879      	ldr	r1, [r7, #4]
 8001ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eea:	431a      	orrs	r2, r3
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	611a      	str	r2, [r3, #16]
}
 8001ef0:	bf00      	nop
 8001ef2:	3714      	adds	r7, #20
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b087      	sub	sp, #28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	3360      	adds	r3, #96	@ 0x60
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	431a      	orrs	r2, r3
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	601a      	str	r2, [r3, #0]
  }
}
 8001f26:	bf00      	nop
 8001f28:	371c      	adds	r7, #28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b087      	sub	sp, #28
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	60f8      	str	r0, [r7, #12]
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	3330      	adds	r3, #48	@ 0x30
 8001f42:	461a      	mov	r2, r3
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	0a1b      	lsrs	r3, r3, #8
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	f003 030c 	and.w	r3, r3, #12
 8001f4e:	4413      	add	r3, r2
 8001f50:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	f003 031f 	and.w	r3, r3, #31
 8001f5c:	211f      	movs	r1, #31
 8001f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f62:	43db      	mvns	r3, r3
 8001f64:	401a      	ands	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	0e9b      	lsrs	r3, r3, #26
 8001f6a:	f003 011f 	and.w	r1, r3, #31
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	f003 031f 	and.w	r3, r3, #31
 8001f74:	fa01 f303 	lsl.w	r3, r1, r3
 8001f78:	431a      	orrs	r2, r3
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f7e:	bf00      	nop
 8001f80:	371c      	adds	r7, #28
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	b087      	sub	sp, #28
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	60f8      	str	r0, [r7, #12]
 8001f92:	60b9      	str	r1, [r7, #8]
 8001f94:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	3314      	adds	r3, #20
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	0e5b      	lsrs	r3, r3, #25
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	f003 0304 	and.w	r3, r3, #4
 8001fa6:	4413      	add	r3, r2
 8001fa8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	0d1b      	lsrs	r3, r3, #20
 8001fb2:	f003 031f 	and.w	r3, r3, #31
 8001fb6:	2107      	movs	r1, #7
 8001fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	401a      	ands	r2, r3
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	0d1b      	lsrs	r3, r3, #20
 8001fc4:	f003 031f 	and.w	r3, r3, #31
 8001fc8:	6879      	ldr	r1, [r7, #4]
 8001fca:	fa01 f303 	lsl.w	r3, r1, r3
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001fd4:	bf00      	nop
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	401a      	ands	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f003 0318 	and.w	r3, r3, #24
 8002002:	4908      	ldr	r1, [pc, #32]	@ (8002024 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002004:	40d9      	lsrs	r1, r3
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	400b      	ands	r3, r1
 800200a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800200e:	431a      	orrs	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002016:	bf00      	nop
 8002018:	3714      	adds	r7, #20
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	000fffff 	.word	0x000fffff

08002028 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	4b04      	ldr	r3, [pc, #16]	@ (8002048 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002036:	4013      	ands	r3, r2
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	6093      	str	r3, [r2, #8]
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	5fffffc0 	.word	0x5fffffc0

0800204c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800205c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002060:	d101      	bne.n	8002066 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002062:	2301      	movs	r3, #1
 8002064:	e000      	b.n	8002068 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002066:	2300      	movs	r3, #0
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	4b05      	ldr	r3, [pc, #20]	@ (8002098 <LL_ADC_EnableInternalRegulator+0x24>)
 8002082:	4013      	ands	r3, r2
 8002084:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	6fffffc0 	.word	0x6fffffc0

0800209c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80020b0:	d101      	bne.n	80020b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020b2:	2301      	movs	r3, #1
 80020b4:	e000      	b.n	80020b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	f003 0301 	and.w	r3, r3, #1
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d101      	bne.n	80020dc <LL_ADC_IsEnabled+0x18>
 80020d8:	2301      	movs	r3, #1
 80020da:	e000      	b.n	80020de <LL_ADC_IsEnabled+0x1a>
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr

080020ea <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80020ea:	b480      	push	{r7}
 80020ec:	b083      	sub	sp, #12
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f003 0304 	and.w	r3, r3, #4
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	d101      	bne.n	8002102 <LL_ADC_REG_IsConversionOngoing+0x18>
 80020fe:	2301      	movs	r3, #1
 8002100:	e000      	b.n	8002104 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002102:	2300      	movs	r3, #0
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f003 0308 	and.w	r3, r3, #8
 8002120:	2b08      	cmp	r3, #8
 8002122:	d101      	bne.n	8002128 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002124:	2301      	movs	r3, #1
 8002126:	e000      	b.n	800212a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
	...

08002138 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002138:	b590      	push	{r4, r7, lr}
 800213a:	b089      	sub	sp, #36	@ 0x24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002140:	2300      	movs	r3, #0
 8002142:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002144:	2300      	movs	r3, #0
 8002146:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e18f      	b.n	8002472 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800215c:	2b00      	cmp	r3, #0
 800215e:	d109      	bne.n	8002174 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7fe fe2d 	bl	8000dc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff ff67 	bl	800204c <LL_ADC_IsDeepPowerDownEnabled>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d004      	beq.n	800218e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff4d 	bl	8002028 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff ff82 	bl	800209c <LL_ADC_IsInternalRegulatorEnabled>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d114      	bne.n	80021c8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff ff66 	bl	8002074 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021a8:	4b87      	ldr	r3, [pc, #540]	@ (80023c8 <HAL_ADC_Init+0x290>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	099b      	lsrs	r3, r3, #6
 80021ae:	4a87      	ldr	r2, [pc, #540]	@ (80023cc <HAL_ADC_Init+0x294>)
 80021b0:	fba2 2303 	umull	r2, r3, r2, r3
 80021b4:	099b      	lsrs	r3, r3, #6
 80021b6:	3301      	adds	r3, #1
 80021b8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021ba:	e002      	b.n	80021c2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	3b01      	subs	r3, #1
 80021c0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1f9      	bne.n	80021bc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff ff65 	bl	800209c <LL_ADC_IsInternalRegulatorEnabled>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d10d      	bne.n	80021f4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021dc:	f043 0210 	orr.w	r2, r3, #16
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e8:	f043 0201 	orr.w	r2, r3, #1
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff ff76 	bl	80020ea <LL_ADC_REG_IsConversionOngoing>
 80021fe:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002204:	f003 0310 	and.w	r3, r3, #16
 8002208:	2b00      	cmp	r3, #0
 800220a:	f040 8129 	bne.w	8002460 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	2b00      	cmp	r3, #0
 8002212:	f040 8125 	bne.w	8002460 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800221a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800221e:	f043 0202 	orr.w	r2, r3, #2
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff ff4a 	bl	80020c4 <LL_ADC_IsEnabled>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d136      	bne.n	80022a4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a65      	ldr	r2, [pc, #404]	@ (80023d0 <HAL_ADC_Init+0x298>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d004      	beq.n	800224a <HAL_ADC_Init+0x112>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a63      	ldr	r2, [pc, #396]	@ (80023d4 <HAL_ADC_Init+0x29c>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d10e      	bne.n	8002268 <HAL_ADC_Init+0x130>
 800224a:	4861      	ldr	r0, [pc, #388]	@ (80023d0 <HAL_ADC_Init+0x298>)
 800224c:	f7ff ff3a 	bl	80020c4 <LL_ADC_IsEnabled>
 8002250:	4604      	mov	r4, r0
 8002252:	4860      	ldr	r0, [pc, #384]	@ (80023d4 <HAL_ADC_Init+0x29c>)
 8002254:	f7ff ff36 	bl	80020c4 <LL_ADC_IsEnabled>
 8002258:	4603      	mov	r3, r0
 800225a:	4323      	orrs	r3, r4
 800225c:	2b00      	cmp	r3, #0
 800225e:	bf0c      	ite	eq
 8002260:	2301      	moveq	r3, #1
 8002262:	2300      	movne	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	e008      	b.n	800227a <HAL_ADC_Init+0x142>
 8002268:	485b      	ldr	r0, [pc, #364]	@ (80023d8 <HAL_ADC_Init+0x2a0>)
 800226a:	f7ff ff2b 	bl	80020c4 <LL_ADC_IsEnabled>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	bf0c      	ite	eq
 8002274:	2301      	moveq	r3, #1
 8002276:	2300      	movne	r3, #0
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d012      	beq.n	80022a4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a53      	ldr	r2, [pc, #332]	@ (80023d0 <HAL_ADC_Init+0x298>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d004      	beq.n	8002292 <HAL_ADC_Init+0x15a>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a51      	ldr	r2, [pc, #324]	@ (80023d4 <HAL_ADC_Init+0x29c>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d101      	bne.n	8002296 <HAL_ADC_Init+0x15e>
 8002292:	4a52      	ldr	r2, [pc, #328]	@ (80023dc <HAL_ADC_Init+0x2a4>)
 8002294:	e000      	b.n	8002298 <HAL_ADC_Init+0x160>
 8002296:	4a52      	ldr	r2, [pc, #328]	@ (80023e0 <HAL_ADC_Init+0x2a8>)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	4619      	mov	r1, r3
 800229e:	4610      	mov	r0, r2
 80022a0:	f7ff fd8c 	bl	8001dbc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80022a4:	f7ff fd7e 	bl	8001da4 <HAL_GetREVID>
 80022a8:	4603      	mov	r3, r0
 80022aa:	f241 0203 	movw	r2, #4099	@ 0x1003
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d914      	bls.n	80022dc <HAL_ADC_Init+0x1a4>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	2b10      	cmp	r3, #16
 80022b8:	d110      	bne.n	80022dc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	7d5b      	ldrb	r3, [r3, #21]
 80022be:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022c4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80022ca:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	7f1b      	ldrb	r3, [r3, #28]
 80022d0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80022d2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022d4:	f043 030c 	orr.w	r3, r3, #12
 80022d8:	61bb      	str	r3, [r7, #24]
 80022da:	e00d      	b.n	80022f8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	7d5b      	ldrb	r3, [r3, #21]
 80022e0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022e6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80022ec:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	7f1b      	ldrb	r3, [r3, #28]
 80022f2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	7f1b      	ldrb	r3, [r3, #28]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d106      	bne.n	800230e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	3b01      	subs	r3, #1
 8002306:	045b      	lsls	r3, r3, #17
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002312:	2b00      	cmp	r3, #0
 8002314:	d009      	beq.n	800232a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800231a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002322:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68da      	ldr	r2, [r3, #12]
 8002330:	4b2c      	ldr	r3, [pc, #176]	@ (80023e4 <HAL_ADC_Init+0x2ac>)
 8002332:	4013      	ands	r3, r2
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	69b9      	ldr	r1, [r7, #24]
 800233a:	430b      	orrs	r3, r1
 800233c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff fed1 	bl	80020ea <LL_ADC_REG_IsConversionOngoing>
 8002348:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4618      	mov	r0, r3
 8002350:	f7ff fede 	bl	8002110 <LL_ADC_INJ_IsConversionOngoing>
 8002354:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d15f      	bne.n	800241c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d15c      	bne.n	800241c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	7d1b      	ldrb	r3, [r3, #20]
 8002366:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 800236c:	4313      	orrs	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68da      	ldr	r2, [r3, #12]
 8002376:	4b1c      	ldr	r3, [pc, #112]	@ (80023e8 <HAL_ADC_Init+0x2b0>)
 8002378:	4013      	ands	r3, r2
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	69b9      	ldr	r1, [r7, #24]
 8002380:	430b      	orrs	r3, r1
 8002382:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800238a:	2b01      	cmp	r3, #1
 800238c:	d130      	bne.n	80023f0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002392:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	691a      	ldr	r2, [r3, #16]
 800239a:	4b14      	ldr	r3, [pc, #80]	@ (80023ec <HAL_ADC_Init+0x2b4>)
 800239c:	4013      	ands	r3, r2
 800239e:	687a      	ldr	r2, [r7, #4]
 80023a0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80023a2:	3a01      	subs	r2, #1
 80023a4:	0411      	lsls	r1, r2, #16
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80023aa:	4311      	orrs	r1, r2
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80023b0:	4311      	orrs	r1, r2
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80023b6:	430a      	orrs	r2, r1
 80023b8:	431a      	orrs	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	611a      	str	r2, [r3, #16]
 80023c4:	e01c      	b.n	8002400 <HAL_ADC_Init+0x2c8>
 80023c6:	bf00      	nop
 80023c8:	24000000 	.word	0x24000000
 80023cc:	053e2d63 	.word	0x053e2d63
 80023d0:	40022000 	.word	0x40022000
 80023d4:	40022100 	.word	0x40022100
 80023d8:	58026000 	.word	0x58026000
 80023dc:	40022300 	.word	0x40022300
 80023e0:	58026300 	.word	0x58026300
 80023e4:	fff0c003 	.word	0xfff0c003
 80023e8:	ffffbffc 	.word	0xffffbffc
 80023ec:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	691a      	ldr	r2, [r3, #16]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f022 0201 	bic.w	r2, r2, #1
 80023fe:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 fb20 	bl	8002a5c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d10c      	bne.n	800243e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	f023 010f 	bic.w	r1, r3, #15
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	1e5a      	subs	r2, r3, #1
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	631a      	str	r2, [r3, #48]	@ 0x30
 800243c:	e007      	b.n	800244e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 020f 	bic.w	r2, r2, #15
 800244c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002452:	f023 0303 	bic.w	r3, r3, #3
 8002456:	f043 0201 	orr.w	r2, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	655a      	str	r2, [r3, #84]	@ 0x54
 800245e:	e007      	b.n	8002470 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002464:	f043 0210 	orr.w	r2, r3, #16
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002470:	7ffb      	ldrb	r3, [r7, #31]
}
 8002472:	4618      	mov	r0, r3
 8002474:	3724      	adds	r7, #36	@ 0x24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd90      	pop	{r4, r7, pc}
 800247a:	bf00      	nop

0800247c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800247c:	b590      	push	{r4, r7, lr}
 800247e:	b08d      	sub	sp, #52	@ 0x34
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002486:	2300      	movs	r3, #0
 8002488:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	4a65      	ldr	r2, [pc, #404]	@ (800262c <HAL_ADC_ConfigChannel+0x1b0>)
 8002496:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d101      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x2a>
 80024a2:	2302      	movs	r3, #2
 80024a4:	e2c7      	b.n	8002a36 <HAL_ADC_ConfigChannel+0x5ba>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7ff fe19 	bl	80020ea <LL_ADC_REG_IsConversionOngoing>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f040 82ac 	bne.w	8002a18 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	db2c      	blt.n	8002522 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d108      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x6a>
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	0e9b      	lsrs	r3, r3, #26
 80024da:	f003 031f 	and.w	r3, r3, #31
 80024de:	2201      	movs	r2, #1
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	e016      	b.n	8002514 <HAL_ADC_ConfigChannel+0x98>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	fa93 f3a3 	rbit	r3, r3
 80024f2:	613b      	str	r3, [r7, #16]
  return result;
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80024fe:	2320      	movs	r3, #32
 8002500:	e003      	b.n	800250a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	fab3 f383 	clz	r3, r3
 8002508:	b2db      	uxtb	r3, r3
 800250a:	f003 031f 	and.w	r3, r3, #31
 800250e:	2201      	movs	r2, #1
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	69d1      	ldr	r1, [r2, #28]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	430b      	orrs	r3, r1
 8002520:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6818      	ldr	r0, [r3, #0]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	6859      	ldr	r1, [r3, #4]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	461a      	mov	r2, r3
 8002530:	f7ff fcff 	bl	8001f32 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fdd6 	bl	80020ea <LL_ADC_REG_IsConversionOngoing>
 800253e:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff fde3 	bl	8002110 <LL_ADC_INJ_IsConversionOngoing>
 800254a:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800254c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800254e:	2b00      	cmp	r3, #0
 8002550:	f040 80b8 	bne.w	80026c4 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002556:	2b00      	cmp	r3, #0
 8002558:	f040 80b4 	bne.w	80026c4 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6818      	ldr	r0, [r3, #0]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	6819      	ldr	r1, [r3, #0]
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	461a      	mov	r2, r3
 800256a:	f7ff fd0e 	bl	8001f8a <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800256e:	4b30      	ldr	r3, [pc, #192]	@ (8002630 <HAL_ADC_ConfigChannel+0x1b4>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800257a:	d10b      	bne.n	8002594 <HAL_ADC_ConfigChannel+0x118>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	695a      	ldr	r2, [r3, #20]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	089b      	lsrs	r3, r3, #2
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	e01d      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x154>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	f003 0310 	and.w	r3, r3, #16
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10b      	bne.n	80025ba <HAL_ADC_ConfigChannel+0x13e>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	695a      	ldr	r2, [r3, #20]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	089b      	lsrs	r3, r3, #2
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	e00a      	b.n	80025d0 <HAL_ADC_ConfigChannel+0x154>
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	089b      	lsrs	r3, r3, #2
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	691b      	ldr	r3, [r3, #16]
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	d02c      	beq.n	8002634 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6818      	ldr	r0, [r3, #0]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	6919      	ldr	r1, [r3, #16]
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	6a3b      	ldr	r3, [r7, #32]
 80025e8:	f7ff fc4f 	bl	8001e8a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6818      	ldr	r0, [r3, #0]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	6919      	ldr	r1, [r3, #16]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	7e5b      	ldrb	r3, [r3, #25]
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d102      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x186>
 80025fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002600:	e000      	b.n	8002604 <HAL_ADC_ConfigChannel+0x188>
 8002602:	2300      	movs	r3, #0
 8002604:	461a      	mov	r2, r3
 8002606:	f7ff fc79 	bl	8001efc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6818      	ldr	r0, [r3, #0]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	6919      	ldr	r1, [r3, #16]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	7e1b      	ldrb	r3, [r3, #24]
 8002616:	2b01      	cmp	r3, #1
 8002618:	d102      	bne.n	8002620 <HAL_ADC_ConfigChannel+0x1a4>
 800261a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800261e:	e000      	b.n	8002622 <HAL_ADC_ConfigChannel+0x1a6>
 8002620:	2300      	movs	r3, #0
 8002622:	461a      	mov	r2, r3
 8002624:	f7ff fc51 	bl	8001eca <LL_ADC_SetDataRightShift>
 8002628:	e04c      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x248>
 800262a:	bf00      	nop
 800262c:	47ff0000 	.word	0x47ff0000
 8002630:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800263a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	069b      	lsls	r3, r3, #26
 8002644:	429a      	cmp	r2, r3
 8002646:	d107      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002656:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800265e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	069b      	lsls	r3, r3, #26
 8002668:	429a      	cmp	r2, r3
 800266a:	d107      	bne.n	800267c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800267a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002682:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	069b      	lsls	r3, r3, #26
 800268c:	429a      	cmp	r2, r3
 800268e:	d107      	bne.n	80026a0 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800269e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	069b      	lsls	r3, r3, #26
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d107      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80026c2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff fcfb 	bl	80020c4 <LL_ADC_IsEnabled>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f040 81aa 	bne.w	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6818      	ldr	r0, [r3, #0]
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	6819      	ldr	r1, [r3, #0]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	461a      	mov	r2, r3
 80026e4:	f7ff fc7c 	bl	8001fe0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	4a87      	ldr	r2, [pc, #540]	@ (800290c <HAL_ADC_ConfigChannel+0x490>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	f040 809a 	bne.w	8002828 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4984      	ldr	r1, [pc, #528]	@ (8002910 <HAL_ADC_ConfigChannel+0x494>)
 80026fe:	428b      	cmp	r3, r1
 8002700:	d147      	bne.n	8002792 <HAL_ADC_ConfigChannel+0x316>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4983      	ldr	r1, [pc, #524]	@ (8002914 <HAL_ADC_ConfigChannel+0x498>)
 8002708:	428b      	cmp	r3, r1
 800270a:	d040      	beq.n	800278e <HAL_ADC_ConfigChannel+0x312>
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4981      	ldr	r1, [pc, #516]	@ (8002918 <HAL_ADC_ConfigChannel+0x49c>)
 8002712:	428b      	cmp	r3, r1
 8002714:	d039      	beq.n	800278a <HAL_ADC_ConfigChannel+0x30e>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4980      	ldr	r1, [pc, #512]	@ (800291c <HAL_ADC_ConfigChannel+0x4a0>)
 800271c:	428b      	cmp	r3, r1
 800271e:	d032      	beq.n	8002786 <HAL_ADC_ConfigChannel+0x30a>
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	497e      	ldr	r1, [pc, #504]	@ (8002920 <HAL_ADC_ConfigChannel+0x4a4>)
 8002726:	428b      	cmp	r3, r1
 8002728:	d02b      	beq.n	8002782 <HAL_ADC_ConfigChannel+0x306>
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	497d      	ldr	r1, [pc, #500]	@ (8002924 <HAL_ADC_ConfigChannel+0x4a8>)
 8002730:	428b      	cmp	r3, r1
 8002732:	d024      	beq.n	800277e <HAL_ADC_ConfigChannel+0x302>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	497b      	ldr	r1, [pc, #492]	@ (8002928 <HAL_ADC_ConfigChannel+0x4ac>)
 800273a:	428b      	cmp	r3, r1
 800273c:	d01d      	beq.n	800277a <HAL_ADC_ConfigChannel+0x2fe>
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	497a      	ldr	r1, [pc, #488]	@ (800292c <HAL_ADC_ConfigChannel+0x4b0>)
 8002744:	428b      	cmp	r3, r1
 8002746:	d016      	beq.n	8002776 <HAL_ADC_ConfigChannel+0x2fa>
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4978      	ldr	r1, [pc, #480]	@ (8002930 <HAL_ADC_ConfigChannel+0x4b4>)
 800274e:	428b      	cmp	r3, r1
 8002750:	d00f      	beq.n	8002772 <HAL_ADC_ConfigChannel+0x2f6>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4977      	ldr	r1, [pc, #476]	@ (8002934 <HAL_ADC_ConfigChannel+0x4b8>)
 8002758:	428b      	cmp	r3, r1
 800275a:	d008      	beq.n	800276e <HAL_ADC_ConfigChannel+0x2f2>
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4975      	ldr	r1, [pc, #468]	@ (8002938 <HAL_ADC_ConfigChannel+0x4bc>)
 8002762:	428b      	cmp	r3, r1
 8002764:	d101      	bne.n	800276a <HAL_ADC_ConfigChannel+0x2ee>
 8002766:	4b75      	ldr	r3, [pc, #468]	@ (800293c <HAL_ADC_ConfigChannel+0x4c0>)
 8002768:	e05a      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800276a:	2300      	movs	r3, #0
 800276c:	e058      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800276e:	4b74      	ldr	r3, [pc, #464]	@ (8002940 <HAL_ADC_ConfigChannel+0x4c4>)
 8002770:	e056      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002772:	4b74      	ldr	r3, [pc, #464]	@ (8002944 <HAL_ADC_ConfigChannel+0x4c8>)
 8002774:	e054      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002776:	4b6e      	ldr	r3, [pc, #440]	@ (8002930 <HAL_ADC_ConfigChannel+0x4b4>)
 8002778:	e052      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800277a:	4b6c      	ldr	r3, [pc, #432]	@ (800292c <HAL_ADC_ConfigChannel+0x4b0>)
 800277c:	e050      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800277e:	4b72      	ldr	r3, [pc, #456]	@ (8002948 <HAL_ADC_ConfigChannel+0x4cc>)
 8002780:	e04e      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002782:	4b72      	ldr	r3, [pc, #456]	@ (800294c <HAL_ADC_ConfigChannel+0x4d0>)
 8002784:	e04c      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002786:	4b72      	ldr	r3, [pc, #456]	@ (8002950 <HAL_ADC_ConfigChannel+0x4d4>)
 8002788:	e04a      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800278a:	4b72      	ldr	r3, [pc, #456]	@ (8002954 <HAL_ADC_ConfigChannel+0x4d8>)
 800278c:	e048      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800278e:	2301      	movs	r3, #1
 8002790:	e046      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4970      	ldr	r1, [pc, #448]	@ (8002958 <HAL_ADC_ConfigChannel+0x4dc>)
 8002798:	428b      	cmp	r3, r1
 800279a:	d140      	bne.n	800281e <HAL_ADC_ConfigChannel+0x3a2>
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	495c      	ldr	r1, [pc, #368]	@ (8002914 <HAL_ADC_ConfigChannel+0x498>)
 80027a2:	428b      	cmp	r3, r1
 80027a4:	d039      	beq.n	800281a <HAL_ADC_ConfigChannel+0x39e>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	495b      	ldr	r1, [pc, #364]	@ (8002918 <HAL_ADC_ConfigChannel+0x49c>)
 80027ac:	428b      	cmp	r3, r1
 80027ae:	d032      	beq.n	8002816 <HAL_ADC_ConfigChannel+0x39a>
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4959      	ldr	r1, [pc, #356]	@ (800291c <HAL_ADC_ConfigChannel+0x4a0>)
 80027b6:	428b      	cmp	r3, r1
 80027b8:	d02b      	beq.n	8002812 <HAL_ADC_ConfigChannel+0x396>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4958      	ldr	r1, [pc, #352]	@ (8002920 <HAL_ADC_ConfigChannel+0x4a4>)
 80027c0:	428b      	cmp	r3, r1
 80027c2:	d024      	beq.n	800280e <HAL_ADC_ConfigChannel+0x392>
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4956      	ldr	r1, [pc, #344]	@ (8002924 <HAL_ADC_ConfigChannel+0x4a8>)
 80027ca:	428b      	cmp	r3, r1
 80027cc:	d01d      	beq.n	800280a <HAL_ADC_ConfigChannel+0x38e>
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4955      	ldr	r1, [pc, #340]	@ (8002928 <HAL_ADC_ConfigChannel+0x4ac>)
 80027d4:	428b      	cmp	r3, r1
 80027d6:	d016      	beq.n	8002806 <HAL_ADC_ConfigChannel+0x38a>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4953      	ldr	r1, [pc, #332]	@ (800292c <HAL_ADC_ConfigChannel+0x4b0>)
 80027de:	428b      	cmp	r3, r1
 80027e0:	d00f      	beq.n	8002802 <HAL_ADC_ConfigChannel+0x386>
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4952      	ldr	r1, [pc, #328]	@ (8002930 <HAL_ADC_ConfigChannel+0x4b4>)
 80027e8:	428b      	cmp	r3, r1
 80027ea:	d008      	beq.n	80027fe <HAL_ADC_ConfigChannel+0x382>
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4951      	ldr	r1, [pc, #324]	@ (8002938 <HAL_ADC_ConfigChannel+0x4bc>)
 80027f2:	428b      	cmp	r3, r1
 80027f4:	d101      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x37e>
 80027f6:	4b51      	ldr	r3, [pc, #324]	@ (800293c <HAL_ADC_ConfigChannel+0x4c0>)
 80027f8:	e012      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 80027fa:	2300      	movs	r3, #0
 80027fc:	e010      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 80027fe:	4b51      	ldr	r3, [pc, #324]	@ (8002944 <HAL_ADC_ConfigChannel+0x4c8>)
 8002800:	e00e      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002802:	4b4b      	ldr	r3, [pc, #300]	@ (8002930 <HAL_ADC_ConfigChannel+0x4b4>)
 8002804:	e00c      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002806:	4b49      	ldr	r3, [pc, #292]	@ (800292c <HAL_ADC_ConfigChannel+0x4b0>)
 8002808:	e00a      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800280a:	4b4f      	ldr	r3, [pc, #316]	@ (8002948 <HAL_ADC_ConfigChannel+0x4cc>)
 800280c:	e008      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800280e:	4b4f      	ldr	r3, [pc, #316]	@ (800294c <HAL_ADC_ConfigChannel+0x4d0>)
 8002810:	e006      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002812:	4b4f      	ldr	r3, [pc, #316]	@ (8002950 <HAL_ADC_ConfigChannel+0x4d4>)
 8002814:	e004      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 8002816:	4b4f      	ldr	r3, [pc, #316]	@ (8002954 <HAL_ADC_ConfigChannel+0x4d8>)
 8002818:	e002      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800281a:	2301      	movs	r3, #1
 800281c:	e000      	b.n	8002820 <HAL_ADC_ConfigChannel+0x3a4>
 800281e:	2300      	movs	r3, #0
 8002820:	4619      	mov	r1, r3
 8002822:	4610      	mov	r0, r2
 8002824:	f7ff fafe 	bl	8001e24 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	f280 80fc 	bge.w	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a36      	ldr	r2, [pc, #216]	@ (8002910 <HAL_ADC_ConfigChannel+0x494>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d004      	beq.n	8002846 <HAL_ADC_ConfigChannel+0x3ca>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a45      	ldr	r2, [pc, #276]	@ (8002958 <HAL_ADC_ConfigChannel+0x4dc>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d101      	bne.n	800284a <HAL_ADC_ConfigChannel+0x3ce>
 8002846:	4b45      	ldr	r3, [pc, #276]	@ (800295c <HAL_ADC_ConfigChannel+0x4e0>)
 8002848:	e000      	b.n	800284c <HAL_ADC_ConfigChannel+0x3d0>
 800284a:	4b45      	ldr	r3, [pc, #276]	@ (8002960 <HAL_ADC_ConfigChannel+0x4e4>)
 800284c:	4618      	mov	r0, r3
 800284e:	f7ff fadb 	bl	8001e08 <LL_ADC_GetCommonPathInternalCh>
 8002852:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a2d      	ldr	r2, [pc, #180]	@ (8002910 <HAL_ADC_ConfigChannel+0x494>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d004      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x3ec>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a3d      	ldr	r2, [pc, #244]	@ (8002958 <HAL_ADC_ConfigChannel+0x4dc>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d10e      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x40a>
 8002868:	4829      	ldr	r0, [pc, #164]	@ (8002910 <HAL_ADC_ConfigChannel+0x494>)
 800286a:	f7ff fc2b 	bl	80020c4 <LL_ADC_IsEnabled>
 800286e:	4604      	mov	r4, r0
 8002870:	4839      	ldr	r0, [pc, #228]	@ (8002958 <HAL_ADC_ConfigChannel+0x4dc>)
 8002872:	f7ff fc27 	bl	80020c4 <LL_ADC_IsEnabled>
 8002876:	4603      	mov	r3, r0
 8002878:	4323      	orrs	r3, r4
 800287a:	2b00      	cmp	r3, #0
 800287c:	bf0c      	ite	eq
 800287e:	2301      	moveq	r3, #1
 8002880:	2300      	movne	r3, #0
 8002882:	b2db      	uxtb	r3, r3
 8002884:	e008      	b.n	8002898 <HAL_ADC_ConfigChannel+0x41c>
 8002886:	4837      	ldr	r0, [pc, #220]	@ (8002964 <HAL_ADC_ConfigChannel+0x4e8>)
 8002888:	f7ff fc1c 	bl	80020c4 <LL_ADC_IsEnabled>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	bf0c      	ite	eq
 8002892:	2301      	moveq	r3, #1
 8002894:	2300      	movne	r3, #0
 8002896:	b2db      	uxtb	r3, r3
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 80b3 	beq.w	8002a04 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a31      	ldr	r2, [pc, #196]	@ (8002968 <HAL_ADC_ConfigChannel+0x4ec>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d165      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x4f8>
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d160      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a2b      	ldr	r2, [pc, #172]	@ (8002964 <HAL_ADC_ConfigChannel+0x4e8>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	f040 80b6 	bne.w	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a13      	ldr	r2, [pc, #76]	@ (8002910 <HAL_ADC_ConfigChannel+0x494>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d004      	beq.n	80028d2 <HAL_ADC_ConfigChannel+0x456>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a22      	ldr	r2, [pc, #136]	@ (8002958 <HAL_ADC_ConfigChannel+0x4dc>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d101      	bne.n	80028d6 <HAL_ADC_ConfigChannel+0x45a>
 80028d2:	4a22      	ldr	r2, [pc, #136]	@ (800295c <HAL_ADC_ConfigChannel+0x4e0>)
 80028d4:	e000      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x45c>
 80028d6:	4a22      	ldr	r2, [pc, #136]	@ (8002960 <HAL_ADC_ConfigChannel+0x4e4>)
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80028de:	4619      	mov	r1, r3
 80028e0:	4610      	mov	r0, r2
 80028e2:	f7ff fa7e 	bl	8001de2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028e6:	4b21      	ldr	r3, [pc, #132]	@ (800296c <HAL_ADC_ConfigChannel+0x4f0>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	099b      	lsrs	r3, r3, #6
 80028ec:	4a20      	ldr	r2, [pc, #128]	@ (8002970 <HAL_ADC_ConfigChannel+0x4f4>)
 80028ee:	fba2 2303 	umull	r2, r3, r2, r3
 80028f2:	099b      	lsrs	r3, r3, #6
 80028f4:	3301      	adds	r3, #1
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80028fa:	e002      	b.n	8002902 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	3b01      	subs	r3, #1
 8002900:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d1f9      	bne.n	80028fc <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002908:	e08f      	b.n	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
 800290a:	bf00      	nop
 800290c:	47ff0000 	.word	0x47ff0000
 8002910:	40022000 	.word	0x40022000
 8002914:	04300002 	.word	0x04300002
 8002918:	08600004 	.word	0x08600004
 800291c:	0c900008 	.word	0x0c900008
 8002920:	10c00010 	.word	0x10c00010
 8002924:	14f00020 	.word	0x14f00020
 8002928:	2a000400 	.word	0x2a000400
 800292c:	2e300800 	.word	0x2e300800
 8002930:	32601000 	.word	0x32601000
 8002934:	43210000 	.word	0x43210000
 8002938:	4b840000 	.word	0x4b840000
 800293c:	4fb80000 	.word	0x4fb80000
 8002940:	47520000 	.word	0x47520000
 8002944:	36902000 	.word	0x36902000
 8002948:	25b00200 	.word	0x25b00200
 800294c:	21800100 	.word	0x21800100
 8002950:	1d500080 	.word	0x1d500080
 8002954:	19200040 	.word	0x19200040
 8002958:	40022100 	.word	0x40022100
 800295c:	40022300 	.word	0x40022300
 8002960:	58026300 	.word	0x58026300
 8002964:	58026000 	.word	0x58026000
 8002968:	cb840000 	.word	0xcb840000
 800296c:	24000000 	.word	0x24000000
 8002970:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a31      	ldr	r2, [pc, #196]	@ (8002a40 <HAL_ADC_ConfigChannel+0x5c4>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d11e      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x540>
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d119      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a2d      	ldr	r2, [pc, #180]	@ (8002a44 <HAL_ADC_ConfigChannel+0x5c8>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d14b      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a2c      	ldr	r2, [pc, #176]	@ (8002a48 <HAL_ADC_ConfigChannel+0x5cc>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d004      	beq.n	80029a6 <HAL_ADC_ConfigChannel+0x52a>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a2a      	ldr	r2, [pc, #168]	@ (8002a4c <HAL_ADC_ConfigChannel+0x5d0>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d101      	bne.n	80029aa <HAL_ADC_ConfigChannel+0x52e>
 80029a6:	4a2a      	ldr	r2, [pc, #168]	@ (8002a50 <HAL_ADC_ConfigChannel+0x5d4>)
 80029a8:	e000      	b.n	80029ac <HAL_ADC_ConfigChannel+0x530>
 80029aa:	4a2a      	ldr	r2, [pc, #168]	@ (8002a54 <HAL_ADC_ConfigChannel+0x5d8>)
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029b2:	4619      	mov	r1, r3
 80029b4:	4610      	mov	r0, r2
 80029b6:	f7ff fa14 	bl	8001de2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80029ba:	e036      	b.n	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a25      	ldr	r2, [pc, #148]	@ (8002a58 <HAL_ADC_ConfigChannel+0x5dc>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d131      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d12c      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a1b      	ldr	r2, [pc, #108]	@ (8002a44 <HAL_ADC_ConfigChannel+0x5c8>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d127      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a1a      	ldr	r2, [pc, #104]	@ (8002a48 <HAL_ADC_ConfigChannel+0x5cc>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d004      	beq.n	80029ee <HAL_ADC_ConfigChannel+0x572>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a18      	ldr	r2, [pc, #96]	@ (8002a4c <HAL_ADC_ConfigChannel+0x5d0>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d101      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x576>
 80029ee:	4a18      	ldr	r2, [pc, #96]	@ (8002a50 <HAL_ADC_ConfigChannel+0x5d4>)
 80029f0:	e000      	b.n	80029f4 <HAL_ADC_ConfigChannel+0x578>
 80029f2:	4a18      	ldr	r2, [pc, #96]	@ (8002a54 <HAL_ADC_ConfigChannel+0x5d8>)
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80029fa:	4619      	mov	r1, r3
 80029fc:	4610      	mov	r0, r2
 80029fe:	f7ff f9f0 	bl	8001de2 <LL_ADC_SetCommonPathInternalCh>
 8002a02:	e012      	b.n	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a08:	f043 0220 	orr.w	r2, r3, #32
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002a16:	e008      	b.n	8002a2a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a1c:	f043 0220 	orr.w	r2, r3, #32
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002a32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3734      	adds	r7, #52	@ 0x34
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd90      	pop	{r4, r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	c7520000 	.word	0xc7520000
 8002a44:	58026000 	.word	0x58026000
 8002a48:	40022000 	.word	0x40022000
 8002a4c:	40022100 	.word	0x40022100
 8002a50:	40022300 	.word	0x40022300
 8002a54:	58026300 	.word	0x58026300
 8002a58:	cfb80000 	.word	0xcfb80000

08002a5c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a7a      	ldr	r2, [pc, #488]	@ (8002c54 <ADC_ConfigureBoostMode+0x1f8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d004      	beq.n	8002a78 <ADC_ConfigureBoostMode+0x1c>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a79      	ldr	r2, [pc, #484]	@ (8002c58 <ADC_ConfigureBoostMode+0x1fc>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d109      	bne.n	8002a8c <ADC_ConfigureBoostMode+0x30>
 8002a78:	4b78      	ldr	r3, [pc, #480]	@ (8002c5c <ADC_ConfigureBoostMode+0x200>)
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	bf14      	ite	ne
 8002a84:	2301      	movne	r3, #1
 8002a86:	2300      	moveq	r3, #0
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	e008      	b.n	8002a9e <ADC_ConfigureBoostMode+0x42>
 8002a8c:	4b74      	ldr	r3, [pc, #464]	@ (8002c60 <ADC_ConfigureBoostMode+0x204>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	bf14      	ite	ne
 8002a98:	2301      	movne	r3, #1
 8002a9a:	2300      	moveq	r3, #0
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d01c      	beq.n	8002adc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002aa2:	f002 fe5f 	bl	8005764 <HAL_RCC_GetHCLKFreq>
 8002aa6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ab0:	d010      	beq.n	8002ad4 <ADC_ConfigureBoostMode+0x78>
 8002ab2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002ab6:	d873      	bhi.n	8002ba0 <ADC_ConfigureBoostMode+0x144>
 8002ab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002abc:	d002      	beq.n	8002ac4 <ADC_ConfigureBoostMode+0x68>
 8002abe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ac2:	d16d      	bne.n	8002ba0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	0c1b      	lsrs	r3, r3, #16
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad0:	60fb      	str	r3, [r7, #12]
        break;
 8002ad2:	e068      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	089b      	lsrs	r3, r3, #2
 8002ad8:	60fb      	str	r3, [r7, #12]
        break;
 8002ada:	e064      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002adc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002ae0:	f04f 0100 	mov.w	r1, #0
 8002ae4:	f004 f8e6 	bl	8006cb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002ae8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002af2:	d051      	beq.n	8002b98 <ADC_ConfigureBoostMode+0x13c>
 8002af4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002af8:	d854      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002afa:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002afe:	d047      	beq.n	8002b90 <ADC_ConfigureBoostMode+0x134>
 8002b00:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002b04:	d84e      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002b06:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002b0a:	d03d      	beq.n	8002b88 <ADC_ConfigureBoostMode+0x12c>
 8002b0c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002b10:	d848      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002b12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b16:	d033      	beq.n	8002b80 <ADC_ConfigureBoostMode+0x124>
 8002b18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002b1c:	d842      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002b1e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002b22:	d029      	beq.n	8002b78 <ADC_ConfigureBoostMode+0x11c>
 8002b24:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002b28:	d83c      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002b2a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002b2e:	d01a      	beq.n	8002b66 <ADC_ConfigureBoostMode+0x10a>
 8002b30:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002b34:	d836      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002b36:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002b3a:	d014      	beq.n	8002b66 <ADC_ConfigureBoostMode+0x10a>
 8002b3c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002b40:	d830      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002b42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b46:	d00e      	beq.n	8002b66 <ADC_ConfigureBoostMode+0x10a>
 8002b48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b4c:	d82a      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002b4e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002b52:	d008      	beq.n	8002b66 <ADC_ConfigureBoostMode+0x10a>
 8002b54:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002b58:	d824      	bhi.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
 8002b5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002b5e:	d002      	beq.n	8002b66 <ADC_ConfigureBoostMode+0x10a>
 8002b60:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002b64:	d11e      	bne.n	8002ba4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	0c9b      	lsrs	r3, r3, #18
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b74:	60fb      	str	r3, [r7, #12]
        break;
 8002b76:	e016      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	091b      	lsrs	r3, r3, #4
 8002b7c:	60fb      	str	r3, [r7, #12]
        break;
 8002b7e:	e012      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	60fb      	str	r3, [r7, #12]
        break;
 8002b86:	e00e      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	099b      	lsrs	r3, r3, #6
 8002b8c:	60fb      	str	r3, [r7, #12]
        break;
 8002b8e:	e00a      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	09db      	lsrs	r3, r3, #7
 8002b94:	60fb      	str	r3, [r7, #12]
        break;
 8002b96:	e006      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	0a1b      	lsrs	r3, r3, #8
 8002b9c:	60fb      	str	r3, [r7, #12]
        break;
 8002b9e:	e002      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
        break;
 8002ba0:	bf00      	nop
 8002ba2:	e000      	b.n	8002ba6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002ba4:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002ba6:	f7ff f8fd 	bl	8001da4 <HAL_GetREVID>
 8002baa:	4603      	mov	r3, r0
 8002bac:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d815      	bhi.n	8002be0 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	4a2b      	ldr	r2, [pc, #172]	@ (8002c64 <ADC_ConfigureBoostMode+0x208>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d908      	bls.n	8002bce <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	689a      	ldr	r2, [r3, #8]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002bca:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002bcc:	e03e      	b.n	8002c4c <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bdc:	609a      	str	r2, [r3, #8]
}
 8002bde:	e035      	b.n	8002c4c <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	085b      	lsrs	r3, r3, #1
 8002be4:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	4a1f      	ldr	r2, [pc, #124]	@ (8002c68 <ADC_ConfigureBoostMode+0x20c>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d808      	bhi.n	8002c00 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002bfc:	609a      	str	r2, [r3, #8]
}
 8002bfe:	e025      	b.n	8002c4c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4a1a      	ldr	r2, [pc, #104]	@ (8002c6c <ADC_ConfigureBoostMode+0x210>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d80a      	bhi.n	8002c1e <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c1a:	609a      	str	r2, [r3, #8]
}
 8002c1c:	e016      	b.n	8002c4c <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	4a13      	ldr	r2, [pc, #76]	@ (8002c70 <ADC_ConfigureBoostMode+0x214>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d80a      	bhi.n	8002c3c <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c38:	609a      	str	r2, [r3, #8]
}
 8002c3a:	e007      	b.n	8002c4c <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002c4a:	609a      	str	r2, [r3, #8]
}
 8002c4c:	bf00      	nop
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40022000 	.word	0x40022000
 8002c58:	40022100 	.word	0x40022100
 8002c5c:	40022300 	.word	0x40022300
 8002c60:	58026300 	.word	0x58026300
 8002c64:	01312d00 	.word	0x01312d00
 8002c68:	005f5e10 	.word	0x005f5e10
 8002c6c:	00bebc20 	.word	0x00bebc20
 8002c70:	017d7840 	.word	0x017d7840

08002c74 <LL_ADC_IsEnabled>:
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <LL_ADC_IsEnabled+0x18>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e000      	b.n	8002c8e <LL_ADC_IsEnabled+0x1a>
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <LL_ADC_REG_IsConversionOngoing>:
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b083      	sub	sp, #12
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d101      	bne.n	8002cb2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002cc0:	b590      	push	{r4, r7, lr}
 8002cc2:	b09f      	sub	sp, #124	@ 0x7c
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d101      	bne.n	8002cde <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e0be      	b.n	8002e5c <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002cea:	2300      	movs	r3, #0
 8002cec:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a5c      	ldr	r2, [pc, #368]	@ (8002e64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d102      	bne.n	8002cfe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002cf8:	4b5b      	ldr	r3, [pc, #364]	@ (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002cfa:	60bb      	str	r3, [r7, #8]
 8002cfc:	e001      	b.n	8002d02 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002cfe:	2300      	movs	r3, #0
 8002d00:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10b      	bne.n	8002d20 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d0c:	f043 0220 	orr.w	r2, r3, #32
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e09d      	b.n	8002e5c <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7ff ffb9 	bl	8002c9a <LL_ADC_REG_IsConversionOngoing>
 8002d28:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7ff ffb3 	bl	8002c9a <LL_ADC_REG_IsConversionOngoing>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d17f      	bne.n	8002e3a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002d3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d17c      	bne.n	8002e3a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a47      	ldr	r2, [pc, #284]	@ (8002e64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d004      	beq.n	8002d54 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a46      	ldr	r2, [pc, #280]	@ (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d101      	bne.n	8002d58 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002d54:	4b45      	ldr	r3, [pc, #276]	@ (8002e6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002d56:	e000      	b.n	8002d5a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002d58:	4b45      	ldr	r3, [pc, #276]	@ (8002e70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002d5a:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d039      	beq.n	8002dd8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002d64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	431a      	orrs	r2, r3
 8002d72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d74:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a3a      	ldr	r2, [pc, #232]	@ (8002e64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d004      	beq.n	8002d8a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a38      	ldr	r2, [pc, #224]	@ (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d10e      	bne.n	8002da8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8002d8a:	4836      	ldr	r0, [pc, #216]	@ (8002e64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002d8c:	f7ff ff72 	bl	8002c74 <LL_ADC_IsEnabled>
 8002d90:	4604      	mov	r4, r0
 8002d92:	4835      	ldr	r0, [pc, #212]	@ (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002d94:	f7ff ff6e 	bl	8002c74 <LL_ADC_IsEnabled>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	4323      	orrs	r3, r4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	bf0c      	ite	eq
 8002da0:	2301      	moveq	r3, #1
 8002da2:	2300      	movne	r3, #0
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	e008      	b.n	8002dba <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8002da8:	4832      	ldr	r0, [pc, #200]	@ (8002e74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002daa:	f7ff ff63 	bl	8002c74 <LL_ADC_IsEnabled>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	bf0c      	ite	eq
 8002db4:	2301      	moveq	r3, #1
 8002db6:	2300      	movne	r3, #0
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d047      	beq.n	8002e4e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8002e78 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	6811      	ldr	r1, [r2, #0]
 8002dca:	683a      	ldr	r2, [r7, #0]
 8002dcc:	6892      	ldr	r2, [r2, #8]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dd4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002dd6:	e03a      	b.n	8002e4e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002dd8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002de0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002de2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a1e      	ldr	r2, [pc, #120]	@ (8002e64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d004      	beq.n	8002df8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a1d      	ldr	r2, [pc, #116]	@ (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d10e      	bne.n	8002e16 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002df8:	481a      	ldr	r0, [pc, #104]	@ (8002e64 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002dfa:	f7ff ff3b 	bl	8002c74 <LL_ADC_IsEnabled>
 8002dfe:	4604      	mov	r4, r0
 8002e00:	4819      	ldr	r0, [pc, #100]	@ (8002e68 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002e02:	f7ff ff37 	bl	8002c74 <LL_ADC_IsEnabled>
 8002e06:	4603      	mov	r3, r0
 8002e08:	4323      	orrs	r3, r4
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	bf0c      	ite	eq
 8002e0e:	2301      	moveq	r3, #1
 8002e10:	2300      	movne	r3, #0
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	e008      	b.n	8002e28 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002e16:	4817      	ldr	r0, [pc, #92]	@ (8002e74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002e18:	f7ff ff2c 	bl	8002c74 <LL_ADC_IsEnabled>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	bf0c      	ite	eq
 8002e22:	2301      	moveq	r3, #1
 8002e24:	2300      	movne	r3, #0
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d010      	beq.n	8002e4e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002e2c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	4b11      	ldr	r3, [pc, #68]	@ (8002e78 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002e32:	4013      	ands	r3, r2
 8002e34:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002e36:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e38:	e009      	b.n	8002e4e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e3e:	f043 0220 	orr.w	r2, r3, #32
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002e4c:	e000      	b.n	8002e50 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e4e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002e58:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	377c      	adds	r7, #124	@ 0x7c
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd90      	pop	{r4, r7, pc}
 8002e64:	40022000 	.word	0x40022000
 8002e68:	40022100 	.word	0x40022100
 8002e6c:	40022300 	.word	0x40022300
 8002e70:	58026300 	.word	0x58026300
 8002e74:	58026000 	.word	0x58026000
 8002e78:	fffff0e0 	.word	0xfffff0e0

08002e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b085      	sub	sp, #20
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	f003 0307 	and.w	r3, r3, #7
 8002e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ebc <__NVIC_SetPriorityGrouping+0x40>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e98:	4013      	ands	r3, r2
 8002e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002ea4:	4b06      	ldr	r3, [pc, #24]	@ (8002ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eaa:	4a04      	ldr	r2, [pc, #16]	@ (8002ebc <__NVIC_SetPriorityGrouping+0x40>)
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	60d3      	str	r3, [r2, #12]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	e000ed00 	.word	0xe000ed00
 8002ec0:	05fa0000 	.word	0x05fa0000

08002ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ec8:	4b04      	ldr	r3, [pc, #16]	@ (8002edc <__NVIC_GetPriorityGrouping+0x18>)
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	0a1b      	lsrs	r3, r3, #8
 8002ece:	f003 0307 	and.w	r3, r3, #7
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	e000ed00 	.word	0xe000ed00

08002ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002eea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	db0b      	blt.n	8002f0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ef2:	88fb      	ldrh	r3, [r7, #6]
 8002ef4:	f003 021f 	and.w	r2, r3, #31
 8002ef8:	4907      	ldr	r1, [pc, #28]	@ (8002f18 <__NVIC_EnableIRQ+0x38>)
 8002efa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002efe:	095b      	lsrs	r3, r3, #5
 8002f00:	2001      	movs	r0, #1
 8002f02:	fa00 f202 	lsl.w	r2, r0, r2
 8002f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	e000e100 	.word	0xe000e100

08002f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	4603      	mov	r3, r0
 8002f24:	6039      	str	r1, [r7, #0]
 8002f26:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	db0a      	blt.n	8002f46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	490c      	ldr	r1, [pc, #48]	@ (8002f68 <__NVIC_SetPriority+0x4c>)
 8002f36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f3a:	0112      	lsls	r2, r2, #4
 8002f3c:	b2d2      	uxtb	r2, r2
 8002f3e:	440b      	add	r3, r1
 8002f40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f44:	e00a      	b.n	8002f5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	4908      	ldr	r1, [pc, #32]	@ (8002f6c <__NVIC_SetPriority+0x50>)
 8002f4c:	88fb      	ldrh	r3, [r7, #6]
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	3b04      	subs	r3, #4
 8002f54:	0112      	lsls	r2, r2, #4
 8002f56:	b2d2      	uxtb	r2, r2
 8002f58:	440b      	add	r3, r1
 8002f5a:	761a      	strb	r2, [r3, #24]
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	e000e100 	.word	0xe000e100
 8002f6c:	e000ed00 	.word	0xe000ed00

08002f70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b089      	sub	sp, #36	@ 0x24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	f1c3 0307 	rsb	r3, r3, #7
 8002f8a:	2b04      	cmp	r3, #4
 8002f8c:	bf28      	it	cs
 8002f8e:	2304      	movcs	r3, #4
 8002f90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	3304      	adds	r3, #4
 8002f96:	2b06      	cmp	r3, #6
 8002f98:	d902      	bls.n	8002fa0 <NVIC_EncodePriority+0x30>
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	3b03      	subs	r3, #3
 8002f9e:	e000      	b.n	8002fa2 <NVIC_EncodePriority+0x32>
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa8:	69bb      	ldr	r3, [r7, #24]
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	401a      	ands	r2, r3
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc2:	43d9      	mvns	r1, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc8:	4313      	orrs	r3, r2
         );
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3724      	adds	r7, #36	@ 0x24
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b082      	sub	sp, #8
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f7ff ff4c 	bl	8002e7c <__NVIC_SetPriorityGrouping>
}
 8002fe4:	bf00      	nop
 8002fe6:	3708      	adds	r7, #8
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	607a      	str	r2, [r7, #4]
 8002ff8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ffa:	f7ff ff63 	bl	8002ec4 <__NVIC_GetPriorityGrouping>
 8002ffe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	68b9      	ldr	r1, [r7, #8]
 8003004:	6978      	ldr	r0, [r7, #20]
 8003006:	f7ff ffb3 	bl	8002f70 <NVIC_EncodePriority>
 800300a:	4602      	mov	r2, r0
 800300c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003010:	4611      	mov	r1, r2
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff ff82 	bl	8002f1c <__NVIC_SetPriority>
}
 8003018:	bf00      	nop
 800301a:	3718      	adds	r7, #24
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800302a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800302e:	4618      	mov	r0, r3
 8003030:	f7ff ff56 	bl	8002ee0 <__NVIC_EnableIRQ>
}
 8003034:	bf00      	nop
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b086      	sub	sp, #24
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003044:	f7fe fe7e 	bl	8001d44 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e2dc      	b.n	800360e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800305a:	b2db      	uxtb	r3, r3
 800305c:	2b02      	cmp	r3, #2
 800305e:	d008      	beq.n	8003072 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2280      	movs	r2, #128	@ 0x80
 8003064:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e2cd      	b.n	800360e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a76      	ldr	r2, [pc, #472]	@ (8003250 <HAL_DMA_Abort+0x214>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d04a      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a74      	ldr	r2, [pc, #464]	@ (8003254 <HAL_DMA_Abort+0x218>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d045      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a73      	ldr	r2, [pc, #460]	@ (8003258 <HAL_DMA_Abort+0x21c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d040      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a71      	ldr	r2, [pc, #452]	@ (800325c <HAL_DMA_Abort+0x220>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d03b      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a70      	ldr	r2, [pc, #448]	@ (8003260 <HAL_DMA_Abort+0x224>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d036      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a6e      	ldr	r2, [pc, #440]	@ (8003264 <HAL_DMA_Abort+0x228>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d031      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a6d      	ldr	r2, [pc, #436]	@ (8003268 <HAL_DMA_Abort+0x22c>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d02c      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a6b      	ldr	r2, [pc, #428]	@ (800326c <HAL_DMA_Abort+0x230>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d027      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a6a      	ldr	r2, [pc, #424]	@ (8003270 <HAL_DMA_Abort+0x234>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d022      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a68      	ldr	r2, [pc, #416]	@ (8003274 <HAL_DMA_Abort+0x238>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d01d      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a67      	ldr	r2, [pc, #412]	@ (8003278 <HAL_DMA_Abort+0x23c>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d018      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a65      	ldr	r2, [pc, #404]	@ (800327c <HAL_DMA_Abort+0x240>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d013      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a64      	ldr	r2, [pc, #400]	@ (8003280 <HAL_DMA_Abort+0x244>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d00e      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a62      	ldr	r2, [pc, #392]	@ (8003284 <HAL_DMA_Abort+0x248>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d009      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a61      	ldr	r2, [pc, #388]	@ (8003288 <HAL_DMA_Abort+0x24c>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d004      	beq.n	8003112 <HAL_DMA_Abort+0xd6>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a5f      	ldr	r2, [pc, #380]	@ (800328c <HAL_DMA_Abort+0x250>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d101      	bne.n	8003116 <HAL_DMA_Abort+0xda>
 8003112:	2301      	movs	r3, #1
 8003114:	e000      	b.n	8003118 <HAL_DMA_Abort+0xdc>
 8003116:	2300      	movs	r3, #0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d013      	beq.n	8003144 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 021e 	bic.w	r2, r2, #30
 800312a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695a      	ldr	r2, [r3, #20]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800313a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	617b      	str	r3, [r7, #20]
 8003142:	e00a      	b.n	800315a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f022 020e 	bic.w	r2, r2, #14
 8003152:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a3c      	ldr	r2, [pc, #240]	@ (8003250 <HAL_DMA_Abort+0x214>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d072      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a3a      	ldr	r2, [pc, #232]	@ (8003254 <HAL_DMA_Abort+0x218>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d06d      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a39      	ldr	r2, [pc, #228]	@ (8003258 <HAL_DMA_Abort+0x21c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d068      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a37      	ldr	r2, [pc, #220]	@ (800325c <HAL_DMA_Abort+0x220>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d063      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a36      	ldr	r2, [pc, #216]	@ (8003260 <HAL_DMA_Abort+0x224>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d05e      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a34      	ldr	r2, [pc, #208]	@ (8003264 <HAL_DMA_Abort+0x228>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d059      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a33      	ldr	r2, [pc, #204]	@ (8003268 <HAL_DMA_Abort+0x22c>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d054      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a31      	ldr	r2, [pc, #196]	@ (800326c <HAL_DMA_Abort+0x230>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d04f      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a30      	ldr	r2, [pc, #192]	@ (8003270 <HAL_DMA_Abort+0x234>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d04a      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a2e      	ldr	r2, [pc, #184]	@ (8003274 <HAL_DMA_Abort+0x238>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d045      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a2d      	ldr	r2, [pc, #180]	@ (8003278 <HAL_DMA_Abort+0x23c>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d040      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a2b      	ldr	r2, [pc, #172]	@ (800327c <HAL_DMA_Abort+0x240>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d03b      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a2a      	ldr	r2, [pc, #168]	@ (8003280 <HAL_DMA_Abort+0x244>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d036      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a28      	ldr	r2, [pc, #160]	@ (8003284 <HAL_DMA_Abort+0x248>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d031      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a27      	ldr	r2, [pc, #156]	@ (8003288 <HAL_DMA_Abort+0x24c>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d02c      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a25      	ldr	r2, [pc, #148]	@ (800328c <HAL_DMA_Abort+0x250>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d027      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a24      	ldr	r2, [pc, #144]	@ (8003290 <HAL_DMA_Abort+0x254>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d022      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a22      	ldr	r2, [pc, #136]	@ (8003294 <HAL_DMA_Abort+0x258>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d01d      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a21      	ldr	r2, [pc, #132]	@ (8003298 <HAL_DMA_Abort+0x25c>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d018      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a1f      	ldr	r2, [pc, #124]	@ (800329c <HAL_DMA_Abort+0x260>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d013      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a1e      	ldr	r2, [pc, #120]	@ (80032a0 <HAL_DMA_Abort+0x264>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d00e      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a1c      	ldr	r2, [pc, #112]	@ (80032a4 <HAL_DMA_Abort+0x268>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d009      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a1b      	ldr	r2, [pc, #108]	@ (80032a8 <HAL_DMA_Abort+0x26c>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d004      	beq.n	800324a <HAL_DMA_Abort+0x20e>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a19      	ldr	r2, [pc, #100]	@ (80032ac <HAL_DMA_Abort+0x270>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d132      	bne.n	80032b0 <HAL_DMA_Abort+0x274>
 800324a:	2301      	movs	r3, #1
 800324c:	e031      	b.n	80032b2 <HAL_DMA_Abort+0x276>
 800324e:	bf00      	nop
 8003250:	40020010 	.word	0x40020010
 8003254:	40020028 	.word	0x40020028
 8003258:	40020040 	.word	0x40020040
 800325c:	40020058 	.word	0x40020058
 8003260:	40020070 	.word	0x40020070
 8003264:	40020088 	.word	0x40020088
 8003268:	400200a0 	.word	0x400200a0
 800326c:	400200b8 	.word	0x400200b8
 8003270:	40020410 	.word	0x40020410
 8003274:	40020428 	.word	0x40020428
 8003278:	40020440 	.word	0x40020440
 800327c:	40020458 	.word	0x40020458
 8003280:	40020470 	.word	0x40020470
 8003284:	40020488 	.word	0x40020488
 8003288:	400204a0 	.word	0x400204a0
 800328c:	400204b8 	.word	0x400204b8
 8003290:	58025408 	.word	0x58025408
 8003294:	5802541c 	.word	0x5802541c
 8003298:	58025430 	.word	0x58025430
 800329c:	58025444 	.word	0x58025444
 80032a0:	58025458 	.word	0x58025458
 80032a4:	5802546c 	.word	0x5802546c
 80032a8:	58025480 	.word	0x58025480
 80032ac:	58025494 	.word	0x58025494
 80032b0:	2300      	movs	r3, #0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d007      	beq.n	80032c6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a6d      	ldr	r2, [pc, #436]	@ (8003480 <HAL_DMA_Abort+0x444>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d04a      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a6b      	ldr	r2, [pc, #428]	@ (8003484 <HAL_DMA_Abort+0x448>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d045      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a6a      	ldr	r2, [pc, #424]	@ (8003488 <HAL_DMA_Abort+0x44c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d040      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a68      	ldr	r2, [pc, #416]	@ (800348c <HAL_DMA_Abort+0x450>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d03b      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a67      	ldr	r2, [pc, #412]	@ (8003490 <HAL_DMA_Abort+0x454>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d036      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a65      	ldr	r2, [pc, #404]	@ (8003494 <HAL_DMA_Abort+0x458>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d031      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a64      	ldr	r2, [pc, #400]	@ (8003498 <HAL_DMA_Abort+0x45c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d02c      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a62      	ldr	r2, [pc, #392]	@ (800349c <HAL_DMA_Abort+0x460>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d027      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a61      	ldr	r2, [pc, #388]	@ (80034a0 <HAL_DMA_Abort+0x464>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d022      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a5f      	ldr	r2, [pc, #380]	@ (80034a4 <HAL_DMA_Abort+0x468>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d01d      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a5e      	ldr	r2, [pc, #376]	@ (80034a8 <HAL_DMA_Abort+0x46c>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d018      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a5c      	ldr	r2, [pc, #368]	@ (80034ac <HAL_DMA_Abort+0x470>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d013      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a5b      	ldr	r2, [pc, #364]	@ (80034b0 <HAL_DMA_Abort+0x474>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d00e      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a59      	ldr	r2, [pc, #356]	@ (80034b4 <HAL_DMA_Abort+0x478>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d009      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a58      	ldr	r2, [pc, #352]	@ (80034b8 <HAL_DMA_Abort+0x47c>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d004      	beq.n	8003366 <HAL_DMA_Abort+0x32a>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a56      	ldr	r2, [pc, #344]	@ (80034bc <HAL_DMA_Abort+0x480>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d108      	bne.n	8003378 <HAL_DMA_Abort+0x33c>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0201 	bic.w	r2, r2, #1
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	e007      	b.n	8003388 <HAL_DMA_Abort+0x34c>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003388:	e013      	b.n	80033b2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800338a:	f7fe fcdb 	bl	8001d44 <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b05      	cmp	r3, #5
 8003396:	d90c      	bls.n	80033b2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2220      	movs	r2, #32
 800339c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2203      	movs	r2, #3
 80033a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e12d      	b.n	800360e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d1e5      	bne.n	800338a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a2f      	ldr	r2, [pc, #188]	@ (8003480 <HAL_DMA_Abort+0x444>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d04a      	beq.n	800345e <HAL_DMA_Abort+0x422>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a2d      	ldr	r2, [pc, #180]	@ (8003484 <HAL_DMA_Abort+0x448>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d045      	beq.n	800345e <HAL_DMA_Abort+0x422>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a2c      	ldr	r2, [pc, #176]	@ (8003488 <HAL_DMA_Abort+0x44c>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d040      	beq.n	800345e <HAL_DMA_Abort+0x422>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a2a      	ldr	r2, [pc, #168]	@ (800348c <HAL_DMA_Abort+0x450>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d03b      	beq.n	800345e <HAL_DMA_Abort+0x422>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a29      	ldr	r2, [pc, #164]	@ (8003490 <HAL_DMA_Abort+0x454>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d036      	beq.n	800345e <HAL_DMA_Abort+0x422>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a27      	ldr	r2, [pc, #156]	@ (8003494 <HAL_DMA_Abort+0x458>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d031      	beq.n	800345e <HAL_DMA_Abort+0x422>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a26      	ldr	r2, [pc, #152]	@ (8003498 <HAL_DMA_Abort+0x45c>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d02c      	beq.n	800345e <HAL_DMA_Abort+0x422>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a24      	ldr	r2, [pc, #144]	@ (800349c <HAL_DMA_Abort+0x460>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d027      	beq.n	800345e <HAL_DMA_Abort+0x422>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a23      	ldr	r2, [pc, #140]	@ (80034a0 <HAL_DMA_Abort+0x464>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d022      	beq.n	800345e <HAL_DMA_Abort+0x422>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a21      	ldr	r2, [pc, #132]	@ (80034a4 <HAL_DMA_Abort+0x468>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d01d      	beq.n	800345e <HAL_DMA_Abort+0x422>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a20      	ldr	r2, [pc, #128]	@ (80034a8 <HAL_DMA_Abort+0x46c>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d018      	beq.n	800345e <HAL_DMA_Abort+0x422>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a1e      	ldr	r2, [pc, #120]	@ (80034ac <HAL_DMA_Abort+0x470>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d013      	beq.n	800345e <HAL_DMA_Abort+0x422>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1d      	ldr	r2, [pc, #116]	@ (80034b0 <HAL_DMA_Abort+0x474>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d00e      	beq.n	800345e <HAL_DMA_Abort+0x422>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1b      	ldr	r2, [pc, #108]	@ (80034b4 <HAL_DMA_Abort+0x478>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d009      	beq.n	800345e <HAL_DMA_Abort+0x422>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1a      	ldr	r2, [pc, #104]	@ (80034b8 <HAL_DMA_Abort+0x47c>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d004      	beq.n	800345e <HAL_DMA_Abort+0x422>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a18      	ldr	r2, [pc, #96]	@ (80034bc <HAL_DMA_Abort+0x480>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d101      	bne.n	8003462 <HAL_DMA_Abort+0x426>
 800345e:	2301      	movs	r3, #1
 8003460:	e000      	b.n	8003464 <HAL_DMA_Abort+0x428>
 8003462:	2300      	movs	r3, #0
 8003464:	2b00      	cmp	r3, #0
 8003466:	d02b      	beq.n	80034c0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003472:	f003 031f 	and.w	r3, r3, #31
 8003476:	223f      	movs	r2, #63	@ 0x3f
 8003478:	409a      	lsls	r2, r3
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	609a      	str	r2, [r3, #8]
 800347e:	e02a      	b.n	80034d6 <HAL_DMA_Abort+0x49a>
 8003480:	40020010 	.word	0x40020010
 8003484:	40020028 	.word	0x40020028
 8003488:	40020040 	.word	0x40020040
 800348c:	40020058 	.word	0x40020058
 8003490:	40020070 	.word	0x40020070
 8003494:	40020088 	.word	0x40020088
 8003498:	400200a0 	.word	0x400200a0
 800349c:	400200b8 	.word	0x400200b8
 80034a0:	40020410 	.word	0x40020410
 80034a4:	40020428 	.word	0x40020428
 80034a8:	40020440 	.word	0x40020440
 80034ac:	40020458 	.word	0x40020458
 80034b0:	40020470 	.word	0x40020470
 80034b4:	40020488 	.word	0x40020488
 80034b8:	400204a0 	.word	0x400204a0
 80034bc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ca:	f003 031f 	and.w	r3, r3, #31
 80034ce:	2201      	movs	r2, #1
 80034d0:	409a      	lsls	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a4f      	ldr	r2, [pc, #316]	@ (8003618 <HAL_DMA_Abort+0x5dc>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d072      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a4d      	ldr	r2, [pc, #308]	@ (800361c <HAL_DMA_Abort+0x5e0>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d06d      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a4c      	ldr	r2, [pc, #304]	@ (8003620 <HAL_DMA_Abort+0x5e4>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d068      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a4a      	ldr	r2, [pc, #296]	@ (8003624 <HAL_DMA_Abort+0x5e8>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d063      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a49      	ldr	r2, [pc, #292]	@ (8003628 <HAL_DMA_Abort+0x5ec>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d05e      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a47      	ldr	r2, [pc, #284]	@ (800362c <HAL_DMA_Abort+0x5f0>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d059      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a46      	ldr	r2, [pc, #280]	@ (8003630 <HAL_DMA_Abort+0x5f4>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d054      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a44      	ldr	r2, [pc, #272]	@ (8003634 <HAL_DMA_Abort+0x5f8>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d04f      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a43      	ldr	r2, [pc, #268]	@ (8003638 <HAL_DMA_Abort+0x5fc>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d04a      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a41      	ldr	r2, [pc, #260]	@ (800363c <HAL_DMA_Abort+0x600>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d045      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a40      	ldr	r2, [pc, #256]	@ (8003640 <HAL_DMA_Abort+0x604>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d040      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a3e      	ldr	r2, [pc, #248]	@ (8003644 <HAL_DMA_Abort+0x608>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d03b      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a3d      	ldr	r2, [pc, #244]	@ (8003648 <HAL_DMA_Abort+0x60c>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d036      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a3b      	ldr	r2, [pc, #236]	@ (800364c <HAL_DMA_Abort+0x610>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d031      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a3a      	ldr	r2, [pc, #232]	@ (8003650 <HAL_DMA_Abort+0x614>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d02c      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a38      	ldr	r2, [pc, #224]	@ (8003654 <HAL_DMA_Abort+0x618>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d027      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a37      	ldr	r2, [pc, #220]	@ (8003658 <HAL_DMA_Abort+0x61c>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d022      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a35      	ldr	r2, [pc, #212]	@ (800365c <HAL_DMA_Abort+0x620>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d01d      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a34      	ldr	r2, [pc, #208]	@ (8003660 <HAL_DMA_Abort+0x624>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d018      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a32      	ldr	r2, [pc, #200]	@ (8003664 <HAL_DMA_Abort+0x628>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d013      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a31      	ldr	r2, [pc, #196]	@ (8003668 <HAL_DMA_Abort+0x62c>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d00e      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a2f      	ldr	r2, [pc, #188]	@ (800366c <HAL_DMA_Abort+0x630>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d009      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a2e      	ldr	r2, [pc, #184]	@ (8003670 <HAL_DMA_Abort+0x634>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d004      	beq.n	80035c6 <HAL_DMA_Abort+0x58a>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a2c      	ldr	r2, [pc, #176]	@ (8003674 <HAL_DMA_Abort+0x638>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d101      	bne.n	80035ca <HAL_DMA_Abort+0x58e>
 80035c6:	2301      	movs	r3, #1
 80035c8:	e000      	b.n	80035cc <HAL_DMA_Abort+0x590>
 80035ca:	2300      	movs	r3, #0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d015      	beq.n	80035fc <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80035d8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00c      	beq.n	80035fc <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035f0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80035fa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3718      	adds	r7, #24
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40020010 	.word	0x40020010
 800361c:	40020028 	.word	0x40020028
 8003620:	40020040 	.word	0x40020040
 8003624:	40020058 	.word	0x40020058
 8003628:	40020070 	.word	0x40020070
 800362c:	40020088 	.word	0x40020088
 8003630:	400200a0 	.word	0x400200a0
 8003634:	400200b8 	.word	0x400200b8
 8003638:	40020410 	.word	0x40020410
 800363c:	40020428 	.word	0x40020428
 8003640:	40020440 	.word	0x40020440
 8003644:	40020458 	.word	0x40020458
 8003648:	40020470 	.word	0x40020470
 800364c:	40020488 	.word	0x40020488
 8003650:	400204a0 	.word	0x400204a0
 8003654:	400204b8 	.word	0x400204b8
 8003658:	58025408 	.word	0x58025408
 800365c:	5802541c 	.word	0x5802541c
 8003660:	58025430 	.word	0x58025430
 8003664:	58025444 	.word	0x58025444
 8003668:	58025458 	.word	0x58025458
 800366c:	5802546c 	.word	0x5802546c
 8003670:	58025480 	.word	0x58025480
 8003674:	58025494 	.word	0x58025494

08003678 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e237      	b.n	8003afa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b02      	cmp	r3, #2
 8003694:	d004      	beq.n	80036a0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2280      	movs	r2, #128	@ 0x80
 800369a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e22c      	b.n	8003afa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a5c      	ldr	r2, [pc, #368]	@ (8003818 <HAL_DMA_Abort_IT+0x1a0>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d04a      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a5b      	ldr	r2, [pc, #364]	@ (800381c <HAL_DMA_Abort_IT+0x1a4>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d045      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a59      	ldr	r2, [pc, #356]	@ (8003820 <HAL_DMA_Abort_IT+0x1a8>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d040      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a58      	ldr	r2, [pc, #352]	@ (8003824 <HAL_DMA_Abort_IT+0x1ac>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d03b      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a56      	ldr	r2, [pc, #344]	@ (8003828 <HAL_DMA_Abort_IT+0x1b0>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d036      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a55      	ldr	r2, [pc, #340]	@ (800382c <HAL_DMA_Abort_IT+0x1b4>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d031      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a53      	ldr	r2, [pc, #332]	@ (8003830 <HAL_DMA_Abort_IT+0x1b8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d02c      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a52      	ldr	r2, [pc, #328]	@ (8003834 <HAL_DMA_Abort_IT+0x1bc>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d027      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a50      	ldr	r2, [pc, #320]	@ (8003838 <HAL_DMA_Abort_IT+0x1c0>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d022      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a4f      	ldr	r2, [pc, #316]	@ (800383c <HAL_DMA_Abort_IT+0x1c4>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d01d      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a4d      	ldr	r2, [pc, #308]	@ (8003840 <HAL_DMA_Abort_IT+0x1c8>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d018      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a4c      	ldr	r2, [pc, #304]	@ (8003844 <HAL_DMA_Abort_IT+0x1cc>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d013      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a4a      	ldr	r2, [pc, #296]	@ (8003848 <HAL_DMA_Abort_IT+0x1d0>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d00e      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a49      	ldr	r2, [pc, #292]	@ (800384c <HAL_DMA_Abort_IT+0x1d4>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d009      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a47      	ldr	r2, [pc, #284]	@ (8003850 <HAL_DMA_Abort_IT+0x1d8>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d004      	beq.n	8003740 <HAL_DMA_Abort_IT+0xc8>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a46      	ldr	r2, [pc, #280]	@ (8003854 <HAL_DMA_Abort_IT+0x1dc>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d101      	bne.n	8003744 <HAL_DMA_Abort_IT+0xcc>
 8003740:	2301      	movs	r3, #1
 8003742:	e000      	b.n	8003746 <HAL_DMA_Abort_IT+0xce>
 8003744:	2300      	movs	r3, #0
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 8086 	beq.w	8003858 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2204      	movs	r2, #4
 8003750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a2f      	ldr	r2, [pc, #188]	@ (8003818 <HAL_DMA_Abort_IT+0x1a0>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d04a      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a2e      	ldr	r2, [pc, #184]	@ (800381c <HAL_DMA_Abort_IT+0x1a4>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d045      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a2c      	ldr	r2, [pc, #176]	@ (8003820 <HAL_DMA_Abort_IT+0x1a8>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d040      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a2b      	ldr	r2, [pc, #172]	@ (8003824 <HAL_DMA_Abort_IT+0x1ac>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d03b      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a29      	ldr	r2, [pc, #164]	@ (8003828 <HAL_DMA_Abort_IT+0x1b0>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d036      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a28      	ldr	r2, [pc, #160]	@ (800382c <HAL_DMA_Abort_IT+0x1b4>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d031      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a26      	ldr	r2, [pc, #152]	@ (8003830 <HAL_DMA_Abort_IT+0x1b8>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d02c      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a25      	ldr	r2, [pc, #148]	@ (8003834 <HAL_DMA_Abort_IT+0x1bc>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d027      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a23      	ldr	r2, [pc, #140]	@ (8003838 <HAL_DMA_Abort_IT+0x1c0>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d022      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a22      	ldr	r2, [pc, #136]	@ (800383c <HAL_DMA_Abort_IT+0x1c4>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d01d      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a20      	ldr	r2, [pc, #128]	@ (8003840 <HAL_DMA_Abort_IT+0x1c8>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d018      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1f      	ldr	r2, [pc, #124]	@ (8003844 <HAL_DMA_Abort_IT+0x1cc>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d013      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003848 <HAL_DMA_Abort_IT+0x1d0>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d00e      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a1c      	ldr	r2, [pc, #112]	@ (800384c <HAL_DMA_Abort_IT+0x1d4>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d009      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a1a      	ldr	r2, [pc, #104]	@ (8003850 <HAL_DMA_Abort_IT+0x1d8>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d004      	beq.n	80037f4 <HAL_DMA_Abort_IT+0x17c>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a19      	ldr	r2, [pc, #100]	@ (8003854 <HAL_DMA_Abort_IT+0x1dc>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d108      	bne.n	8003806 <HAL_DMA_Abort_IT+0x18e>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f022 0201 	bic.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]
 8003804:	e178      	b.n	8003af8 <HAL_DMA_Abort_IT+0x480>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0201 	bic.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]
 8003816:	e16f      	b.n	8003af8 <HAL_DMA_Abort_IT+0x480>
 8003818:	40020010 	.word	0x40020010
 800381c:	40020028 	.word	0x40020028
 8003820:	40020040 	.word	0x40020040
 8003824:	40020058 	.word	0x40020058
 8003828:	40020070 	.word	0x40020070
 800382c:	40020088 	.word	0x40020088
 8003830:	400200a0 	.word	0x400200a0
 8003834:	400200b8 	.word	0x400200b8
 8003838:	40020410 	.word	0x40020410
 800383c:	40020428 	.word	0x40020428
 8003840:	40020440 	.word	0x40020440
 8003844:	40020458 	.word	0x40020458
 8003848:	40020470 	.word	0x40020470
 800384c:	40020488 	.word	0x40020488
 8003850:	400204a0 	.word	0x400204a0
 8003854:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 020e 	bic.w	r2, r2, #14
 8003866:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a6c      	ldr	r2, [pc, #432]	@ (8003a20 <HAL_DMA_Abort_IT+0x3a8>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d04a      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a6b      	ldr	r2, [pc, #428]	@ (8003a24 <HAL_DMA_Abort_IT+0x3ac>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d045      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a69      	ldr	r2, [pc, #420]	@ (8003a28 <HAL_DMA_Abort_IT+0x3b0>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d040      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a68      	ldr	r2, [pc, #416]	@ (8003a2c <HAL_DMA_Abort_IT+0x3b4>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d03b      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a66      	ldr	r2, [pc, #408]	@ (8003a30 <HAL_DMA_Abort_IT+0x3b8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d036      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a65      	ldr	r2, [pc, #404]	@ (8003a34 <HAL_DMA_Abort_IT+0x3bc>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d031      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a63      	ldr	r2, [pc, #396]	@ (8003a38 <HAL_DMA_Abort_IT+0x3c0>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d02c      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a62      	ldr	r2, [pc, #392]	@ (8003a3c <HAL_DMA_Abort_IT+0x3c4>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d027      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a60      	ldr	r2, [pc, #384]	@ (8003a40 <HAL_DMA_Abort_IT+0x3c8>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d022      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a5f      	ldr	r2, [pc, #380]	@ (8003a44 <HAL_DMA_Abort_IT+0x3cc>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d01d      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a5d      	ldr	r2, [pc, #372]	@ (8003a48 <HAL_DMA_Abort_IT+0x3d0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d018      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a5c      	ldr	r2, [pc, #368]	@ (8003a4c <HAL_DMA_Abort_IT+0x3d4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d013      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a5a      	ldr	r2, [pc, #360]	@ (8003a50 <HAL_DMA_Abort_IT+0x3d8>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00e      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a59      	ldr	r2, [pc, #356]	@ (8003a54 <HAL_DMA_Abort_IT+0x3dc>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d009      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a57      	ldr	r2, [pc, #348]	@ (8003a58 <HAL_DMA_Abort_IT+0x3e0>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d004      	beq.n	8003908 <HAL_DMA_Abort_IT+0x290>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a56      	ldr	r2, [pc, #344]	@ (8003a5c <HAL_DMA_Abort_IT+0x3e4>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d108      	bne.n	800391a <HAL_DMA_Abort_IT+0x2a2>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0201 	bic.w	r2, r2, #1
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	e007      	b.n	800392a <HAL_DMA_Abort_IT+0x2b2>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0201 	bic.w	r2, r2, #1
 8003928:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a3c      	ldr	r2, [pc, #240]	@ (8003a20 <HAL_DMA_Abort_IT+0x3a8>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d072      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a3a      	ldr	r2, [pc, #232]	@ (8003a24 <HAL_DMA_Abort_IT+0x3ac>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d06d      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a39      	ldr	r2, [pc, #228]	@ (8003a28 <HAL_DMA_Abort_IT+0x3b0>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d068      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a37      	ldr	r2, [pc, #220]	@ (8003a2c <HAL_DMA_Abort_IT+0x3b4>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d063      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a36      	ldr	r2, [pc, #216]	@ (8003a30 <HAL_DMA_Abort_IT+0x3b8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d05e      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a34      	ldr	r2, [pc, #208]	@ (8003a34 <HAL_DMA_Abort_IT+0x3bc>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d059      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a33      	ldr	r2, [pc, #204]	@ (8003a38 <HAL_DMA_Abort_IT+0x3c0>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d054      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a31      	ldr	r2, [pc, #196]	@ (8003a3c <HAL_DMA_Abort_IT+0x3c4>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d04f      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a30      	ldr	r2, [pc, #192]	@ (8003a40 <HAL_DMA_Abort_IT+0x3c8>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d04a      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a2e      	ldr	r2, [pc, #184]	@ (8003a44 <HAL_DMA_Abort_IT+0x3cc>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d045      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a2d      	ldr	r2, [pc, #180]	@ (8003a48 <HAL_DMA_Abort_IT+0x3d0>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d040      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a2b      	ldr	r2, [pc, #172]	@ (8003a4c <HAL_DMA_Abort_IT+0x3d4>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d03b      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a2a      	ldr	r2, [pc, #168]	@ (8003a50 <HAL_DMA_Abort_IT+0x3d8>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d036      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a28      	ldr	r2, [pc, #160]	@ (8003a54 <HAL_DMA_Abort_IT+0x3dc>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d031      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a27      	ldr	r2, [pc, #156]	@ (8003a58 <HAL_DMA_Abort_IT+0x3e0>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d02c      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a25      	ldr	r2, [pc, #148]	@ (8003a5c <HAL_DMA_Abort_IT+0x3e4>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d027      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a24      	ldr	r2, [pc, #144]	@ (8003a60 <HAL_DMA_Abort_IT+0x3e8>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d022      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a22      	ldr	r2, [pc, #136]	@ (8003a64 <HAL_DMA_Abort_IT+0x3ec>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d01d      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a21      	ldr	r2, [pc, #132]	@ (8003a68 <HAL_DMA_Abort_IT+0x3f0>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d018      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1f      	ldr	r2, [pc, #124]	@ (8003a6c <HAL_DMA_Abort_IT+0x3f4>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d013      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a1e      	ldr	r2, [pc, #120]	@ (8003a70 <HAL_DMA_Abort_IT+0x3f8>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00e      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a1c      	ldr	r2, [pc, #112]	@ (8003a74 <HAL_DMA_Abort_IT+0x3fc>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d009      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8003a78 <HAL_DMA_Abort_IT+0x400>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d004      	beq.n	8003a1a <HAL_DMA_Abort_IT+0x3a2>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a19      	ldr	r2, [pc, #100]	@ (8003a7c <HAL_DMA_Abort_IT+0x404>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d132      	bne.n	8003a80 <HAL_DMA_Abort_IT+0x408>
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e031      	b.n	8003a82 <HAL_DMA_Abort_IT+0x40a>
 8003a1e:	bf00      	nop
 8003a20:	40020010 	.word	0x40020010
 8003a24:	40020028 	.word	0x40020028
 8003a28:	40020040 	.word	0x40020040
 8003a2c:	40020058 	.word	0x40020058
 8003a30:	40020070 	.word	0x40020070
 8003a34:	40020088 	.word	0x40020088
 8003a38:	400200a0 	.word	0x400200a0
 8003a3c:	400200b8 	.word	0x400200b8
 8003a40:	40020410 	.word	0x40020410
 8003a44:	40020428 	.word	0x40020428
 8003a48:	40020440 	.word	0x40020440
 8003a4c:	40020458 	.word	0x40020458
 8003a50:	40020470 	.word	0x40020470
 8003a54:	40020488 	.word	0x40020488
 8003a58:	400204a0 	.word	0x400204a0
 8003a5c:	400204b8 	.word	0x400204b8
 8003a60:	58025408 	.word	0x58025408
 8003a64:	5802541c 	.word	0x5802541c
 8003a68:	58025430 	.word	0x58025430
 8003a6c:	58025444 	.word	0x58025444
 8003a70:	58025458 	.word	0x58025458
 8003a74:	5802546c 	.word	0x5802546c
 8003a78:	58025480 	.word	0x58025480
 8003a7c:	58025494 	.word	0x58025494
 8003a80:	2300      	movs	r3, #0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d028      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a94:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a9a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aa0:	f003 031f 	and.w	r3, r3, #31
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	409a      	lsls	r2, r3
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003ab4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00c      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ac8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003acc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003ad6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d003      	beq.n	8003af8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop

08003b04 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b098      	sub	sp, #96	@ 0x60
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003b0c:	4a84      	ldr	r2, [pc, #528]	@ (8003d20 <HAL_FDCAN_Init+0x21c>)
 8003b0e:	f107 030c 	add.w	r3, r7, #12
 8003b12:	4611      	mov	r1, r2
 8003b14:	224c      	movs	r2, #76	@ 0x4c
 8003b16:	4618      	mov	r0, r3
 8003b18:	f00a fb96 	bl	800e248 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e1c6      	b.n	8003eb4 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a7e      	ldr	r2, [pc, #504]	@ (8003d24 <HAL_FDCAN_Init+0x220>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d106      	bne.n	8003b3e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003b38:	461a      	mov	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d106      	bne.n	8003b58 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7fd fbb2 	bl	80012bc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	699a      	ldr	r2, [r3, #24]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f022 0210 	bic.w	r2, r2, #16
 8003b66:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b68:	f7fe f8ec 	bl	8001d44 <HAL_GetTick>
 8003b6c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003b6e:	e014      	b.n	8003b9a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003b70:	f7fe f8e8 	bl	8001d44 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b0a      	cmp	r3, #10
 8003b7c:	d90d      	bls.n	8003b9a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b84:	f043 0201 	orr.w	r2, r3, #1
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2203      	movs	r2, #3
 8003b92:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e18c      	b.n	8003eb4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	f003 0308 	and.w	r3, r3, #8
 8003ba4:	2b08      	cmp	r3, #8
 8003ba6:	d0e3      	beq.n	8003b70 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699a      	ldr	r2, [r3, #24]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f042 0201 	orr.w	r2, r2, #1
 8003bb6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bb8:	f7fe f8c4 	bl	8001d44 <HAL_GetTick>
 8003bbc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003bbe:	e014      	b.n	8003bea <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003bc0:	f7fe f8c0 	bl	8001d44 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b0a      	cmp	r3, #10
 8003bcc:	d90d      	bls.n	8003bea <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003bd4:	f043 0201 	orr.w	r2, r3, #1
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2203      	movs	r2, #3
 8003be2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e164      	b.n	8003eb4 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0e3      	beq.n	8003bc0 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	699a      	ldr	r2, [r3, #24]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0202 	orr.w	r2, r2, #2
 8003c06:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	7c1b      	ldrb	r3, [r3, #16]
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d108      	bne.n	8003c22 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	699a      	ldr	r2, [r3, #24]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c1e:	619a      	str	r2, [r3, #24]
 8003c20:	e007      	b.n	8003c32 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	699a      	ldr	r2, [r3, #24]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c30:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	7c5b      	ldrb	r3, [r3, #17]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d108      	bne.n	8003c4c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	699a      	ldr	r2, [r3, #24]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c48:	619a      	str	r2, [r3, #24]
 8003c4a:	e007      	b.n	8003c5c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	699a      	ldr	r2, [r3, #24]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003c5a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	7c9b      	ldrb	r3, [r3, #18]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d108      	bne.n	8003c76 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	699a      	ldr	r2, [r3, #24]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c72:	619a      	str	r2, [r3, #24]
 8003c74:	e007      	b.n	8003c86 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	699a      	ldr	r2, [r3, #24]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c84:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699a      	ldr	r2, [r3, #24]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003caa:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	691a      	ldr	r2, [r3, #16]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0210 	bic.w	r2, r2, #16
 8003cba:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d108      	bne.n	8003cd6 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	699a      	ldr	r2, [r3, #24]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0204 	orr.w	r2, r2, #4
 8003cd2:	619a      	str	r2, [r3, #24]
 8003cd4:	e030      	b.n	8003d38 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d02c      	beq.n	8003d38 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d020      	beq.n	8003d28 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699a      	ldr	r2, [r3, #24]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003cf4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f042 0210 	orr.w	r2, r2, #16
 8003d04:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	2b03      	cmp	r3, #3
 8003d0c:	d114      	bne.n	8003d38 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	699a      	ldr	r2, [r3, #24]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f042 0220 	orr.w	r2, r2, #32
 8003d1c:	619a      	str	r2, [r3, #24]
 8003d1e:	e00b      	b.n	8003d38 <HAL_FDCAN_Init+0x234>
 8003d20:	0800e3a8 	.word	0x0800e3a8
 8003d24:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	699a      	ldr	r2, [r3, #24]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0220 	orr.w	r2, r2, #32
 8003d36:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	3b01      	subs	r3, #1
 8003d46:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d48:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003d50:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003d60:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003d62:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d6c:	d115      	bne.n	8003d9a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d72:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d7c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d82:	3b01      	subs	r3, #1
 8003d84:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003d86:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003d96:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d98:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d00a      	beq.n	8003db8 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc0:	4413      	add	r3, r2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d011      	beq.n	8003dea <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003dce:	f023 0107 	bic.w	r1, r3, #7
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	3360      	adds	r3, #96	@ 0x60
 8003dda:	443b      	add	r3, r7
 8003ddc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	430a      	orrs	r2, r1
 8003de6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d011      	beq.n	8003e16 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003dfa:	f023 0107 	bic.w	r1, r3, #7
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	3360      	adds	r3, #96	@ 0x60
 8003e06:	443b      	add	r3, r7
 8003e08:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d012      	beq.n	8003e44 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003e26:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	3360      	adds	r3, #96	@ 0x60
 8003e32:	443b      	add	r3, r7
 8003e34:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003e38:	011a      	lsls	r2, r3, #4
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d012      	beq.n	8003e72 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003e54:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	3360      	adds	r3, #96	@ 0x60
 8003e60:	443b      	add	r3, r7
 8003e62:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003e66:	021a      	lsls	r2, r3, #8
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a11      	ldr	r2, [pc, #68]	@ (8003ebc <HAL_FDCAN_Init+0x3b8>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d107      	bne.n	8003e8c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	689a      	ldr	r2, [r3, #8]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f022 0203 	bic.w	r2, r2, #3
 8003e8a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 f891 	bl	8003fcc <FDCAN_CalcultateRamBlockAddresses>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003eb0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3760      	adds	r7, #96	@ 0x60
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	4000a000 	.word	0x4000a000

08003ec0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d111      	bne.n	8003ef8 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	699a      	ldr	r2, [r3, #24]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 0201 	bic.w	r2, r2, #1
 8003eea:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	e008      	b.n	8003f0a <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003efe:	f043 0204 	orr.w	r2, r3, #4
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
  }
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	370c      	adds	r7, #12
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b086      	sub	sp, #24
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	60f8      	str	r0, [r7, #12]
 8003f1e:	60b9      	str	r1, [r7, #8]
 8003f20:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d141      	bne.n	8003fb2 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f36:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d109      	bne.n	8003f52 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f44:	f043 0220 	orr.w	r2, r3, #32
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e038      	b.n	8003fc4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003f5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d009      	beq.n	8003f76 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f68:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e026      	b.n	8003fc4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003f7e:	0c1b      	lsrs	r3, r3, #16
 8003f80:	f003 031f 	and.w	r3, r3, #31
 8003f84:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	687a      	ldr	r2, [r7, #4]
 8003f8a:	68b9      	ldr	r1, [r7, #8]
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 f9a3 	bl	80042d8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2101      	movs	r1, #1
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f9e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	409a      	lsls	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	e008      	b.n	8003fc4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fb8:	f043 0208 	orr.w	r2, r3, #8
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
  }
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3718      	adds	r7, #24
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fd8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003fe2:	4ba7      	ldr	r3, [pc, #668]	@ (8004280 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	0091      	lsls	r1, r2, #2
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	6812      	ldr	r2, [r2, #0]
 8003fee:	430b      	orrs	r3, r1
 8003ff0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ffc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004004:	041a      	lsls	r2, r3, #16
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	4413      	add	r3, r2
 8004018:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004022:	4b97      	ldr	r3, [pc, #604]	@ (8004280 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004024:	4013      	ands	r3, r2
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	0091      	lsls	r1, r2, #2
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	6812      	ldr	r2, [r2, #0]
 800402e:	430b      	orrs	r3, r1
 8004030:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004044:	041a      	lsls	r2, r3, #16
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004054:	005b      	lsls	r3, r3, #1
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	4413      	add	r3, r2
 800405a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004064:	4b86      	ldr	r3, [pc, #536]	@ (8004280 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004066:	4013      	ands	r3, r2
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	0091      	lsls	r1, r2, #2
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6812      	ldr	r2, [r2, #0]
 8004070:	430b      	orrs	r3, r1
 8004072:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800407e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004086:	041a      	lsls	r2, r3, #16
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	430a      	orrs	r2, r1
 800408e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800409a:	fb02 f303 	mul.w	r3, r2, r3
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	4413      	add	r3, r2
 80040a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80040ac:	4b74      	ldr	r3, [pc, #464]	@ (8004280 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80040ae:	4013      	ands	r3, r2
 80040b0:	68ba      	ldr	r2, [r7, #8]
 80040b2:	0091      	lsls	r1, r2, #2
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	430b      	orrs	r3, r1
 80040ba:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80040c6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040ce:	041a      	lsls	r2, r3, #16
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	430a      	orrs	r2, r1
 80040d6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80040e2:	fb02 f303 	mul.w	r3, r2, r3
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	4413      	add	r3, r2
 80040ea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80040f4:	4b62      	ldr	r3, [pc, #392]	@ (8004280 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80040f6:	4013      	ands	r3, r2
 80040f8:	68ba      	ldr	r2, [r7, #8]
 80040fa:	0091      	lsls	r1, r2, #2
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	6812      	ldr	r2, [r2, #0]
 8004100:	430b      	orrs	r3, r1
 8004102:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800410e:	fb02 f303 	mul.w	r3, r2, r3
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	4413      	add	r3, r2
 8004116:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004120:	4b57      	ldr	r3, [pc, #348]	@ (8004280 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004122:	4013      	ands	r3, r2
 8004124:	68ba      	ldr	r2, [r7, #8]
 8004126:	0091      	lsls	r1, r2, #2
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	430b      	orrs	r3, r1
 800412e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800413a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004142:	041a      	lsls	r2, r3, #16
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004152:	005b      	lsls	r3, r3, #1
 8004154:	68ba      	ldr	r2, [r7, #8]
 8004156:	4413      	add	r3, r2
 8004158:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004162:	4b47      	ldr	r3, [pc, #284]	@ (8004280 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004164:	4013      	ands	r3, r2
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	0091      	lsls	r1, r2, #2
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6812      	ldr	r2, [r2, #0]
 800416e:	430b      	orrs	r3, r1
 8004170:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800417c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004184:	041a      	lsls	r2, r3, #16
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	430a      	orrs	r2, r1
 800418c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004198:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041a0:	061a      	lsls	r2, r3, #24
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	430a      	orrs	r2, r1
 80041a8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041b0:	4b34      	ldr	r3, [pc, #208]	@ (8004284 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80041b2:	4413      	add	r3, r2
 80041b4:	009a      	lsls	r2, r3, #2
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	441a      	add	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	441a      	add	r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e2:	6879      	ldr	r1, [r7, #4]
 80041e4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80041e6:	fb01 f303 	mul.w	r3, r1, r3
 80041ea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80041ec:	441a      	add	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041fa:	6879      	ldr	r1, [r7, #4]
 80041fc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80041fe:	fb01 f303 	mul.w	r3, r1, r3
 8004202:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004204:	441a      	add	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004212:	6879      	ldr	r1, [r7, #4]
 8004214:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8004216:	fb01 f303 	mul.w	r3, r1, r3
 800421a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800421c:	441a      	add	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	441a      	add	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004242:	6879      	ldr	r1, [r7, #4]
 8004244:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004246:	fb01 f303 	mul.w	r3, r1, r3
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	441a      	add	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800425e:	6879      	ldr	r1, [r7, #4]
 8004260:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004262:	fb01 f303 	mul.w	r3, r1, r3
 8004266:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004268:	441a      	add	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004276:	4a04      	ldr	r2, [pc, #16]	@ (8004288 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d915      	bls.n	80042a8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800427c:	e006      	b.n	800428c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800427e:	bf00      	nop
 8004280:	ffff0003 	.word	0xffff0003
 8004284:	10002b00 	.word	0x10002b00
 8004288:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004292:	f043 0220 	orr.w	r2, r3, #32
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2203      	movs	r2, #3
 80042a0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e010      	b.n	80042ca <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042ac:	60fb      	str	r3, [r7, #12]
 80042ae:	e005      	b.n	80042bc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	3304      	adds	r3, #4
 80042ba:	60fb      	str	r3, [r7, #12]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c2:	68fa      	ldr	r2, [r7, #12]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d3f3      	bcc.n	80042b0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3714      	adds	r7, #20
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop

080042d8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80042d8:	b480      	push	{r7}
 80042da:	b089      	sub	sp, #36	@ 0x24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
 80042e4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10a      	bne.n	8004304 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80042f6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80042fe:	4313      	orrs	r3, r2
 8004300:	61fb      	str	r3, [r7, #28]
 8004302:	e00a      	b.n	800431a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800430c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004312:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004314:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004318:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004324:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800432a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004330:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004338:	4313      	orrs	r3, r2
 800433a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004346:	6839      	ldr	r1, [r7, #0]
 8004348:	fb01 f303 	mul.w	r3, r1, r3
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	69fa      	ldr	r2, [r7, #28]
 8004356:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	3304      	adds	r3, #4
 800435c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	3304      	adds	r3, #4
 8004368:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800436a:	2300      	movs	r3, #0
 800436c:	617b      	str	r3, [r7, #20]
 800436e:	e020      	b.n	80043b2 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	3303      	adds	r3, #3
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	4413      	add	r3, r2
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	3302      	adds	r3, #2
 8004380:	6879      	ldr	r1, [r7, #4]
 8004382:	440b      	add	r3, r1
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004388:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	3301      	adds	r3, #1
 800438e:	6879      	ldr	r1, [r7, #4]
 8004390:	440b      	add	r3, r1
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004396:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	440a      	add	r2, r1
 800439e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80043a0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	3304      	adds	r3, #4
 80043aa:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	3304      	adds	r3, #4
 80043b0:	617b      	str	r3, [r7, #20]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	4a06      	ldr	r2, [pc, #24]	@ (80043d0 <FDCAN_CopyMessageToRAM+0xf8>)
 80043b8:	5cd3      	ldrb	r3, [r2, r3]
 80043ba:	461a      	mov	r2, r3
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	4293      	cmp	r3, r2
 80043c0:	d3d6      	bcc.n	8004370 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80043c2:	bf00      	nop
 80043c4:	bf00      	nop
 80043c6:	3724      	adds	r7, #36	@ 0x24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr
 80043d0:	0800e488 	.word	0x0800e488

080043d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b089      	sub	sp, #36	@ 0x24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80043e2:	4b89      	ldr	r3, [pc, #548]	@ (8004608 <HAL_GPIO_Init+0x234>)
 80043e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80043e6:	e194      	b.n	8004712 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	2101      	movs	r1, #1
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	fa01 f303 	lsl.w	r3, r1, r3
 80043f4:	4013      	ands	r3, r2
 80043f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	f000 8186 	beq.w	800470c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	f003 0303 	and.w	r3, r3, #3
 8004408:	2b01      	cmp	r3, #1
 800440a:	d005      	beq.n	8004418 <HAL_GPIO_Init+0x44>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f003 0303 	and.w	r3, r3, #3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d130      	bne.n	800447a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	005b      	lsls	r3, r3, #1
 8004422:	2203      	movs	r2, #3
 8004424:	fa02 f303 	lsl.w	r3, r2, r3
 8004428:	43db      	mvns	r3, r3
 800442a:	69ba      	ldr	r2, [r7, #24]
 800442c:	4013      	ands	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	68da      	ldr	r2, [r3, #12]
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	4313      	orrs	r3, r2
 8004440:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800444e:	2201      	movs	r2, #1
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	fa02 f303 	lsl.w	r3, r2, r3
 8004456:	43db      	mvns	r3, r3
 8004458:	69ba      	ldr	r2, [r7, #24]
 800445a:	4013      	ands	r3, r2
 800445c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	091b      	lsrs	r3, r3, #4
 8004464:	f003 0201 	and.w	r2, r3, #1
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	69ba      	ldr	r2, [r7, #24]
 8004470:	4313      	orrs	r3, r2
 8004472:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f003 0303 	and.w	r3, r3, #3
 8004482:	2b03      	cmp	r3, #3
 8004484:	d017      	beq.n	80044b6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	2203      	movs	r2, #3
 8004492:	fa02 f303 	lsl.w	r3, r2, r3
 8004496:	43db      	mvns	r3, r3
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	4013      	ands	r3, r2
 800449c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	689a      	ldr	r2, [r3, #8]
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	69ba      	ldr	r2, [r7, #24]
 80044b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f003 0303 	and.w	r3, r3, #3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d123      	bne.n	800450a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	08da      	lsrs	r2, r3, #3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	3208      	adds	r2, #8
 80044ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	f003 0307 	and.w	r3, r3, #7
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	220f      	movs	r2, #15
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	43db      	mvns	r3, r3
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	4013      	ands	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	691a      	ldr	r2, [r3, #16]
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	08da      	lsrs	r2, r3, #3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3208      	adds	r2, #8
 8004504:	69b9      	ldr	r1, [r7, #24]
 8004506:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	2203      	movs	r2, #3
 8004516:	fa02 f303 	lsl.w	r3, r2, r3
 800451a:	43db      	mvns	r3, r3
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	4013      	ands	r3, r2
 8004520:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 0203 	and.w	r2, r3, #3
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	fa02 f303 	lsl.w	r3, r2, r3
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	4313      	orrs	r3, r2
 8004536:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	69ba      	ldr	r2, [r7, #24]
 800453c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 80e0 	beq.w	800470c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800454c:	4b2f      	ldr	r3, [pc, #188]	@ (800460c <HAL_GPIO_Init+0x238>)
 800454e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004552:	4a2e      	ldr	r2, [pc, #184]	@ (800460c <HAL_GPIO_Init+0x238>)
 8004554:	f043 0302 	orr.w	r3, r3, #2
 8004558:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800455c:	4b2b      	ldr	r3, [pc, #172]	@ (800460c <HAL_GPIO_Init+0x238>)
 800455e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	60fb      	str	r3, [r7, #12]
 8004568:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800456a:	4a29      	ldr	r2, [pc, #164]	@ (8004610 <HAL_GPIO_Init+0x23c>)
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	089b      	lsrs	r3, r3, #2
 8004570:	3302      	adds	r3, #2
 8004572:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004576:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	220f      	movs	r2, #15
 8004582:	fa02 f303 	lsl.w	r3, r2, r3
 8004586:	43db      	mvns	r3, r3
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	4013      	ands	r3, r2
 800458c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a20      	ldr	r2, [pc, #128]	@ (8004614 <HAL_GPIO_Init+0x240>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d052      	beq.n	800463c <HAL_GPIO_Init+0x268>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a1f      	ldr	r2, [pc, #124]	@ (8004618 <HAL_GPIO_Init+0x244>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d031      	beq.n	8004602 <HAL_GPIO_Init+0x22e>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a1e      	ldr	r2, [pc, #120]	@ (800461c <HAL_GPIO_Init+0x248>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d02b      	beq.n	80045fe <HAL_GPIO_Init+0x22a>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a1d      	ldr	r2, [pc, #116]	@ (8004620 <HAL_GPIO_Init+0x24c>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d025      	beq.n	80045fa <HAL_GPIO_Init+0x226>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004624 <HAL_GPIO_Init+0x250>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d01f      	beq.n	80045f6 <HAL_GPIO_Init+0x222>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004628 <HAL_GPIO_Init+0x254>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d019      	beq.n	80045f2 <HAL_GPIO_Init+0x21e>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a1a      	ldr	r2, [pc, #104]	@ (800462c <HAL_GPIO_Init+0x258>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d013      	beq.n	80045ee <HAL_GPIO_Init+0x21a>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a19      	ldr	r2, [pc, #100]	@ (8004630 <HAL_GPIO_Init+0x25c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d00d      	beq.n	80045ea <HAL_GPIO_Init+0x216>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a18      	ldr	r2, [pc, #96]	@ (8004634 <HAL_GPIO_Init+0x260>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d007      	beq.n	80045e6 <HAL_GPIO_Init+0x212>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a17      	ldr	r2, [pc, #92]	@ (8004638 <HAL_GPIO_Init+0x264>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d101      	bne.n	80045e2 <HAL_GPIO_Init+0x20e>
 80045de:	2309      	movs	r3, #9
 80045e0:	e02d      	b.n	800463e <HAL_GPIO_Init+0x26a>
 80045e2:	230a      	movs	r3, #10
 80045e4:	e02b      	b.n	800463e <HAL_GPIO_Init+0x26a>
 80045e6:	2308      	movs	r3, #8
 80045e8:	e029      	b.n	800463e <HAL_GPIO_Init+0x26a>
 80045ea:	2307      	movs	r3, #7
 80045ec:	e027      	b.n	800463e <HAL_GPIO_Init+0x26a>
 80045ee:	2306      	movs	r3, #6
 80045f0:	e025      	b.n	800463e <HAL_GPIO_Init+0x26a>
 80045f2:	2305      	movs	r3, #5
 80045f4:	e023      	b.n	800463e <HAL_GPIO_Init+0x26a>
 80045f6:	2304      	movs	r3, #4
 80045f8:	e021      	b.n	800463e <HAL_GPIO_Init+0x26a>
 80045fa:	2303      	movs	r3, #3
 80045fc:	e01f      	b.n	800463e <HAL_GPIO_Init+0x26a>
 80045fe:	2302      	movs	r3, #2
 8004600:	e01d      	b.n	800463e <HAL_GPIO_Init+0x26a>
 8004602:	2301      	movs	r3, #1
 8004604:	e01b      	b.n	800463e <HAL_GPIO_Init+0x26a>
 8004606:	bf00      	nop
 8004608:	58000080 	.word	0x58000080
 800460c:	58024400 	.word	0x58024400
 8004610:	58000400 	.word	0x58000400
 8004614:	58020000 	.word	0x58020000
 8004618:	58020400 	.word	0x58020400
 800461c:	58020800 	.word	0x58020800
 8004620:	58020c00 	.word	0x58020c00
 8004624:	58021000 	.word	0x58021000
 8004628:	58021400 	.word	0x58021400
 800462c:	58021800 	.word	0x58021800
 8004630:	58021c00 	.word	0x58021c00
 8004634:	58022000 	.word	0x58022000
 8004638:	58022400 	.word	0x58022400
 800463c:	2300      	movs	r3, #0
 800463e:	69fa      	ldr	r2, [r7, #28]
 8004640:	f002 0203 	and.w	r2, r2, #3
 8004644:	0092      	lsls	r2, r2, #2
 8004646:	4093      	lsls	r3, r2
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	4313      	orrs	r3, r2
 800464c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800464e:	4938      	ldr	r1, [pc, #224]	@ (8004730 <HAL_GPIO_Init+0x35c>)
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	089b      	lsrs	r3, r3, #2
 8004654:	3302      	adds	r3, #2
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800465c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	43db      	mvns	r3, r3
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	4013      	ands	r3, r2
 800466c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d003      	beq.n	8004682 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800467a:	69ba      	ldr	r2, [r7, #24]
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004682:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004686:	69bb      	ldr	r3, [r7, #24]
 8004688:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800468a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	43db      	mvns	r3, r3
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	4013      	ands	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d003      	beq.n	80046b0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80046b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	43db      	mvns	r3, r3
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	4013      	ands	r3, r2
 80046c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d003      	beq.n	80046dc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	4313      	orrs	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	43db      	mvns	r3, r3
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	4013      	ands	r3, r2
 80046f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d003      	beq.n	8004706 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	4313      	orrs	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	3301      	adds	r3, #1
 8004710:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	fa22 f303 	lsr.w	r3, r2, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	f47f ae63 	bne.w	80043e8 <HAL_GPIO_Init+0x14>
  }
}
 8004722:	bf00      	nop
 8004724:	bf00      	nop
 8004726:	3724      	adds	r7, #36	@ 0x24
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr
 8004730:	58000400 	.word	0x58000400

08004734 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	460b      	mov	r3, r1
 800473e:	807b      	strh	r3, [r7, #2]
 8004740:	4613      	mov	r3, r2
 8004742:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004744:	787b      	ldrb	r3, [r7, #1]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800474a:	887a      	ldrh	r2, [r7, #2]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004750:	e003      	b.n	800475a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004752:	887b      	ldrh	r3, [r7, #2]
 8004754:	041a      	lsls	r2, r3, #16
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	619a      	str	r2, [r3, #24]
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004766:	b480      	push	{r7}
 8004768:	b085      	sub	sp, #20
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
 800476e:	460b      	mov	r3, r1
 8004770:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004778:	887a      	ldrh	r2, [r7, #2]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	4013      	ands	r3, r2
 800477e:	041a      	lsls	r2, r3, #16
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	43d9      	mvns	r1, r3
 8004784:	887b      	ldrh	r3, [r7, #2]
 8004786:	400b      	ands	r3, r1
 8004788:	431a      	orrs	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	619a      	str	r2, [r3, #24]
}
 800478e:	bf00      	nop
 8004790:	3714      	adds	r7, #20
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
	...

0800479c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80047a4:	4b29      	ldr	r3, [pc, #164]	@ (800484c <HAL_PWREx_ConfigSupply+0xb0>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	f003 0307 	and.w	r3, r3, #7
 80047ac:	2b06      	cmp	r3, #6
 80047ae:	d00a      	beq.n	80047c6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80047b0:	4b26      	ldr	r3, [pc, #152]	@ (800484c <HAL_PWREx_ConfigSupply+0xb0>)
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047b8:	687a      	ldr	r2, [r7, #4]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d001      	beq.n	80047c2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e040      	b.n	8004844 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80047c2:	2300      	movs	r3, #0
 80047c4:	e03e      	b.n	8004844 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80047c6:	4b21      	ldr	r3, [pc, #132]	@ (800484c <HAL_PWREx_ConfigSupply+0xb0>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80047ce:	491f      	ldr	r1, [pc, #124]	@ (800484c <HAL_PWREx_ConfigSupply+0xb0>)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80047d6:	f7fd fab5 	bl	8001d44 <HAL_GetTick>
 80047da:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80047dc:	e009      	b.n	80047f2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80047de:	f7fd fab1 	bl	8001d44 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80047ec:	d901      	bls.n	80047f2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e028      	b.n	8004844 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80047f2:	4b16      	ldr	r3, [pc, #88]	@ (800484c <HAL_PWREx_ConfigSupply+0xb0>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047fe:	d1ee      	bne.n	80047de <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b1e      	cmp	r3, #30
 8004804:	d008      	beq.n	8004818 <HAL_PWREx_ConfigSupply+0x7c>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b2e      	cmp	r3, #46	@ 0x2e
 800480a:	d005      	beq.n	8004818 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2b1d      	cmp	r3, #29
 8004810:	d002      	beq.n	8004818 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2b2d      	cmp	r3, #45	@ 0x2d
 8004816:	d114      	bne.n	8004842 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004818:	f7fd fa94 	bl	8001d44 <HAL_GetTick>
 800481c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800481e:	e009      	b.n	8004834 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004820:	f7fd fa90 	bl	8001d44 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800482e:	d901      	bls.n	8004834 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e007      	b.n	8004844 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004834:	4b05      	ldr	r3, [pc, #20]	@ (800484c <HAL_PWREx_ConfigSupply+0xb0>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800483c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004840:	d1ee      	bne.n	8004820 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	58024800 	.word	0x58024800

08004850 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b08c      	sub	sp, #48	@ 0x30
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d102      	bne.n	8004864 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	f000 bc48 	b.w	80050f4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0301 	and.w	r3, r3, #1
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 8088 	beq.w	8004982 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004872:	4b99      	ldr	r3, [pc, #612]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004874:	691b      	ldr	r3, [r3, #16]
 8004876:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800487a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800487c:	4b96      	ldr	r3, [pc, #600]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 800487e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004880:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004884:	2b10      	cmp	r3, #16
 8004886:	d007      	beq.n	8004898 <HAL_RCC_OscConfig+0x48>
 8004888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800488a:	2b18      	cmp	r3, #24
 800488c:	d111      	bne.n	80048b2 <HAL_RCC_OscConfig+0x62>
 800488e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004890:	f003 0303 	and.w	r3, r3, #3
 8004894:	2b02      	cmp	r3, #2
 8004896:	d10c      	bne.n	80048b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004898:	4b8f      	ldr	r3, [pc, #572]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d06d      	beq.n	8004980 <HAL_RCC_OscConfig+0x130>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d169      	bne.n	8004980 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	f000 bc21 	b.w	80050f4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048ba:	d106      	bne.n	80048ca <HAL_RCC_OscConfig+0x7a>
 80048bc:	4b86      	ldr	r3, [pc, #536]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a85      	ldr	r2, [pc, #532]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80048c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048c6:	6013      	str	r3, [r2, #0]
 80048c8:	e02e      	b.n	8004928 <HAL_RCC_OscConfig+0xd8>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10c      	bne.n	80048ec <HAL_RCC_OscConfig+0x9c>
 80048d2:	4b81      	ldr	r3, [pc, #516]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a80      	ldr	r2, [pc, #512]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80048d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048dc:	6013      	str	r3, [r2, #0]
 80048de:	4b7e      	ldr	r3, [pc, #504]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a7d      	ldr	r2, [pc, #500]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80048e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048e8:	6013      	str	r3, [r2, #0]
 80048ea:	e01d      	b.n	8004928 <HAL_RCC_OscConfig+0xd8>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048f4:	d10c      	bne.n	8004910 <HAL_RCC_OscConfig+0xc0>
 80048f6:	4b78      	ldr	r3, [pc, #480]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a77      	ldr	r2, [pc, #476]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80048fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004900:	6013      	str	r3, [r2, #0]
 8004902:	4b75      	ldr	r3, [pc, #468]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a74      	ldr	r2, [pc, #464]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800490c:	6013      	str	r3, [r2, #0]
 800490e:	e00b      	b.n	8004928 <HAL_RCC_OscConfig+0xd8>
 8004910:	4b71      	ldr	r3, [pc, #452]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a70      	ldr	r2, [pc, #448]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800491a:	6013      	str	r3, [r2, #0]
 800491c:	4b6e      	ldr	r3, [pc, #440]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a6d      	ldr	r2, [pc, #436]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004926:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d013      	beq.n	8004958 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004930:	f7fd fa08 	bl	8001d44 <HAL_GetTick>
 8004934:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004938:	f7fd fa04 	bl	8001d44 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b64      	cmp	r3, #100	@ 0x64
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e3d4      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800494a:	4b63      	ldr	r3, [pc, #396]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d0f0      	beq.n	8004938 <HAL_RCC_OscConfig+0xe8>
 8004956:	e014      	b.n	8004982 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004958:	f7fd f9f4 	bl	8001d44 <HAL_GetTick>
 800495c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800495e:	e008      	b.n	8004972 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004960:	f7fd f9f0 	bl	8001d44 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	2b64      	cmp	r3, #100	@ 0x64
 800496c:	d901      	bls.n	8004972 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e3c0      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004972:	4b59      	ldr	r3, [pc, #356]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1f0      	bne.n	8004960 <HAL_RCC_OscConfig+0x110>
 800497e:	e000      	b.n	8004982 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004980:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	f000 80ca 	beq.w	8004b24 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004990:	4b51      	ldr	r3, [pc, #324]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004998:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800499a:	4b4f      	ldr	r3, [pc, #316]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 800499c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800499e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80049a0:	6a3b      	ldr	r3, [r7, #32]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d007      	beq.n	80049b6 <HAL_RCC_OscConfig+0x166>
 80049a6:	6a3b      	ldr	r3, [r7, #32]
 80049a8:	2b18      	cmp	r3, #24
 80049aa:	d156      	bne.n	8004a5a <HAL_RCC_OscConfig+0x20a>
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	f003 0303 	and.w	r3, r3, #3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d151      	bne.n	8004a5a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049b6:	4b48      	ldr	r3, [pc, #288]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d005      	beq.n	80049ce <HAL_RCC_OscConfig+0x17e>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e392      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80049ce:	4b42      	ldr	r3, [pc, #264]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f023 0219 	bic.w	r2, r3, #25
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	493f      	ldr	r1, [pc, #252]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e0:	f7fd f9b0 	bl	8001d44 <HAL_GetTick>
 80049e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049e6:	e008      	b.n	80049fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049e8:	f7fd f9ac 	bl	8001d44 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d901      	bls.n	80049fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e37c      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80049fa:	4b37      	ldr	r3, [pc, #220]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0304 	and.w	r3, r3, #4
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0f0      	beq.n	80049e8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a06:	f7fd f9cd 	bl	8001da4 <HAL_GetREVID>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d817      	bhi.n	8004a44 <HAL_RCC_OscConfig+0x1f4>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	691b      	ldr	r3, [r3, #16]
 8004a18:	2b40      	cmp	r3, #64	@ 0x40
 8004a1a:	d108      	bne.n	8004a2e <HAL_RCC_OscConfig+0x1de>
 8004a1c:	4b2e      	ldr	r3, [pc, #184]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004a24:	4a2c      	ldr	r2, [pc, #176]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a2a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a2c:	e07a      	b.n	8004b24 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	031b      	lsls	r3, r3, #12
 8004a3c:	4926      	ldr	r1, [pc, #152]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a42:	e06f      	b.n	8004b24 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a44:	4b24      	ldr	r3, [pc, #144]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	061b      	lsls	r3, r3, #24
 8004a52:	4921      	ldr	r1, [pc, #132]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a58:	e064      	b.n	8004b24 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d047      	beq.n	8004af2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004a62:	4b1d      	ldr	r3, [pc, #116]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f023 0219 	bic.w	r2, r3, #25
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	491a      	ldr	r1, [pc, #104]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a74:	f7fd f966 	bl	8001d44 <HAL_GetTick>
 8004a78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a7c:	f7fd f962 	bl	8001d44 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e332      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a8e:	4b12      	ldr	r3, [pc, #72]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d0f0      	beq.n	8004a7c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a9a:	f7fd f983 	bl	8001da4 <HAL_GetREVID>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d819      	bhi.n	8004adc <HAL_RCC_OscConfig+0x28c>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	2b40      	cmp	r3, #64	@ 0x40
 8004aae:	d108      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x272>
 8004ab0:	4b09      	ldr	r3, [pc, #36]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004ab8:	4a07      	ldr	r2, [pc, #28]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004aba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004abe:	6053      	str	r3, [r2, #4]
 8004ac0:	e030      	b.n	8004b24 <HAL_RCC_OscConfig+0x2d4>
 8004ac2:	4b05      	ldr	r3, [pc, #20]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	031b      	lsls	r3, r3, #12
 8004ad0:	4901      	ldr	r1, [pc, #4]	@ (8004ad8 <HAL_RCC_OscConfig+0x288>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	604b      	str	r3, [r1, #4]
 8004ad6:	e025      	b.n	8004b24 <HAL_RCC_OscConfig+0x2d4>
 8004ad8:	58024400 	.word	0x58024400
 8004adc:	4b9a      	ldr	r3, [pc, #616]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	061b      	lsls	r3, r3, #24
 8004aea:	4997      	ldr	r1, [pc, #604]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	604b      	str	r3, [r1, #4]
 8004af0:	e018      	b.n	8004b24 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004af2:	4b95      	ldr	r3, [pc, #596]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a94      	ldr	r2, [pc, #592]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004af8:	f023 0301 	bic.w	r3, r3, #1
 8004afc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004afe:	f7fd f921 	bl	8001d44 <HAL_GetTick>
 8004b02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b04:	e008      	b.n	8004b18 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b06:	f7fd f91d 	bl	8001d44 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e2ed      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b18:	4b8b      	ldr	r3, [pc, #556]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0304 	and.w	r3, r3, #4
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1f0      	bne.n	8004b06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0310 	and.w	r3, r3, #16
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f000 80a9 	beq.w	8004c84 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b32:	4b85      	ldr	r3, [pc, #532]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b3a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b3c:	4b82      	ldr	r3, [pc, #520]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b40:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d007      	beq.n	8004b58 <HAL_RCC_OscConfig+0x308>
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	2b18      	cmp	r3, #24
 8004b4c:	d13a      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x374>
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d135      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b58:	4b7b      	ldr	r3, [pc, #492]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d005      	beq.n	8004b70 <HAL_RCC_OscConfig+0x320>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	2b80      	cmp	r3, #128	@ 0x80
 8004b6a:	d001      	beq.n	8004b70 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e2c1      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b70:	f7fd f918 	bl	8001da4 <HAL_GetREVID>
 8004b74:	4603      	mov	r3, r0
 8004b76:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d817      	bhi.n	8004bae <HAL_RCC_OscConfig+0x35e>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a1b      	ldr	r3, [r3, #32]
 8004b82:	2b20      	cmp	r3, #32
 8004b84:	d108      	bne.n	8004b98 <HAL_RCC_OscConfig+0x348>
 8004b86:	4b70      	ldr	r3, [pc, #448]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004b8e:	4a6e      	ldr	r2, [pc, #440]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004b90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004b94:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004b96:	e075      	b.n	8004c84 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b98:	4b6b      	ldr	r3, [pc, #428]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	069b      	lsls	r3, r3, #26
 8004ba6:	4968      	ldr	r1, [pc, #416]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004bac:	e06a      	b.n	8004c84 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004bae:	4b66      	ldr	r3, [pc, #408]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a1b      	ldr	r3, [r3, #32]
 8004bba:	061b      	lsls	r3, r3, #24
 8004bbc:	4962      	ldr	r1, [pc, #392]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004bc2:	e05f      	b.n	8004c84 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	69db      	ldr	r3, [r3, #28]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d042      	beq.n	8004c52 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004bcc:	4b5e      	ldr	r3, [pc, #376]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a5d      	ldr	r2, [pc, #372]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd8:	f7fd f8b4 	bl	8001d44 <HAL_GetTick>
 8004bdc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004bde:	e008      	b.n	8004bf2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004be0:	f7fd f8b0 	bl	8001d44 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d901      	bls.n	8004bf2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e280      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004bf2:	4b55      	ldr	r3, [pc, #340]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d0f0      	beq.n	8004be0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004bfe:	f7fd f8d1 	bl	8001da4 <HAL_GetREVID>
 8004c02:	4603      	mov	r3, r0
 8004c04:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d817      	bhi.n	8004c3c <HAL_RCC_OscConfig+0x3ec>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	2b20      	cmp	r3, #32
 8004c12:	d108      	bne.n	8004c26 <HAL_RCC_OscConfig+0x3d6>
 8004c14:	4b4c      	ldr	r3, [pc, #304]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004c1c:	4a4a      	ldr	r2, [pc, #296]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004c22:	6053      	str	r3, [r2, #4]
 8004c24:	e02e      	b.n	8004c84 <HAL_RCC_OscConfig+0x434>
 8004c26:	4b48      	ldr	r3, [pc, #288]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	069b      	lsls	r3, r3, #26
 8004c34:	4944      	ldr	r1, [pc, #272]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	604b      	str	r3, [r1, #4]
 8004c3a:	e023      	b.n	8004c84 <HAL_RCC_OscConfig+0x434>
 8004c3c:	4b42      	ldr	r3, [pc, #264]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c3e:	68db      	ldr	r3, [r3, #12]
 8004c40:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a1b      	ldr	r3, [r3, #32]
 8004c48:	061b      	lsls	r3, r3, #24
 8004c4a:	493f      	ldr	r1, [pc, #252]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60cb      	str	r3, [r1, #12]
 8004c50:	e018      	b.n	8004c84 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004c52:	4b3d      	ldr	r3, [pc, #244]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a3c      	ldr	r2, [pc, #240]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5e:	f7fd f871 	bl	8001d44 <HAL_GetTick>
 8004c62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004c64:	e008      	b.n	8004c78 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004c66:	f7fd f86d 	bl	8001d44 <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d901      	bls.n	8004c78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e23d      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004c78:	4b33      	ldr	r3, [pc, #204]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1f0      	bne.n	8004c66 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0308 	and.w	r3, r3, #8
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d036      	beq.n	8004cfe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d019      	beq.n	8004ccc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c98:	4b2b      	ldr	r3, [pc, #172]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004c9e:	f043 0301 	orr.w	r3, r3, #1
 8004ca2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ca4:	f7fd f84e 	bl	8001d44 <HAL_GetTick>
 8004ca8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cac:	f7fd f84a 	bl	8001d44 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e21a      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004cbe:	4b22      	ldr	r3, [pc, #136]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004cc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d0f0      	beq.n	8004cac <HAL_RCC_OscConfig+0x45c>
 8004cca:	e018      	b.n	8004cfe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ccc:	4b1e      	ldr	r3, [pc, #120]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004cce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004cd2:	f023 0301 	bic.w	r3, r3, #1
 8004cd6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd8:	f7fd f834 	bl	8001d44 <HAL_GetTick>
 8004cdc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004cde:	e008      	b.n	8004cf2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ce0:	f7fd f830 	bl	8001d44 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e200      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004cf2:	4b15      	ldr	r3, [pc, #84]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1f0      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0320 	and.w	r3, r3, #32
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d039      	beq.n	8004d7e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d01c      	beq.n	8004d4c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d12:	4b0d      	ldr	r3, [pc, #52]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a0c      	ldr	r2, [pc, #48]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004d18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004d1c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004d1e:	f7fd f811 	bl	8001d44 <HAL_GetTick>
 8004d22:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d24:	e008      	b.n	8004d38 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d26:	f7fd f80d 	bl	8001d44 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d901      	bls.n	8004d38 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e1dd      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004d38:	4b03      	ldr	r3, [pc, #12]	@ (8004d48 <HAL_RCC_OscConfig+0x4f8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0f0      	beq.n	8004d26 <HAL_RCC_OscConfig+0x4d6>
 8004d44:	e01b      	b.n	8004d7e <HAL_RCC_OscConfig+0x52e>
 8004d46:	bf00      	nop
 8004d48:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d4c:	4b9b      	ldr	r3, [pc, #620]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a9a      	ldr	r2, [pc, #616]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004d52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d56:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004d58:	f7fc fff4 	bl	8001d44 <HAL_GetTick>
 8004d5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d60:	f7fc fff0 	bl	8001d44 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e1c0      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004d72:	4b92      	ldr	r3, [pc, #584]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1f0      	bne.n	8004d60 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0304 	and.w	r3, r3, #4
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	f000 8081 	beq.w	8004e8e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004d8c:	4b8c      	ldr	r3, [pc, #560]	@ (8004fc0 <HAL_RCC_OscConfig+0x770>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a8b      	ldr	r2, [pc, #556]	@ (8004fc0 <HAL_RCC_OscConfig+0x770>)
 8004d92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d98:	f7fc ffd4 	bl	8001d44 <HAL_GetTick>
 8004d9c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da0:	f7fc ffd0 	bl	8001d44 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b64      	cmp	r3, #100	@ 0x64
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e1a0      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004db2:	4b83      	ldr	r3, [pc, #524]	@ (8004fc0 <HAL_RCC_OscConfig+0x770>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d0f0      	beq.n	8004da0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d106      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x584>
 8004dc6:	4b7d      	ldr	r3, [pc, #500]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dca:	4a7c      	ldr	r2, [pc, #496]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004dcc:	f043 0301 	orr.w	r3, r3, #1
 8004dd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dd2:	e02d      	b.n	8004e30 <HAL_RCC_OscConfig+0x5e0>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10c      	bne.n	8004df6 <HAL_RCC_OscConfig+0x5a6>
 8004ddc:	4b77      	ldr	r3, [pc, #476]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004de0:	4a76      	ldr	r2, [pc, #472]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004de2:	f023 0301 	bic.w	r3, r3, #1
 8004de6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004de8:	4b74      	ldr	r3, [pc, #464]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dec:	4a73      	ldr	r2, [pc, #460]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004dee:	f023 0304 	bic.w	r3, r3, #4
 8004df2:	6713      	str	r3, [r2, #112]	@ 0x70
 8004df4:	e01c      	b.n	8004e30 <HAL_RCC_OscConfig+0x5e0>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	2b05      	cmp	r3, #5
 8004dfc:	d10c      	bne.n	8004e18 <HAL_RCC_OscConfig+0x5c8>
 8004dfe:	4b6f      	ldr	r3, [pc, #444]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e02:	4a6e      	ldr	r2, [pc, #440]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e04:	f043 0304 	orr.w	r3, r3, #4
 8004e08:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e0a:	4b6c      	ldr	r3, [pc, #432]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e0e:	4a6b      	ldr	r2, [pc, #428]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e10:	f043 0301 	orr.w	r3, r3, #1
 8004e14:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e16:	e00b      	b.n	8004e30 <HAL_RCC_OscConfig+0x5e0>
 8004e18:	4b68      	ldr	r3, [pc, #416]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e1c:	4a67      	ldr	r2, [pc, #412]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e1e:	f023 0301 	bic.w	r3, r3, #1
 8004e22:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e24:	4b65      	ldr	r3, [pc, #404]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e28:	4a64      	ldr	r2, [pc, #400]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e2a:	f023 0304 	bic.w	r3, r3, #4
 8004e2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d015      	beq.n	8004e64 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e38:	f7fc ff84 	bl	8001d44 <HAL_GetTick>
 8004e3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e3e:	e00a      	b.n	8004e56 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e40:	f7fc ff80 	bl	8001d44 <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e14e      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e56:	4b59      	ldr	r3, [pc, #356]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e5a:	f003 0302 	and.w	r3, r3, #2
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d0ee      	beq.n	8004e40 <HAL_RCC_OscConfig+0x5f0>
 8004e62:	e014      	b.n	8004e8e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e64:	f7fc ff6e 	bl	8001d44 <HAL_GetTick>
 8004e68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004e6a:	e00a      	b.n	8004e82 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e6c:	f7fc ff6a 	bl	8001d44 <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d901      	bls.n	8004e82 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e138      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004e82:	4b4e      	ldr	r3, [pc, #312]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d1ee      	bne.n	8004e6c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f000 812d 	beq.w	80050f2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004e98:	4b48      	ldr	r3, [pc, #288]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ea0:	2b18      	cmp	r3, #24
 8004ea2:	f000 80bd 	beq.w	8005020 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eaa:	2b02      	cmp	r3, #2
 8004eac:	f040 809e 	bne.w	8004fec <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb0:	4b42      	ldr	r3, [pc, #264]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a41      	ldr	r2, [pc, #260]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004eb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004eba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebc:	f7fc ff42 	bl	8001d44 <HAL_GetTick>
 8004ec0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec4:	f7fc ff3e 	bl	8001d44 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e10e      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004ed6:	4b39      	ldr	r3, [pc, #228]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1f0      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ee2:	4b36      	ldr	r3, [pc, #216]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004ee4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ee6:	4b37      	ldr	r3, [pc, #220]	@ (8004fc4 <HAL_RCC_OscConfig+0x774>)
 8004ee8:	4013      	ands	r3, r2
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004ef2:	0112      	lsls	r2, r2, #4
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	4931      	ldr	r1, [pc, #196]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	628b      	str	r3, [r1, #40]	@ 0x28
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f00:	3b01      	subs	r3, #1
 8004f02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	025b      	lsls	r3, r3, #9
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	431a      	orrs	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f16:	3b01      	subs	r3, #1
 8004f18:	041b      	lsls	r3, r3, #16
 8004f1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f24:	3b01      	subs	r3, #1
 8004f26:	061b      	lsls	r3, r3, #24
 8004f28:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f2c:	4923      	ldr	r1, [pc, #140]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004f32:	4b22      	ldr	r3, [pc, #136]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f36:	4a21      	ldr	r2, [pc, #132]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f38:	f023 0301 	bic.w	r3, r3, #1
 8004f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f42:	4b21      	ldr	r3, [pc, #132]	@ (8004fc8 <HAL_RCC_OscConfig+0x778>)
 8004f44:	4013      	ands	r3, r2
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004f4a:	00d2      	lsls	r2, r2, #3
 8004f4c:	491b      	ldr	r1, [pc, #108]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004f52:	4b1a      	ldr	r3, [pc, #104]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f56:	f023 020c 	bic.w	r2, r3, #12
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5e:	4917      	ldr	r1, [pc, #92]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f60:	4313      	orrs	r3, r2
 8004f62:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004f64:	4b15      	ldr	r3, [pc, #84]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f68:	f023 0202 	bic.w	r2, r3, #2
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f70:	4912      	ldr	r1, [pc, #72]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004f76:	4b11      	ldr	r3, [pc, #68]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f7a:	4a10      	ldr	r2, [pc, #64]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f82:	4b0e      	ldr	r3, [pc, #56]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f86:	4a0d      	ldr	r2, [pc, #52]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f92:	4a0a      	ldr	r2, [pc, #40]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004f9a:	4b08      	ldr	r3, [pc, #32]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f9e:	4a07      	ldr	r2, [pc, #28]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004fa0:	f043 0301 	orr.w	r3, r3, #1
 8004fa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fa6:	4b05      	ldr	r3, [pc, #20]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a04      	ldr	r2, [pc, #16]	@ (8004fbc <HAL_RCC_OscConfig+0x76c>)
 8004fac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb2:	f7fc fec7 	bl	8001d44 <HAL_GetTick>
 8004fb6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004fb8:	e011      	b.n	8004fde <HAL_RCC_OscConfig+0x78e>
 8004fba:	bf00      	nop
 8004fbc:	58024400 	.word	0x58024400
 8004fc0:	58024800 	.word	0x58024800
 8004fc4:	fffffc0c 	.word	0xfffffc0c
 8004fc8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fcc:	f7fc feba 	bl	8001d44 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e08a      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004fde:	4b47      	ldr	r3, [pc, #284]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0f0      	beq.n	8004fcc <HAL_RCC_OscConfig+0x77c>
 8004fea:	e082      	b.n	80050f2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fec:	4b43      	ldr	r3, [pc, #268]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a42      	ldr	r2, [pc, #264]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 8004ff2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff8:	f7fc fea4 	bl	8001d44 <HAL_GetTick>
 8004ffc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004ffe:	e008      	b.n	8005012 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005000:	f7fc fea0 	bl	8001d44 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	2b02      	cmp	r3, #2
 800500c:	d901      	bls.n	8005012 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800500e:	2303      	movs	r3, #3
 8005010:	e070      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005012:	4b3a      	ldr	r3, [pc, #232]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d1f0      	bne.n	8005000 <HAL_RCC_OscConfig+0x7b0>
 800501e:	e068      	b.n	80050f2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005020:	4b36      	ldr	r3, [pc, #216]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 8005022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005024:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005026:	4b35      	ldr	r3, [pc, #212]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 8005028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800502a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005030:	2b01      	cmp	r3, #1
 8005032:	d031      	beq.n	8005098 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	f003 0203 	and.w	r2, r3, #3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800503e:	429a      	cmp	r2, r3
 8005040:	d12a      	bne.n	8005098 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	091b      	lsrs	r3, r3, #4
 8005046:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800504e:	429a      	cmp	r2, r3
 8005050:	d122      	bne.n	8005098 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800505c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800505e:	429a      	cmp	r2, r3
 8005060:	d11a      	bne.n	8005098 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	0a5b      	lsrs	r3, r3, #9
 8005066:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800506e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005070:	429a      	cmp	r2, r3
 8005072:	d111      	bne.n	8005098 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	0c1b      	lsrs	r3, r3, #16
 8005078:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005080:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005082:	429a      	cmp	r2, r3
 8005084:	d108      	bne.n	8005098 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	0e1b      	lsrs	r3, r3, #24
 800508a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005092:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005094:	429a      	cmp	r2, r3
 8005096:	d001      	beq.n	800509c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e02b      	b.n	80050f4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800509c:	4b17      	ldr	r3, [pc, #92]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 800509e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050a0:	08db      	lsrs	r3, r3, #3
 80050a2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80050a6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d01f      	beq.n	80050f2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80050b2:	4b12      	ldr	r3, [pc, #72]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 80050b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b6:	4a11      	ldr	r2, [pc, #68]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 80050b8:	f023 0301 	bic.w	r3, r3, #1
 80050bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80050be:	f7fc fe41 	bl	8001d44 <HAL_GetTick>
 80050c2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80050c4:	bf00      	nop
 80050c6:	f7fc fe3d 	bl	8001d44 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d0f9      	beq.n	80050c6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80050d2:	4b0a      	ldr	r3, [pc, #40]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 80050d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005100 <HAL_RCC_OscConfig+0x8b0>)
 80050d8:	4013      	ands	r3, r2
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80050de:	00d2      	lsls	r2, r2, #3
 80050e0:	4906      	ldr	r1, [pc, #24]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80050e6:	4b05      	ldr	r3, [pc, #20]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 80050e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ea:	4a04      	ldr	r2, [pc, #16]	@ (80050fc <HAL_RCC_OscConfig+0x8ac>)
 80050ec:	f043 0301 	orr.w	r3, r3, #1
 80050f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3730      	adds	r7, #48	@ 0x30
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	58024400 	.word	0x58024400
 8005100:	ffff0007 	.word	0xffff0007

08005104 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d101      	bne.n	8005118 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e19c      	b.n	8005452 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005118:	4b8a      	ldr	r3, [pc, #552]	@ (8005344 <HAL_RCC_ClockConfig+0x240>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 030f 	and.w	r3, r3, #15
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	429a      	cmp	r2, r3
 8005124:	d910      	bls.n	8005148 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005126:	4b87      	ldr	r3, [pc, #540]	@ (8005344 <HAL_RCC_ClockConfig+0x240>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f023 020f 	bic.w	r2, r3, #15
 800512e:	4985      	ldr	r1, [pc, #532]	@ (8005344 <HAL_RCC_ClockConfig+0x240>)
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	4313      	orrs	r3, r2
 8005134:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005136:	4b83      	ldr	r3, [pc, #524]	@ (8005344 <HAL_RCC_ClockConfig+0x240>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 030f 	and.w	r3, r3, #15
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	429a      	cmp	r2, r3
 8005142:	d001      	beq.n	8005148 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e184      	b.n	8005452 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	d010      	beq.n	8005176 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	691a      	ldr	r2, [r3, #16]
 8005158:	4b7b      	ldr	r3, [pc, #492]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005160:	429a      	cmp	r2, r3
 8005162:	d908      	bls.n	8005176 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005164:	4b78      	ldr	r3, [pc, #480]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	4975      	ldr	r1, [pc, #468]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005172:	4313      	orrs	r3, r2
 8005174:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0308 	and.w	r3, r3, #8
 800517e:	2b00      	cmp	r3, #0
 8005180:	d010      	beq.n	80051a4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	695a      	ldr	r2, [r3, #20]
 8005186:	4b70      	ldr	r3, [pc, #448]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800518e:	429a      	cmp	r2, r3
 8005190:	d908      	bls.n	80051a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005192:	4b6d      	ldr	r3, [pc, #436]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005194:	69db      	ldr	r3, [r3, #28]
 8005196:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	695b      	ldr	r3, [r3, #20]
 800519e:	496a      	ldr	r1, [pc, #424]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0310 	and.w	r3, r3, #16
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d010      	beq.n	80051d2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	699a      	ldr	r2, [r3, #24]
 80051b4:	4b64      	ldr	r3, [pc, #400]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80051b6:	69db      	ldr	r3, [r3, #28]
 80051b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80051bc:	429a      	cmp	r2, r3
 80051be:	d908      	bls.n	80051d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80051c0:	4b61      	ldr	r3, [pc, #388]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	495e      	ldr	r1, [pc, #376]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0320 	and.w	r3, r3, #32
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d010      	beq.n	8005200 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	69da      	ldr	r2, [r3, #28]
 80051e2:	4b59      	ldr	r3, [pc, #356]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80051e4:	6a1b      	ldr	r3, [r3, #32]
 80051e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d908      	bls.n	8005200 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80051ee:	4b56      	ldr	r3, [pc, #344]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80051f0:	6a1b      	ldr	r3, [r3, #32]
 80051f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	69db      	ldr	r3, [r3, #28]
 80051fa:	4953      	ldr	r1, [pc, #332]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0302 	and.w	r3, r3, #2
 8005208:	2b00      	cmp	r3, #0
 800520a:	d010      	beq.n	800522e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	4b4d      	ldr	r3, [pc, #308]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	f003 030f 	and.w	r3, r3, #15
 8005218:	429a      	cmp	r2, r3
 800521a:	d908      	bls.n	800522e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800521c:	4b4a      	ldr	r3, [pc, #296]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	f023 020f 	bic.w	r2, r3, #15
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	4947      	ldr	r1, [pc, #284]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 800522a:	4313      	orrs	r3, r2
 800522c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0301 	and.w	r3, r3, #1
 8005236:	2b00      	cmp	r3, #0
 8005238:	d055      	beq.n	80052e6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800523a:	4b43      	ldr	r3, [pc, #268]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	4940      	ldr	r1, [pc, #256]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005248:	4313      	orrs	r3, r2
 800524a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	2b02      	cmp	r3, #2
 8005252:	d107      	bne.n	8005264 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005254:	4b3c      	ldr	r3, [pc, #240]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d121      	bne.n	80052a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e0f6      	b.n	8005452 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	2b03      	cmp	r3, #3
 800526a:	d107      	bne.n	800527c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800526c:	4b36      	ldr	r3, [pc, #216]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d115      	bne.n	80052a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e0ea      	b.n	8005452 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2b01      	cmp	r3, #1
 8005282:	d107      	bne.n	8005294 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005284:	4b30      	ldr	r3, [pc, #192]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800528c:	2b00      	cmp	r3, #0
 800528e:	d109      	bne.n	80052a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e0de      	b.n	8005452 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005294:	4b2c      	ldr	r3, [pc, #176]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0304 	and.w	r3, r3, #4
 800529c:	2b00      	cmp	r3, #0
 800529e:	d101      	bne.n	80052a4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e0d6      	b.n	8005452 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80052a4:	4b28      	ldr	r3, [pc, #160]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80052a6:	691b      	ldr	r3, [r3, #16]
 80052a8:	f023 0207 	bic.w	r2, r3, #7
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	4925      	ldr	r1, [pc, #148]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80052b2:	4313      	orrs	r3, r2
 80052b4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052b6:	f7fc fd45 	bl	8001d44 <HAL_GetTick>
 80052ba:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052bc:	e00a      	b.n	80052d4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052be:	f7fc fd41 	bl	8001d44 <HAL_GetTick>
 80052c2:	4602      	mov	r2, r0
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	1ad3      	subs	r3, r2, r3
 80052c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e0be      	b.n	8005452 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052d4:	4b1c      	ldr	r3, [pc, #112]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	00db      	lsls	r3, r3, #3
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d1eb      	bne.n	80052be <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0302 	and.w	r3, r3, #2
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d010      	beq.n	8005314 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	4b14      	ldr	r3, [pc, #80]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	f003 030f 	and.w	r3, r3, #15
 80052fe:	429a      	cmp	r2, r3
 8005300:	d208      	bcs.n	8005314 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005302:	4b11      	ldr	r3, [pc, #68]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	f023 020f 	bic.w	r2, r3, #15
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	490e      	ldr	r1, [pc, #56]	@ (8005348 <HAL_RCC_ClockConfig+0x244>)
 8005310:	4313      	orrs	r3, r2
 8005312:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005314:	4b0b      	ldr	r3, [pc, #44]	@ (8005344 <HAL_RCC_ClockConfig+0x240>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 030f 	and.w	r3, r3, #15
 800531c:	683a      	ldr	r2, [r7, #0]
 800531e:	429a      	cmp	r2, r3
 8005320:	d214      	bcs.n	800534c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005322:	4b08      	ldr	r3, [pc, #32]	@ (8005344 <HAL_RCC_ClockConfig+0x240>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f023 020f 	bic.w	r2, r3, #15
 800532a:	4906      	ldr	r1, [pc, #24]	@ (8005344 <HAL_RCC_ClockConfig+0x240>)
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	4313      	orrs	r3, r2
 8005330:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005332:	4b04      	ldr	r3, [pc, #16]	@ (8005344 <HAL_RCC_ClockConfig+0x240>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 030f 	and.w	r3, r3, #15
 800533a:	683a      	ldr	r2, [r7, #0]
 800533c:	429a      	cmp	r2, r3
 800533e:	d005      	beq.n	800534c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e086      	b.n	8005452 <HAL_RCC_ClockConfig+0x34e>
 8005344:	52002000 	.word	0x52002000
 8005348:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0304 	and.w	r3, r3, #4
 8005354:	2b00      	cmp	r3, #0
 8005356:	d010      	beq.n	800537a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	691a      	ldr	r2, [r3, #16]
 800535c:	4b3f      	ldr	r3, [pc, #252]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 800535e:	699b      	ldr	r3, [r3, #24]
 8005360:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005364:	429a      	cmp	r2, r3
 8005366:	d208      	bcs.n	800537a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005368:	4b3c      	ldr	r3, [pc, #240]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 800536a:	699b      	ldr	r3, [r3, #24]
 800536c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	4939      	ldr	r1, [pc, #228]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 8005376:	4313      	orrs	r3, r2
 8005378:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0308 	and.w	r3, r3, #8
 8005382:	2b00      	cmp	r3, #0
 8005384:	d010      	beq.n	80053a8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	695a      	ldr	r2, [r3, #20]
 800538a:	4b34      	ldr	r3, [pc, #208]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005392:	429a      	cmp	r2, r3
 8005394:	d208      	bcs.n	80053a8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005396:	4b31      	ldr	r3, [pc, #196]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	492e      	ldr	r1, [pc, #184]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0310 	and.w	r3, r3, #16
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d010      	beq.n	80053d6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	699a      	ldr	r2, [r3, #24]
 80053b8:	4b28      	ldr	r3, [pc, #160]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d208      	bcs.n	80053d6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80053c4:	4b25      	ldr	r3, [pc, #148]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 80053c6:	69db      	ldr	r3, [r3, #28]
 80053c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	699b      	ldr	r3, [r3, #24]
 80053d0:	4922      	ldr	r1, [pc, #136]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0320 	and.w	r3, r3, #32
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d010      	beq.n	8005404 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	69da      	ldr	r2, [r3, #28]
 80053e6:	4b1d      	ldr	r3, [pc, #116]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d208      	bcs.n	8005404 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80053f2:	4b1a      	ldr	r3, [pc, #104]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	4917      	ldr	r1, [pc, #92]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 8005400:	4313      	orrs	r3, r2
 8005402:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005404:	f000 f834 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 8005408:	4602      	mov	r2, r0
 800540a:	4b14      	ldr	r3, [pc, #80]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	0a1b      	lsrs	r3, r3, #8
 8005410:	f003 030f 	and.w	r3, r3, #15
 8005414:	4912      	ldr	r1, [pc, #72]	@ (8005460 <HAL_RCC_ClockConfig+0x35c>)
 8005416:	5ccb      	ldrb	r3, [r1, r3]
 8005418:	f003 031f 	and.w	r3, r3, #31
 800541c:	fa22 f303 	lsr.w	r3, r2, r3
 8005420:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005422:	4b0e      	ldr	r3, [pc, #56]	@ (800545c <HAL_RCC_ClockConfig+0x358>)
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	4a0d      	ldr	r2, [pc, #52]	@ (8005460 <HAL_RCC_ClockConfig+0x35c>)
 800542c:	5cd3      	ldrb	r3, [r2, r3]
 800542e:	f003 031f 	and.w	r3, r3, #31
 8005432:	693a      	ldr	r2, [r7, #16]
 8005434:	fa22 f303 	lsr.w	r3, r2, r3
 8005438:	4a0a      	ldr	r2, [pc, #40]	@ (8005464 <HAL_RCC_ClockConfig+0x360>)
 800543a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800543c:	4a0a      	ldr	r2, [pc, #40]	@ (8005468 <HAL_RCC_ClockConfig+0x364>)
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005442:	4b0a      	ldr	r3, [pc, #40]	@ (800546c <HAL_RCC_ClockConfig+0x368>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4618      	mov	r0, r3
 8005448:	f7fc f9e6 	bl	8001818 <HAL_InitTick>
 800544c:	4603      	mov	r3, r0
 800544e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005450:	7bfb      	ldrb	r3, [r7, #15]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3718      	adds	r7, #24
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}
 800545a:	bf00      	nop
 800545c:	58024400 	.word	0x58024400
 8005460:	0800e40c 	.word	0x0800e40c
 8005464:	24000004 	.word	0x24000004
 8005468:	24000000 	.word	0x24000000
 800546c:	24000010 	.word	0x24000010

08005470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005470:	b480      	push	{r7}
 8005472:	b089      	sub	sp, #36	@ 0x24
 8005474:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005476:	4bb3      	ldr	r3, [pc, #716]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800547e:	2b18      	cmp	r3, #24
 8005480:	f200 8155 	bhi.w	800572e <HAL_RCC_GetSysClockFreq+0x2be>
 8005484:	a201      	add	r2, pc, #4	@ (adr r2, 800548c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800548a:	bf00      	nop
 800548c:	080054f1 	.word	0x080054f1
 8005490:	0800572f 	.word	0x0800572f
 8005494:	0800572f 	.word	0x0800572f
 8005498:	0800572f 	.word	0x0800572f
 800549c:	0800572f 	.word	0x0800572f
 80054a0:	0800572f 	.word	0x0800572f
 80054a4:	0800572f 	.word	0x0800572f
 80054a8:	0800572f 	.word	0x0800572f
 80054ac:	08005517 	.word	0x08005517
 80054b0:	0800572f 	.word	0x0800572f
 80054b4:	0800572f 	.word	0x0800572f
 80054b8:	0800572f 	.word	0x0800572f
 80054bc:	0800572f 	.word	0x0800572f
 80054c0:	0800572f 	.word	0x0800572f
 80054c4:	0800572f 	.word	0x0800572f
 80054c8:	0800572f 	.word	0x0800572f
 80054cc:	0800551d 	.word	0x0800551d
 80054d0:	0800572f 	.word	0x0800572f
 80054d4:	0800572f 	.word	0x0800572f
 80054d8:	0800572f 	.word	0x0800572f
 80054dc:	0800572f 	.word	0x0800572f
 80054e0:	0800572f 	.word	0x0800572f
 80054e4:	0800572f 	.word	0x0800572f
 80054e8:	0800572f 	.word	0x0800572f
 80054ec:	08005523 	.word	0x08005523
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054f0:	4b94      	ldr	r3, [pc, #592]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0320 	and.w	r3, r3, #32
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d009      	beq.n	8005510 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054fc:	4b91      	ldr	r3, [pc, #580]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	08db      	lsrs	r3, r3, #3
 8005502:	f003 0303 	and.w	r3, r3, #3
 8005506:	4a90      	ldr	r2, [pc, #576]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005508:	fa22 f303 	lsr.w	r3, r2, r3
 800550c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800550e:	e111      	b.n	8005734 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005510:	4b8d      	ldr	r3, [pc, #564]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005512:	61bb      	str	r3, [r7, #24]
      break;
 8005514:	e10e      	b.n	8005734 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005516:	4b8d      	ldr	r3, [pc, #564]	@ (800574c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005518:	61bb      	str	r3, [r7, #24]
      break;
 800551a:	e10b      	b.n	8005734 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800551c:	4b8c      	ldr	r3, [pc, #560]	@ (8005750 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800551e:	61bb      	str	r3, [r7, #24]
      break;
 8005520:	e108      	b.n	8005734 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005522:	4b88      	ldr	r3, [pc, #544]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	f003 0303 	and.w	r3, r3, #3
 800552a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800552c:	4b85      	ldr	r3, [pc, #532]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800552e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005530:	091b      	lsrs	r3, r3, #4
 8005532:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005536:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005538:	4b82      	ldr	r3, [pc, #520]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800553a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800553c:	f003 0301 	and.w	r3, r3, #1
 8005540:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005542:	4b80      	ldr	r3, [pc, #512]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005546:	08db      	lsrs	r3, r3, #3
 8005548:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	fb02 f303 	mul.w	r3, r2, r3
 8005552:	ee07 3a90 	vmov	s15, r3
 8005556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800555a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 80e1 	beq.w	8005728 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	2b02      	cmp	r3, #2
 800556a:	f000 8083 	beq.w	8005674 <HAL_RCC_GetSysClockFreq+0x204>
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2b02      	cmp	r3, #2
 8005572:	f200 80a1 	bhi.w	80056b8 <HAL_RCC_GetSysClockFreq+0x248>
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d003      	beq.n	8005584 <HAL_RCC_GetSysClockFreq+0x114>
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	2b01      	cmp	r3, #1
 8005580:	d056      	beq.n	8005630 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005582:	e099      	b.n	80056b8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005584:	4b6f      	ldr	r3, [pc, #444]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0320 	and.w	r3, r3, #32
 800558c:	2b00      	cmp	r3, #0
 800558e:	d02d      	beq.n	80055ec <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005590:	4b6c      	ldr	r3, [pc, #432]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	08db      	lsrs	r3, r3, #3
 8005596:	f003 0303 	and.w	r3, r3, #3
 800559a:	4a6b      	ldr	r2, [pc, #428]	@ (8005748 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800559c:	fa22 f303 	lsr.w	r3, r2, r3
 80055a0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	ee07 3a90 	vmov	s15, r3
 80055a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	ee07 3a90 	vmov	s15, r3
 80055b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055ba:	4b62      	ldr	r3, [pc, #392]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80055bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055c2:	ee07 3a90 	vmov	s15, r3
 80055c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80055ce:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005754 <HAL_RCC_GetSysClockFreq+0x2e4>
 80055d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055e6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80055ea:	e087      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	ee07 3a90 	vmov	s15, r3
 80055f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055f6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005758 <HAL_RCC_GetSysClockFreq+0x2e8>
 80055fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055fe:	4b51      	ldr	r3, [pc, #324]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005606:	ee07 3a90 	vmov	s15, r3
 800560a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800560e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005612:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005754 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800561a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800561e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800562a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800562e:	e065      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	ee07 3a90 	vmov	s15, r3
 8005636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800563a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800575c <HAL_RCC_GetSysClockFreq+0x2ec>
 800563e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005642:	4b40      	ldr	r3, [pc, #256]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800564a:	ee07 3a90 	vmov	s15, r3
 800564e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005652:	ed97 6a02 	vldr	s12, [r7, #8]
 8005656:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005754 <HAL_RCC_GetSysClockFreq+0x2e4>
 800565a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800565e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800566a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800566e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005672:	e043      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	ee07 3a90 	vmov	s15, r3
 800567a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800567e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005760 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005686:	4b2f      	ldr	r3, [pc, #188]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800568a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800568e:	ee07 3a90 	vmov	s15, r3
 8005692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005696:	ed97 6a02 	vldr	s12, [r7, #8]
 800569a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005754 <HAL_RCC_GetSysClockFreq+0x2e4>
 800569e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80056b6:	e021      	b.n	80056fc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	ee07 3a90 	vmov	s15, r3
 80056be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056c2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800575c <HAL_RCC_GetSysClockFreq+0x2ec>
 80056c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056d2:	ee07 3a90 	vmov	s15, r3
 80056d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056da:	ed97 6a02 	vldr	s12, [r7, #8]
 80056de:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005754 <HAL_RCC_GetSysClockFreq+0x2e4>
 80056e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80056ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80056fa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80056fc:	4b11      	ldr	r3, [pc, #68]	@ (8005744 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005700:	0a5b      	lsrs	r3, r3, #9
 8005702:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005706:	3301      	adds	r3, #1
 8005708:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	ee07 3a90 	vmov	s15, r3
 8005710:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005714:	edd7 6a07 	vldr	s13, [r7, #28]
 8005718:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800571c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005720:	ee17 3a90 	vmov	r3, s15
 8005724:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005726:	e005      	b.n	8005734 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	61bb      	str	r3, [r7, #24]
      break;
 800572c:	e002      	b.n	8005734 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800572e:	4b07      	ldr	r3, [pc, #28]	@ (800574c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005730:	61bb      	str	r3, [r7, #24]
      break;
 8005732:	bf00      	nop
  }

  return sysclockfreq;
 8005734:	69bb      	ldr	r3, [r7, #24]
}
 8005736:	4618      	mov	r0, r3
 8005738:	3724      	adds	r7, #36	@ 0x24
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	58024400 	.word	0x58024400
 8005748:	03d09000 	.word	0x03d09000
 800574c:	003d0900 	.word	0x003d0900
 8005750:	017d7840 	.word	0x017d7840
 8005754:	46000000 	.word	0x46000000
 8005758:	4c742400 	.word	0x4c742400
 800575c:	4a742400 	.word	0x4a742400
 8005760:	4bbebc20 	.word	0x4bbebc20

08005764 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800576a:	f7ff fe81 	bl	8005470 <HAL_RCC_GetSysClockFreq>
 800576e:	4602      	mov	r2, r0
 8005770:	4b10      	ldr	r3, [pc, #64]	@ (80057b4 <HAL_RCC_GetHCLKFreq+0x50>)
 8005772:	699b      	ldr	r3, [r3, #24]
 8005774:	0a1b      	lsrs	r3, r3, #8
 8005776:	f003 030f 	and.w	r3, r3, #15
 800577a:	490f      	ldr	r1, [pc, #60]	@ (80057b8 <HAL_RCC_GetHCLKFreq+0x54>)
 800577c:	5ccb      	ldrb	r3, [r1, r3]
 800577e:	f003 031f 	and.w	r3, r3, #31
 8005782:	fa22 f303 	lsr.w	r3, r2, r3
 8005786:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005788:	4b0a      	ldr	r3, [pc, #40]	@ (80057b4 <HAL_RCC_GetHCLKFreq+0x50>)
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	f003 030f 	and.w	r3, r3, #15
 8005790:	4a09      	ldr	r2, [pc, #36]	@ (80057b8 <HAL_RCC_GetHCLKFreq+0x54>)
 8005792:	5cd3      	ldrb	r3, [r2, r3]
 8005794:	f003 031f 	and.w	r3, r3, #31
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	fa22 f303 	lsr.w	r3, r2, r3
 800579e:	4a07      	ldr	r2, [pc, #28]	@ (80057bc <HAL_RCC_GetHCLKFreq+0x58>)
 80057a0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80057a2:	4a07      	ldr	r2, [pc, #28]	@ (80057c0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80057a8:	4b04      	ldr	r3, [pc, #16]	@ (80057bc <HAL_RCC_GetHCLKFreq+0x58>)
 80057aa:	681b      	ldr	r3, [r3, #0]
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3708      	adds	r7, #8
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	58024400 	.word	0x58024400
 80057b8:	0800e40c 	.word	0x0800e40c
 80057bc:	24000004 	.word	0x24000004
 80057c0:	24000000 	.word	0x24000000

080057c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80057c8:	f7ff ffcc 	bl	8005764 <HAL_RCC_GetHCLKFreq>
 80057cc:	4602      	mov	r2, r0
 80057ce:	4b06      	ldr	r3, [pc, #24]	@ (80057e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	091b      	lsrs	r3, r3, #4
 80057d4:	f003 0307 	and.w	r3, r3, #7
 80057d8:	4904      	ldr	r1, [pc, #16]	@ (80057ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80057da:	5ccb      	ldrb	r3, [r1, r3]
 80057dc:	f003 031f 	and.w	r3, r3, #31
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	58024400 	.word	0x58024400
 80057ec:	0800e40c 	.word	0x0800e40c

080057f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80057f4:	f7ff ffb6 	bl	8005764 <HAL_RCC_GetHCLKFreq>
 80057f8:	4602      	mov	r2, r0
 80057fa:	4b06      	ldr	r3, [pc, #24]	@ (8005814 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	0a1b      	lsrs	r3, r3, #8
 8005800:	f003 0307 	and.w	r3, r3, #7
 8005804:	4904      	ldr	r1, [pc, #16]	@ (8005818 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005806:	5ccb      	ldrb	r3, [r1, r3]
 8005808:	f003 031f 	and.w	r3, r3, #31
 800580c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005810:	4618      	mov	r0, r3
 8005812:	bd80      	pop	{r7, pc}
 8005814:	58024400 	.word	0x58024400
 8005818:	0800e40c 	.word	0x0800e40c

0800581c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	223f      	movs	r2, #63	@ 0x3f
 800582a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800582c:	4b1a      	ldr	r3, [pc, #104]	@ (8005898 <HAL_RCC_GetClockConfig+0x7c>)
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	f003 0207 	and.w	r2, r3, #7
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8005838:	4b17      	ldr	r3, [pc, #92]	@ (8005898 <HAL_RCC_GetClockConfig+0x7c>)
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8005844:	4b14      	ldr	r3, [pc, #80]	@ (8005898 <HAL_RCC_GetClockConfig+0x7c>)
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	f003 020f 	and.w	r2, r3, #15
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8005850:	4b11      	ldr	r3, [pc, #68]	@ (8005898 <HAL_RCC_GetClockConfig+0x7c>)
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800585c:	4b0e      	ldr	r3, [pc, #56]	@ (8005898 <HAL_RCC_GetClockConfig+0x7c>)
 800585e:	69db      	ldr	r3, [r3, #28]
 8005860:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8005868:	4b0b      	ldr	r3, [pc, #44]	@ (8005898 <HAL_RCC_GetClockConfig+0x7c>)
 800586a:	69db      	ldr	r3, [r3, #28]
 800586c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8005874:	4b08      	ldr	r3, [pc, #32]	@ (8005898 <HAL_RCC_GetClockConfig+0x7c>)
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005880:	4b06      	ldr	r3, [pc, #24]	@ (800589c <HAL_RCC_GetClockConfig+0x80>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 020f 	and.w	r2, r3, #15
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	601a      	str	r2, [r3, #0]
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr
 8005898:	58024400 	.word	0x58024400
 800589c:	52002000 	.word	0x52002000

080058a0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058a4:	b0ca      	sub	sp, #296	@ 0x128
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80058ac:	2300      	movs	r3, #0
 80058ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80058b2:	2300      	movs	r3, #0
 80058b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80058b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80058c4:	2500      	movs	r5, #0
 80058c6:	ea54 0305 	orrs.w	r3, r4, r5
 80058ca:	d049      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80058cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80058d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058d6:	d02f      	beq.n	8005938 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80058d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058dc:	d828      	bhi.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80058de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058e2:	d01a      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80058e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058e8:	d822      	bhi.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80058ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058f2:	d007      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80058f4:	e01c      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f6:	4bb8      	ldr	r3, [pc, #736]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058fa:	4ab7      	ldr	r2, [pc, #732]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80058fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005900:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005902:	e01a      	b.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005908:	3308      	adds	r3, #8
 800590a:	2102      	movs	r1, #2
 800590c:	4618      	mov	r0, r3
 800590e:	f002 fb61 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005912:	4603      	mov	r3, r0
 8005914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005918:	e00f      	b.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800591a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800591e:	3328      	adds	r3, #40	@ 0x28
 8005920:	2102      	movs	r1, #2
 8005922:	4618      	mov	r0, r3
 8005924:	f002 fc08 	bl	8008138 <RCCEx_PLL3_Config>
 8005928:	4603      	mov	r3, r0
 800592a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800592e:	e004      	b.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005936:	e000      	b.n	800593a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005938:	bf00      	nop
    }

    if (ret == HAL_OK)
 800593a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800593e:	2b00      	cmp	r3, #0
 8005940:	d10a      	bne.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005942:	4ba5      	ldr	r3, [pc, #660]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005944:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005946:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800594a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005950:	4aa1      	ldr	r2, [pc, #644]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005952:	430b      	orrs	r3, r1
 8005954:	6513      	str	r3, [r2, #80]	@ 0x50
 8005956:	e003      	b.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005958:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800595c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005968:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800596c:	f04f 0900 	mov.w	r9, #0
 8005970:	ea58 0309 	orrs.w	r3, r8, r9
 8005974:	d047      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800597a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800597c:	2b04      	cmp	r3, #4
 800597e:	d82a      	bhi.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005980:	a201      	add	r2, pc, #4	@ (adr r2, 8005988 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005986:	bf00      	nop
 8005988:	0800599d 	.word	0x0800599d
 800598c:	080059ab 	.word	0x080059ab
 8005990:	080059c1 	.word	0x080059c1
 8005994:	080059df 	.word	0x080059df
 8005998:	080059df 	.word	0x080059df
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800599c:	4b8e      	ldr	r3, [pc, #568]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800599e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a0:	4a8d      	ldr	r2, [pc, #564]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059a8:	e01a      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ae:	3308      	adds	r3, #8
 80059b0:	2100      	movs	r1, #0
 80059b2:	4618      	mov	r0, r3
 80059b4:	f002 fb0e 	bl	8007fd4 <RCCEx_PLL2_Config>
 80059b8:	4603      	mov	r3, r0
 80059ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059be:	e00f      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80059c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059c4:	3328      	adds	r3, #40	@ 0x28
 80059c6:	2100      	movs	r1, #0
 80059c8:	4618      	mov	r0, r3
 80059ca:	f002 fbb5 	bl	8008138 <RCCEx_PLL3_Config>
 80059ce:	4603      	mov	r3, r0
 80059d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80059d4:	e004      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059dc:	e000      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80059de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10a      	bne.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80059e8:	4b7b      	ldr	r3, [pc, #492]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ec:	f023 0107 	bic.w	r1, r3, #7
 80059f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f6:	4a78      	ldr	r2, [pc, #480]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80059f8:	430b      	orrs	r3, r1
 80059fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80059fc:	e003      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005a12:	f04f 0b00 	mov.w	fp, #0
 8005a16:	ea5a 030b 	orrs.w	r3, sl, fp
 8005a1a:	d04c      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a26:	d030      	beq.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005a28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a2c:	d829      	bhi.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005a2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a30:	d02d      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005a32:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a34:	d825      	bhi.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005a36:	2b80      	cmp	r3, #128	@ 0x80
 8005a38:	d018      	beq.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8005a3a:	2b80      	cmp	r3, #128	@ 0x80
 8005a3c:	d821      	bhi.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d002      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8005a42:	2b40      	cmp	r3, #64	@ 0x40
 8005a44:	d007      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8005a46:	e01c      	b.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a48:	4b63      	ldr	r3, [pc, #396]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4c:	4a62      	ldr	r2, [pc, #392]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005a54:	e01c      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a5a:	3308      	adds	r3, #8
 8005a5c:	2100      	movs	r1, #0
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f002 fab8 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005a64:	4603      	mov	r3, r0
 8005a66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005a6a:	e011      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a70:	3328      	adds	r3, #40	@ 0x28
 8005a72:	2100      	movs	r1, #0
 8005a74:	4618      	mov	r0, r3
 8005a76:	f002 fb5f 	bl	8008138 <RCCEx_PLL3_Config>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005a80:	e006      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a88:	e002      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005a8a:	bf00      	nop
 8005a8c:	e000      	b.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005a8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d10a      	bne.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005a98:	4b4f      	ldr	r3, [pc, #316]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005a9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a9c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa6:	4a4c      	ldr	r2, [pc, #304]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005aa8:	430b      	orrs	r3, r1
 8005aaa:	6513      	str	r3, [r2, #80]	@ 0x50
 8005aac:	e003      	b.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ab2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005ac2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005acc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	d053      	beq.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ada:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005ade:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ae2:	d035      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005ae4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ae8:	d82e      	bhi.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005aea:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005aee:	d031      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005af0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005af4:	d828      	bhi.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005af6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005afa:	d01a      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005afc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b00:	d822      	bhi.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d003      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005b06:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b0a:	d007      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005b0c:	e01c      	b.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b0e:	4b32      	ldr	r3, [pc, #200]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b12:	4a31      	ldr	r2, [pc, #196]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b1a:	e01c      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b20:	3308      	adds	r3, #8
 8005b22:	2100      	movs	r1, #0
 8005b24:	4618      	mov	r0, r3
 8005b26:	f002 fa55 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005b30:	e011      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b36:	3328      	adds	r3, #40	@ 0x28
 8005b38:	2100      	movs	r1, #0
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f002 fafc 	bl	8008138 <RCCEx_PLL3_Config>
 8005b40:	4603      	mov	r3, r0
 8005b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005b46:	e006      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b4e:	e002      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005b50:	bf00      	nop
 8005b52:	e000      	b.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d10b      	bne.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b62:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b6a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005b6e:	4a1a      	ldr	r2, [pc, #104]	@ (8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005b70:	430b      	orrs	r3, r1
 8005b72:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b74:	e003      	b.n	8005b7e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b86:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005b8a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005b8e:	2300      	movs	r3, #0
 8005b90:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005b94:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005b98:	460b      	mov	r3, r1
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	d056      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8005b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005ba6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005baa:	d038      	beq.n	8005c1e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005bac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005bb0:	d831      	bhi.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005bb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005bb6:	d034      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005bb8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005bbc:	d82b      	bhi.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005bbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005bc2:	d01d      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005bc4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005bc8:	d825      	bhi.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d006      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005bce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005bd2:	d00a      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005bd4:	e01f      	b.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005bd6:	bf00      	nop
 8005bd8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bdc:	4ba2      	ldr	r3, [pc, #648]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be0:	4aa1      	ldr	r2, [pc, #644]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005be2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005be6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005be8:	e01c      	b.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bee:	3308      	adds	r3, #8
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f002 f9ee 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8005bfe:	e011      	b.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c04:	3328      	adds	r3, #40	@ 0x28
 8005c06:	2100      	movs	r1, #0
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f002 fa95 	bl	8008138 <RCCEx_PLL3_Config>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005c14:	e006      	b.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c1c:	e002      	b.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005c1e:	bf00      	nop
 8005c20:	e000      	b.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8005c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d10b      	bne.n	8005c44 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005c2c:	4b8e      	ldr	r3, [pc, #568]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c30:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c38:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005c3c:	4a8a      	ldr	r2, [pc, #552]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c3e:	430b      	orrs	r3, r1
 8005c40:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c42:	e003      	b.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c54:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005c58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005c62:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005c66:	460b      	mov	r3, r1
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	d03a      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c72:	2b30      	cmp	r3, #48	@ 0x30
 8005c74:	d01f      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005c76:	2b30      	cmp	r3, #48	@ 0x30
 8005c78:	d819      	bhi.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005c7a:	2b20      	cmp	r3, #32
 8005c7c:	d00c      	beq.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8005c7e:	2b20      	cmp	r3, #32
 8005c80:	d815      	bhi.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d019      	beq.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005c86:	2b10      	cmp	r3, #16
 8005c88:	d111      	bne.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c8a:	4b77      	ldr	r3, [pc, #476]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8e:	4a76      	ldr	r2, [pc, #472]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005c90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005c96:	e011      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9c:	3308      	adds	r3, #8
 8005c9e:	2102      	movs	r1, #2
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f002 f997 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005cac:	e006      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005cb4:	e002      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005cb6:	bf00      	nop
 8005cb8:	e000      	b.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005cba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10a      	bne.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005cc4:	4b68      	ldr	r3, [pc, #416]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005cc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cc8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cd2:	4a65      	ldr	r2, [pc, #404]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005cd4:	430b      	orrs	r3, r1
 8005cd6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005cd8:	e003      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cea:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005cee:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005cf8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	d051      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d0c:	d035      	beq.n	8005d7a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005d0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005d12:	d82e      	bhi.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005d14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005d18:	d031      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005d1a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005d1e:	d828      	bhi.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d24:	d01a      	beq.n	8005d5c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005d26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d2a:	d822      	bhi.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d003      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8005d30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d34:	d007      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8005d36:	e01c      	b.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d38:	4b4b      	ldr	r3, [pc, #300]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d3c:	4a4a      	ldr	r2, [pc, #296]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005d44:	e01c      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4a:	3308      	adds	r3, #8
 8005d4c:	2100      	movs	r1, #0
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f002 f940 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005d54:	4603      	mov	r3, r0
 8005d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005d5a:	e011      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d60:	3328      	adds	r3, #40	@ 0x28
 8005d62:	2100      	movs	r1, #0
 8005d64:	4618      	mov	r0, r3
 8005d66:	f002 f9e7 	bl	8008138 <RCCEx_PLL3_Config>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005d70:	e006      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d78:	e002      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005d7a:	bf00      	nop
 8005d7c:	e000      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005d7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d10a      	bne.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005d88:	4b37      	ldr	r3, [pc, #220]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d8c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d96:	4a34      	ldr	r2, [pc, #208]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005d98:	430b      	orrs	r3, r1
 8005d9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8005d9c:	e003      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005da2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dae:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005db2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005db6:	2300      	movs	r3, #0
 8005db8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005dbc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	d056      	beq.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005dcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005dd0:	d033      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8005dd2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005dd6:	d82c      	bhi.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005dd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ddc:	d02f      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8005dde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005de2:	d826      	bhi.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005de4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005de8:	d02b      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005dea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005dee:	d820      	bhi.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005df0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005df4:	d012      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005df6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005dfa:	d81a      	bhi.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d022      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8005e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e04:	d115      	bne.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0a:	3308      	adds	r3, #8
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f002 f8e0 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005e14:	4603      	mov	r3, r0
 8005e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005e1a:	e015      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e20:	3328      	adds	r3, #40	@ 0x28
 8005e22:	2101      	movs	r1, #1
 8005e24:	4618      	mov	r0, r3
 8005e26:	f002 f987 	bl	8008138 <RCCEx_PLL3_Config>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005e30:	e00a      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e32:	2301      	movs	r3, #1
 8005e34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e38:	e006      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005e3a:	bf00      	nop
 8005e3c:	e004      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005e3e:	bf00      	nop
 8005e40:	e002      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005e42:	bf00      	nop
 8005e44:	e000      	b.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005e46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d10d      	bne.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005e50:	4b05      	ldr	r3, [pc, #20]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e54:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e5e:	4a02      	ldr	r2, [pc, #8]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005e60:	430b      	orrs	r3, r1
 8005e62:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e64:	e006      	b.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005e66:	bf00      	nop
 8005e68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005e80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e84:	2300      	movs	r3, #0
 8005e86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e8a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	4313      	orrs	r3, r2
 8005e92:	d055      	beq.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005e9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ea0:	d033      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005ea2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ea6:	d82c      	bhi.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eac:	d02f      	beq.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8005eae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eb2:	d826      	bhi.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005eb4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005eb8:	d02b      	beq.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005eba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005ebe:	d820      	bhi.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ec0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ec4:	d012      	beq.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005eca:	d81a      	bhi.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d022      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8005ed0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ed4:	d115      	bne.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eda:	3308      	adds	r3, #8
 8005edc:	2101      	movs	r1, #1
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f002 f878 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005eea:	e015      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ef0:	3328      	adds	r3, #40	@ 0x28
 8005ef2:	2101      	movs	r1, #1
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f002 f91f 	bl	8008138 <RCCEx_PLL3_Config>
 8005efa:	4603      	mov	r3, r0
 8005efc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005f00:	e00a      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f08:	e006      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005f0a:	bf00      	nop
 8005f0c:	e004      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005f0e:	bf00      	nop
 8005f10:	e002      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005f12:	bf00      	nop
 8005f14:	e000      	b.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005f16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d10b      	bne.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005f20:	4ba3      	ldr	r3, [pc, #652]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f24:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f30:	4a9f      	ldr	r2, [pc, #636]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f32:	430b      	orrs	r3, r1
 8005f34:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f36:	e003      	b.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f3c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f48:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005f4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f50:	2300      	movs	r3, #0
 8005f52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005f56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f5a:	460b      	mov	r3, r1
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	d037      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f6a:	d00e      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005f6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f70:	d816      	bhi.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d018      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005f76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f7a:	d111      	bne.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f7c:	4b8c      	ldr	r3, [pc, #560]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f80:	4a8b      	ldr	r2, [pc, #556]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005f82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005f88:	e00f      	b.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f8e:	3308      	adds	r3, #8
 8005f90:	2101      	movs	r1, #1
 8005f92:	4618      	mov	r0, r3
 8005f94:	f002 f81e 	bl	8007fd4 <RCCEx_PLL2_Config>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005f9e:	e004      	b.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005fa6:	e000      	b.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005faa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d10a      	bne.n	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005fb2:	4b7f      	ldr	r3, [pc, #508]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fb6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fc0:	4a7b      	ldr	r2, [pc, #492]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005fc2:	430b      	orrs	r3, r1
 8005fc4:	6513      	str	r3, [r2, #80]	@ 0x50
 8005fc6:	e003      	b.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005fdc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005fe6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005fea:	460b      	mov	r3, r1
 8005fec:	4313      	orrs	r3, r2
 8005fee:	d039      	beq.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8005ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ff6:	2b03      	cmp	r3, #3
 8005ff8:	d81c      	bhi.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8006000 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006000:	0800603d 	.word	0x0800603d
 8006004:	08006011 	.word	0x08006011
 8006008:	0800601f 	.word	0x0800601f
 800600c:	0800603d 	.word	0x0800603d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006010:	4b67      	ldr	r3, [pc, #412]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006014:	4a66      	ldr	r2, [pc, #408]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800601a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800601c:	e00f      	b.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800601e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006022:	3308      	adds	r3, #8
 8006024:	2102      	movs	r1, #2
 8006026:	4618      	mov	r0, r3
 8006028:	f001 ffd4 	bl	8007fd4 <RCCEx_PLL2_Config>
 800602c:	4603      	mov	r3, r0
 800602e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006032:	e004      	b.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800603a:	e000      	b.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800603c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800603e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006042:	2b00      	cmp	r3, #0
 8006044:	d10a      	bne.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006046:	4b5a      	ldr	r3, [pc, #360]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800604a:	f023 0103 	bic.w	r1, r3, #3
 800604e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006052:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006054:	4a56      	ldr	r2, [pc, #344]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006056:	430b      	orrs	r3, r1
 8006058:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800605a:	e003      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006060:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006070:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006074:	2300      	movs	r3, #0
 8006076:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800607a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800607e:	460b      	mov	r3, r1
 8006080:	4313      	orrs	r3, r2
 8006082:	f000 809f 	beq.w	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006086:	4b4b      	ldr	r3, [pc, #300]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a4a      	ldr	r2, [pc, #296]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800608c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006090:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006092:	f7fb fe57 	bl	8001d44 <HAL_GetTick>
 8006096:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800609a:	e00b      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800609c:	f7fb fe52 	bl	8001d44 <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	2b64      	cmp	r3, #100	@ 0x64
 80060aa:	d903      	bls.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060b2:	e005      	b.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80060b4:	4b3f      	ldr	r3, [pc, #252]	@ (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d0ed      	beq.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80060c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d179      	bne.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80060c8:	4b39      	ldr	r3, [pc, #228]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060ca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80060cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80060d4:	4053      	eors	r3, r2
 80060d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d015      	beq.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80060de:	4b34      	ldr	r3, [pc, #208]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060e6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80060ea:	4b31      	ldr	r3, [pc, #196]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ee:	4a30      	ldr	r2, [pc, #192]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060f4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80060f6:	4b2e      	ldr	r3, [pc, #184]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060fa:	4a2d      	ldr	r2, [pc, #180]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80060fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006100:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006102:	4a2b      	ldr	r2, [pc, #172]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006104:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006108:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800610a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006112:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006116:	d118      	bne.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006118:	f7fb fe14 	bl	8001d44 <HAL_GetTick>
 800611c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006120:	e00d      	b.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006122:	f7fb fe0f 	bl	8001d44 <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800612c:	1ad2      	subs	r2, r2, r3
 800612e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006132:	429a      	cmp	r2, r3
 8006134:	d903      	bls.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800613c:	e005      	b.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800613e:	4b1c      	ldr	r3, [pc, #112]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006140:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d0eb      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800614a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800614e:	2b00      	cmp	r3, #0
 8006150:	d129      	bne.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006156:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800615a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800615e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006162:	d10e      	bne.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006164:	4b12      	ldr	r3, [pc, #72]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800616c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006170:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006174:	091a      	lsrs	r2, r3, #4
 8006176:	4b10      	ldr	r3, [pc, #64]	@ (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8006178:	4013      	ands	r3, r2
 800617a:	4a0d      	ldr	r2, [pc, #52]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800617c:	430b      	orrs	r3, r1
 800617e:	6113      	str	r3, [r2, #16]
 8006180:	e005      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006182:	4b0b      	ldr	r3, [pc, #44]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	4a0a      	ldr	r2, [pc, #40]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006188:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800618c:	6113      	str	r3, [r2, #16]
 800618e:	4b08      	ldr	r3, [pc, #32]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006190:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006196:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800619a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800619e:	4a04      	ldr	r2, [pc, #16]	@ (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80061a0:	430b      	orrs	r3, r1
 80061a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80061a4:	e00e      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80061a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80061ae:	e009      	b.n	80061c4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80061b0:	58024400 	.word	0x58024400
 80061b4:	58024800 	.word	0x58024800
 80061b8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80061c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061cc:	f002 0301 	and.w	r3, r2, #1
 80061d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80061d4:	2300      	movs	r3, #0
 80061d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80061da:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80061de:	460b      	mov	r3, r1
 80061e0:	4313      	orrs	r3, r2
 80061e2:	f000 8089 	beq.w	80062f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80061e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061ec:	2b28      	cmp	r3, #40	@ 0x28
 80061ee:	d86b      	bhi.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80061f0:	a201      	add	r2, pc, #4	@ (adr r2, 80061f8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80061f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061f6:	bf00      	nop
 80061f8:	080062d1 	.word	0x080062d1
 80061fc:	080062c9 	.word	0x080062c9
 8006200:	080062c9 	.word	0x080062c9
 8006204:	080062c9 	.word	0x080062c9
 8006208:	080062c9 	.word	0x080062c9
 800620c:	080062c9 	.word	0x080062c9
 8006210:	080062c9 	.word	0x080062c9
 8006214:	080062c9 	.word	0x080062c9
 8006218:	0800629d 	.word	0x0800629d
 800621c:	080062c9 	.word	0x080062c9
 8006220:	080062c9 	.word	0x080062c9
 8006224:	080062c9 	.word	0x080062c9
 8006228:	080062c9 	.word	0x080062c9
 800622c:	080062c9 	.word	0x080062c9
 8006230:	080062c9 	.word	0x080062c9
 8006234:	080062c9 	.word	0x080062c9
 8006238:	080062b3 	.word	0x080062b3
 800623c:	080062c9 	.word	0x080062c9
 8006240:	080062c9 	.word	0x080062c9
 8006244:	080062c9 	.word	0x080062c9
 8006248:	080062c9 	.word	0x080062c9
 800624c:	080062c9 	.word	0x080062c9
 8006250:	080062c9 	.word	0x080062c9
 8006254:	080062c9 	.word	0x080062c9
 8006258:	080062d1 	.word	0x080062d1
 800625c:	080062c9 	.word	0x080062c9
 8006260:	080062c9 	.word	0x080062c9
 8006264:	080062c9 	.word	0x080062c9
 8006268:	080062c9 	.word	0x080062c9
 800626c:	080062c9 	.word	0x080062c9
 8006270:	080062c9 	.word	0x080062c9
 8006274:	080062c9 	.word	0x080062c9
 8006278:	080062d1 	.word	0x080062d1
 800627c:	080062c9 	.word	0x080062c9
 8006280:	080062c9 	.word	0x080062c9
 8006284:	080062c9 	.word	0x080062c9
 8006288:	080062c9 	.word	0x080062c9
 800628c:	080062c9 	.word	0x080062c9
 8006290:	080062c9 	.word	0x080062c9
 8006294:	080062c9 	.word	0x080062c9
 8006298:	080062d1 	.word	0x080062d1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800629c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062a0:	3308      	adds	r3, #8
 80062a2:	2101      	movs	r1, #1
 80062a4:	4618      	mov	r0, r3
 80062a6:	f001 fe95 	bl	8007fd4 <RCCEx_PLL2_Config>
 80062aa:	4603      	mov	r3, r0
 80062ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80062b0:	e00f      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80062b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b6:	3328      	adds	r3, #40	@ 0x28
 80062b8:	2101      	movs	r1, #1
 80062ba:	4618      	mov	r0, r3
 80062bc:	f001 ff3c 	bl	8008138 <RCCEx_PLL3_Config>
 80062c0:	4603      	mov	r3, r0
 80062c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80062c6:	e004      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062ce:	e000      	b.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80062d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10a      	bne.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80062da:	4bbf      	ldr	r3, [pc, #764]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062de:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80062e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062e8:	4abb      	ldr	r2, [pc, #748]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80062ea:	430b      	orrs	r3, r1
 80062ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80062ee:	e003      	b.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80062f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006300:	f002 0302 	and.w	r3, r2, #2
 8006304:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006308:	2300      	movs	r3, #0
 800630a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800630e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006312:	460b      	mov	r3, r1
 8006314:	4313      	orrs	r3, r2
 8006316:	d041      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800631e:	2b05      	cmp	r3, #5
 8006320:	d824      	bhi.n	800636c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006322:	a201      	add	r2, pc, #4	@ (adr r2, 8006328 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006328:	08006375 	.word	0x08006375
 800632c:	08006341 	.word	0x08006341
 8006330:	08006357 	.word	0x08006357
 8006334:	08006375 	.word	0x08006375
 8006338:	08006375 	.word	0x08006375
 800633c:	08006375 	.word	0x08006375
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006340:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006344:	3308      	adds	r3, #8
 8006346:	2101      	movs	r1, #1
 8006348:	4618      	mov	r0, r3
 800634a:	f001 fe43 	bl	8007fd4 <RCCEx_PLL2_Config>
 800634e:	4603      	mov	r3, r0
 8006350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006354:	e00f      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800635a:	3328      	adds	r3, #40	@ 0x28
 800635c:	2101      	movs	r1, #1
 800635e:	4618      	mov	r0, r3
 8006360:	f001 feea 	bl	8008138 <RCCEx_PLL3_Config>
 8006364:	4603      	mov	r3, r0
 8006366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800636a:	e004      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006372:	e000      	b.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006374:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800637a:	2b00      	cmp	r3, #0
 800637c:	d10a      	bne.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800637e:	4b96      	ldr	r3, [pc, #600]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006382:	f023 0107 	bic.w	r1, r3, #7
 8006386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800638a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800638c:	4a92      	ldr	r2, [pc, #584]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800638e:	430b      	orrs	r3, r1
 8006390:	6553      	str	r3, [r2, #84]	@ 0x54
 8006392:	e003      	b.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006398:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800639c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f002 0304 	and.w	r3, r2, #4
 80063a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80063ac:	2300      	movs	r3, #0
 80063ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80063b2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80063b6:	460b      	mov	r3, r1
 80063b8:	4313      	orrs	r3, r2
 80063ba:	d044      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80063bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80063c4:	2b05      	cmp	r3, #5
 80063c6:	d825      	bhi.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80063c8:	a201      	add	r2, pc, #4	@ (adr r2, 80063d0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80063ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ce:	bf00      	nop
 80063d0:	0800641d 	.word	0x0800641d
 80063d4:	080063e9 	.word	0x080063e9
 80063d8:	080063ff 	.word	0x080063ff
 80063dc:	0800641d 	.word	0x0800641d
 80063e0:	0800641d 	.word	0x0800641d
 80063e4:	0800641d 	.word	0x0800641d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80063e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ec:	3308      	adds	r3, #8
 80063ee:	2101      	movs	r1, #1
 80063f0:	4618      	mov	r0, r3
 80063f2:	f001 fdef 	bl	8007fd4 <RCCEx_PLL2_Config>
 80063f6:	4603      	mov	r3, r0
 80063f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80063fc:	e00f      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80063fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006402:	3328      	adds	r3, #40	@ 0x28
 8006404:	2101      	movs	r1, #1
 8006406:	4618      	mov	r0, r3
 8006408:	f001 fe96 	bl	8008138 <RCCEx_PLL3_Config>
 800640c:	4603      	mov	r3, r0
 800640e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006412:	e004      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800641a:	e000      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800641c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800641e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006422:	2b00      	cmp	r3, #0
 8006424:	d10b      	bne.n	800643e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006426:	4b6c      	ldr	r3, [pc, #432]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800642a:	f023 0107 	bic.w	r1, r3, #7
 800642e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006432:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006436:	4a68      	ldr	r2, [pc, #416]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006438:	430b      	orrs	r3, r1
 800643a:	6593      	str	r3, [r2, #88]	@ 0x58
 800643c:	e003      	b.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800643e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006442:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800644a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800644e:	f002 0320 	and.w	r3, r2, #32
 8006452:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006456:	2300      	movs	r3, #0
 8006458:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800645c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006460:	460b      	mov	r3, r1
 8006462:	4313      	orrs	r3, r2
 8006464:	d055      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800646a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800646e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006472:	d033      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006474:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006478:	d82c      	bhi.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800647a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800647e:	d02f      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006484:	d826      	bhi.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006486:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800648a:	d02b      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800648c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006490:	d820      	bhi.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006492:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006496:	d012      	beq.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800649c:	d81a      	bhi.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d022      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80064a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064a6:	d115      	bne.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ac:	3308      	adds	r3, #8
 80064ae:	2100      	movs	r1, #0
 80064b0:	4618      	mov	r0, r3
 80064b2:	f001 fd8f 	bl	8007fd4 <RCCEx_PLL2_Config>
 80064b6:	4603      	mov	r3, r0
 80064b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80064bc:	e015      	b.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80064be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c2:	3328      	adds	r3, #40	@ 0x28
 80064c4:	2102      	movs	r1, #2
 80064c6:	4618      	mov	r0, r3
 80064c8:	f001 fe36 	bl	8008138 <RCCEx_PLL3_Config>
 80064cc:	4603      	mov	r3, r0
 80064ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80064d2:	e00a      	b.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064da:	e006      	b.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80064dc:	bf00      	nop
 80064de:	e004      	b.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80064e0:	bf00      	nop
 80064e2:	e002      	b.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80064e4:	bf00      	nop
 80064e6:	e000      	b.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80064e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d10b      	bne.n	800650a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064f2:	4b39      	ldr	r3, [pc, #228]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80064f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064f6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80064fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006502:	4a35      	ldr	r2, [pc, #212]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006504:	430b      	orrs	r3, r1
 8006506:	6553      	str	r3, [r2, #84]	@ 0x54
 8006508:	e003      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800650a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800650e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800651a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800651e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006522:	2300      	movs	r3, #0
 8006524:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006528:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800652c:	460b      	mov	r3, r1
 800652e:	4313      	orrs	r3, r2
 8006530:	d058      	beq.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006536:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800653a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800653e:	d033      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006540:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006544:	d82c      	bhi.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006546:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800654a:	d02f      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800654c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006550:	d826      	bhi.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006552:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006556:	d02b      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006558:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800655c:	d820      	bhi.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800655e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006562:	d012      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006564:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006568:	d81a      	bhi.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800656a:	2b00      	cmp	r3, #0
 800656c:	d022      	beq.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800656e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006572:	d115      	bne.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006578:	3308      	adds	r3, #8
 800657a:	2100      	movs	r1, #0
 800657c:	4618      	mov	r0, r3
 800657e:	f001 fd29 	bl	8007fd4 <RCCEx_PLL2_Config>
 8006582:	4603      	mov	r3, r0
 8006584:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006588:	e015      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800658a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800658e:	3328      	adds	r3, #40	@ 0x28
 8006590:	2102      	movs	r1, #2
 8006592:	4618      	mov	r0, r3
 8006594:	f001 fdd0 	bl	8008138 <RCCEx_PLL3_Config>
 8006598:	4603      	mov	r3, r0
 800659a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800659e:	e00a      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065a6:	e006      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80065a8:	bf00      	nop
 80065aa:	e004      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80065ac:	bf00      	nop
 80065ae:	e002      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80065b0:	bf00      	nop
 80065b2:	e000      	b.n	80065b6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80065b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d10e      	bne.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80065be:	4b06      	ldr	r3, [pc, #24]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80065c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065c2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80065c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065ce:	4a02      	ldr	r2, [pc, #8]	@ (80065d8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80065d0:	430b      	orrs	r3, r1
 80065d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80065d4:	e006      	b.n	80065e4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80065d6:	bf00      	nop
 80065d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80065e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ec:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80065f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80065f4:	2300      	movs	r3, #0
 80065f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80065fa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80065fe:	460b      	mov	r3, r1
 8006600:	4313      	orrs	r3, r2
 8006602:	d055      	beq.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006608:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800660c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006610:	d033      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006612:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006616:	d82c      	bhi.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006618:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800661c:	d02f      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800661e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006622:	d826      	bhi.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006624:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006628:	d02b      	beq.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800662a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800662e:	d820      	bhi.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006630:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006634:	d012      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006636:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800663a:	d81a      	bhi.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800663c:	2b00      	cmp	r3, #0
 800663e:	d022      	beq.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006640:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006644:	d115      	bne.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006646:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800664a:	3308      	adds	r3, #8
 800664c:	2100      	movs	r1, #0
 800664e:	4618      	mov	r0, r3
 8006650:	f001 fcc0 	bl	8007fd4 <RCCEx_PLL2_Config>
 8006654:	4603      	mov	r3, r0
 8006656:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800665a:	e015      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800665c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006660:	3328      	adds	r3, #40	@ 0x28
 8006662:	2102      	movs	r1, #2
 8006664:	4618      	mov	r0, r3
 8006666:	f001 fd67 	bl	8008138 <RCCEx_PLL3_Config>
 800666a:	4603      	mov	r3, r0
 800666c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006670:	e00a      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006678:	e006      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800667a:	bf00      	nop
 800667c:	e004      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800667e:	bf00      	nop
 8006680:	e002      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006682:	bf00      	nop
 8006684:	e000      	b.n	8006688 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006686:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006688:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10b      	bne.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006690:	4ba1      	ldr	r3, [pc, #644]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006694:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800669c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80066a0:	4a9d      	ldr	r2, [pc, #628]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066a2:	430b      	orrs	r3, r1
 80066a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80066a6:	e003      	b.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80066b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b8:	f002 0308 	and.w	r3, r2, #8
 80066bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066c0:	2300      	movs	r3, #0
 80066c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80066ca:	460b      	mov	r3, r1
 80066cc:	4313      	orrs	r3, r2
 80066ce:	d01e      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80066d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066dc:	d10c      	bne.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80066de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066e2:	3328      	adds	r3, #40	@ 0x28
 80066e4:	2102      	movs	r1, #2
 80066e6:	4618      	mov	r0, r3
 80066e8:	f001 fd26 	bl	8008138 <RCCEx_PLL3_Config>
 80066ec:	4603      	mov	r3, r0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d002      	beq.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80066f8:	4b87      	ldr	r3, [pc, #540]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80066fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066fc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006704:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006708:	4a83      	ldr	r2, [pc, #524]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800670a:	430b      	orrs	r3, r1
 800670c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800670e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006716:	f002 0310 	and.w	r3, r2, #16
 800671a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800671e:	2300      	movs	r3, #0
 8006720:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006724:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006728:	460b      	mov	r3, r1
 800672a:	4313      	orrs	r3, r2
 800672c:	d01e      	beq.n	800676c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800672e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006732:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006736:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800673a:	d10c      	bne.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800673c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006740:	3328      	adds	r3, #40	@ 0x28
 8006742:	2102      	movs	r1, #2
 8006744:	4618      	mov	r0, r3
 8006746:	f001 fcf7 	bl	8008138 <RCCEx_PLL3_Config>
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d002      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006756:	4b70      	ldr	r3, [pc, #448]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800675a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800675e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006762:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006766:	4a6c      	ldr	r2, [pc, #432]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006768:	430b      	orrs	r3, r1
 800676a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800676c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006774:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006778:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800677c:	2300      	movs	r3, #0
 800677e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006782:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006786:	460b      	mov	r3, r1
 8006788:	4313      	orrs	r3, r2
 800678a:	d03e      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800678c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006790:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006794:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006798:	d022      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800679a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800679e:	d81b      	bhi.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d003      	beq.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80067a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067a8:	d00b      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80067aa:	e015      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b0:	3308      	adds	r3, #8
 80067b2:	2100      	movs	r1, #0
 80067b4:	4618      	mov	r0, r3
 80067b6:	f001 fc0d 	bl	8007fd4 <RCCEx_PLL2_Config>
 80067ba:	4603      	mov	r3, r0
 80067bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80067c0:	e00f      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80067c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067c6:	3328      	adds	r3, #40	@ 0x28
 80067c8:	2102      	movs	r1, #2
 80067ca:	4618      	mov	r0, r3
 80067cc:	f001 fcb4 	bl	8008138 <RCCEx_PLL3_Config>
 80067d0:	4603      	mov	r3, r0
 80067d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80067d6:	e004      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067de:	e000      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80067e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10b      	bne.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80067ea:	4b4b      	ldr	r3, [pc, #300]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067ee:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80067f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80067fa:	4a47      	ldr	r2, [pc, #284]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80067fc:	430b      	orrs	r3, r1
 80067fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8006800:	e003      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800680a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800680e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006812:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006816:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006818:	2300      	movs	r3, #0
 800681a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800681c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006820:	460b      	mov	r3, r1
 8006822:	4313      	orrs	r3, r2
 8006824:	d03b      	beq.n	800689e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800682a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800682e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006832:	d01f      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006834:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006838:	d818      	bhi.n	800686c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800683a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800683e:	d003      	beq.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006840:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006844:	d007      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006846:	e011      	b.n	800686c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006848:	4b33      	ldr	r3, [pc, #204]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800684a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684c:	4a32      	ldr	r2, [pc, #200]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800684e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006852:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006854:	e00f      	b.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800685a:	3328      	adds	r3, #40	@ 0x28
 800685c:	2101      	movs	r1, #1
 800685e:	4618      	mov	r0, r3
 8006860:	f001 fc6a 	bl	8008138 <RCCEx_PLL3_Config>
 8006864:	4603      	mov	r3, r0
 8006866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800686a:	e004      	b.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006872:	e000      	b.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10b      	bne.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800687e:	4b26      	ldr	r3, [pc, #152]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006882:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800688a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800688e:	4a22      	ldr	r2, [pc, #136]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006890:	430b      	orrs	r3, r1
 8006892:	6553      	str	r3, [r2, #84]	@ 0x54
 8006894:	e003      	b.n	800689e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800689a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800689e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80068aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80068ac:	2300      	movs	r3, #0
 80068ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80068b0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80068b4:	460b      	mov	r3, r1
 80068b6:	4313      	orrs	r3, r2
 80068b8:	d034      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80068ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d003      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80068c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068c8:	d007      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80068ca:	e011      	b.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068cc:	4b12      	ldr	r3, [pc, #72]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068d0:	4a11      	ldr	r2, [pc, #68]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80068d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80068d8:	e00e      	b.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80068da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068de:	3308      	adds	r3, #8
 80068e0:	2102      	movs	r1, #2
 80068e2:	4618      	mov	r0, r3
 80068e4:	f001 fb76 	bl	8007fd4 <RCCEx_PLL2_Config>
 80068e8:	4603      	mov	r3, r0
 80068ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80068ee:	e003      	b.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80068f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10d      	bne.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006900:	4b05      	ldr	r3, [pc, #20]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006904:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006908:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800690c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800690e:	4a02      	ldr	r2, [pc, #8]	@ (8006918 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006910:	430b      	orrs	r3, r1
 8006912:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006914:	e006      	b.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006916:	bf00      	nop
 8006918:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800691c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006920:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800692c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006930:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006932:	2300      	movs	r3, #0
 8006934:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006936:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800693a:	460b      	mov	r3, r1
 800693c:	4313      	orrs	r3, r2
 800693e:	d00c      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006944:	3328      	adds	r3, #40	@ 0x28
 8006946:	2102      	movs	r1, #2
 8006948:	4618      	mov	r0, r3
 800694a:	f001 fbf5 	bl	8008138 <RCCEx_PLL3_Config>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d002      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800695a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800695e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006962:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006966:	663b      	str	r3, [r7, #96]	@ 0x60
 8006968:	2300      	movs	r3, #0
 800696a:	667b      	str	r3, [r7, #100]	@ 0x64
 800696c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006970:	460b      	mov	r3, r1
 8006972:	4313      	orrs	r3, r2
 8006974:	d038      	beq.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800697e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006982:	d018      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006984:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006988:	d811      	bhi.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800698a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800698e:	d014      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8006990:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006994:	d80b      	bhi.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006996:	2b00      	cmp	r3, #0
 8006998:	d011      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800699a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800699e:	d106      	bne.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069a0:	4bc3      	ldr	r3, [pc, #780]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069a4:	4ac2      	ldr	r2, [pc, #776]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80069ac:	e008      	b.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80069b4:	e004      	b.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80069b6:	bf00      	nop
 80069b8:	e002      	b.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80069ba:	bf00      	nop
 80069bc:	e000      	b.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80069be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d10b      	bne.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80069c8:	4bb9      	ldr	r3, [pc, #740]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069cc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80069d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069d8:	4ab5      	ldr	r2, [pc, #724]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80069da:	430b      	orrs	r3, r1
 80069dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80069de:	e003      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80069e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80069e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80069f4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069f6:	2300      	movs	r3, #0
 80069f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069fa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80069fe:	460b      	mov	r3, r1
 8006a00:	4313      	orrs	r3, r2
 8006a02:	d009      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006a04:	4baa      	ldr	r3, [pc, #680]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a08:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a12:	4aa7      	ldr	r2, [pc, #668]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a14:	430b      	orrs	r3, r1
 8006a16:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006a18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a20:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006a24:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a26:	2300      	movs	r3, #0
 8006a28:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a2a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4313      	orrs	r3, r2
 8006a32:	d00a      	beq.n	8006a4a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006a34:	4b9e      	ldr	r3, [pc, #632]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006a3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a40:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006a44:	4a9a      	ldr	r2, [pc, #616]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a46:	430b      	orrs	r3, r1
 8006a48:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a52:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006a56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a58:	2300      	movs	r3, #0
 8006a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a5c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006a60:	460b      	mov	r3, r1
 8006a62:	4313      	orrs	r3, r2
 8006a64:	d009      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a66:	4b92      	ldr	r3, [pc, #584]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a6a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006a6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a74:	4a8e      	ldr	r2, [pc, #568]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a76:	430b      	orrs	r3, r1
 8006a78:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a82:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006a86:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a88:	2300      	movs	r3, #0
 8006a8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a8c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006a90:	460b      	mov	r3, r1
 8006a92:	4313      	orrs	r3, r2
 8006a94:	d00e      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006a96:	4b86      	ldr	r3, [pc, #536]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	4a85      	ldr	r2, [pc, #532]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006a9c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006aa0:	6113      	str	r3, [r2, #16]
 8006aa2:	4b83      	ldr	r3, [pc, #524]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006aa4:	6919      	ldr	r1, [r3, #16]
 8006aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aaa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006aae:	4a80      	ldr	r2, [pc, #512]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ab0:	430b      	orrs	r3, r1
 8006ab2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006abc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006ac0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ac6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006aca:	460b      	mov	r3, r1
 8006acc:	4313      	orrs	r3, r2
 8006ace:	d009      	beq.n	8006ae4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006ad0:	4b77      	ldr	r3, [pc, #476]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ad4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ade:	4a74      	ldr	r2, [pc, #464]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006ae0:	430b      	orrs	r3, r1
 8006ae2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aec:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006af0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006af2:	2300      	movs	r3, #0
 8006af4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006af6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006afa:	460b      	mov	r3, r1
 8006afc:	4313      	orrs	r3, r2
 8006afe:	d00a      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006b00:	4b6b      	ldr	r3, [pc, #428]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b04:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b10:	4a67      	ldr	r2, [pc, #412]	@ (8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006b12:	430b      	orrs	r3, r1
 8006b14:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1e:	2100      	movs	r1, #0
 8006b20:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006b22:	f003 0301 	and.w	r3, r3, #1
 8006b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b28:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	d011      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b36:	3308      	adds	r3, #8
 8006b38:	2100      	movs	r1, #0
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	f001 fa4a 	bl	8007fd4 <RCCEx_PLL2_Config>
 8006b40:	4603      	mov	r3, r0
 8006b42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d003      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5e:	2100      	movs	r1, #0
 8006b60:	6239      	str	r1, [r7, #32]
 8006b62:	f003 0302 	and.w	r3, r3, #2
 8006b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b68:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	d011      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b76:	3308      	adds	r3, #8
 8006b78:	2101      	movs	r1, #1
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f001 fa2a 	bl	8007fd4 <RCCEx_PLL2_Config>
 8006b80:	4603      	mov	r3, r0
 8006b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006b86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d003      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	61b9      	str	r1, [r7, #24]
 8006ba2:	f003 0304 	and.w	r3, r3, #4
 8006ba6:	61fb      	str	r3, [r7, #28]
 8006ba8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006bac:	460b      	mov	r3, r1
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	d011      	beq.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb6:	3308      	adds	r3, #8
 8006bb8:	2102      	movs	r1, #2
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f001 fa0a 	bl	8007fd4 <RCCEx_PLL2_Config>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006bc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bd2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bde:	2100      	movs	r1, #0
 8006be0:	6139      	str	r1, [r7, #16]
 8006be2:	f003 0308 	and.w	r3, r3, #8
 8006be6:	617b      	str	r3, [r7, #20]
 8006be8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006bec:	460b      	mov	r3, r1
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	d011      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf6:	3328      	adds	r3, #40	@ 0x28
 8006bf8:	2100      	movs	r1, #0
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f001 fa9c 	bl	8008138 <RCCEx_PLL3_Config>
 8006c00:	4603      	mov	r3, r0
 8006c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006c06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d003      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c1e:	2100      	movs	r1, #0
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	f003 0310 	and.w	r3, r3, #16
 8006c26:	60fb      	str	r3, [r7, #12]
 8006c28:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006c2c:	460b      	mov	r3, r1
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	d011      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006c32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c36:	3328      	adds	r3, #40	@ 0x28
 8006c38:	2101      	movs	r1, #1
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f001 fa7c 	bl	8008138 <RCCEx_PLL3_Config>
 8006c40:	4603      	mov	r3, r0
 8006c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d003      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c5e:	2100      	movs	r1, #0
 8006c60:	6039      	str	r1, [r7, #0]
 8006c62:	f003 0320 	and.w	r3, r3, #32
 8006c66:	607b      	str	r3, [r7, #4]
 8006c68:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	d011      	beq.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c76:	3328      	adds	r3, #40	@ 0x28
 8006c78:	2102      	movs	r1, #2
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f001 fa5c 	bl	8008138 <RCCEx_PLL3_Config>
 8006c80:	4603      	mov	r3, r0
 8006c82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006c86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d003      	beq.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006c96:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d101      	bne.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	e000      	b.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006caa:	46bd      	mov	sp, r7
 8006cac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cb0:	58024400 	.word	0x58024400

08006cb4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b090      	sub	sp, #64	@ 0x40
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cc2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006cc6:	430b      	orrs	r3, r1
 8006cc8:	f040 8094 	bne.w	8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006ccc:	4b9e      	ldr	r3, [pc, #632]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cd0:	f003 0307 	and.w	r3, r3, #7
 8006cd4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	f200 8087 	bhi.w	8006dec <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8006cde:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8006ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce4:	08006cf9 	.word	0x08006cf9
 8006ce8:	08006d21 	.word	0x08006d21
 8006cec:	08006d49 	.word	0x08006d49
 8006cf0:	08006de5 	.word	0x08006de5
 8006cf4:	08006d71 	.word	0x08006d71
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006cf8:	4b93      	ldr	r3, [pc, #588]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006d04:	d108      	bne.n	8006d18 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006d06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f001 f810 	bl	8007d30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d14:	f000 bd45 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d1c:	f000 bd41 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d20:	4b89      	ldr	r3, [pc, #548]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d2c:	d108      	bne.n	8006d40 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d2e:	f107 0318 	add.w	r3, r7, #24
 8006d32:	4618      	mov	r0, r3
 8006d34:	f000 fd54 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d3c:	f000 bd31 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d40:	2300      	movs	r3, #0
 8006d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d44:	f000 bd2d 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006d48:	4b7f      	ldr	r3, [pc, #508]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d54:	d108      	bne.n	8006d68 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d56:	f107 030c 	add.w	r3, r7, #12
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 fe94 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d64:	f000 bd1d 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d6c:	f000 bd19 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006d70:	4b75      	ldr	r3, [pc, #468]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006d78:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006d7a:	4b73      	ldr	r3, [pc, #460]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0304 	and.w	r3, r3, #4
 8006d82:	2b04      	cmp	r3, #4
 8006d84:	d10c      	bne.n	8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d109      	bne.n	8006da0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d8c:	4b6e      	ldr	r3, [pc, #440]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	08db      	lsrs	r3, r3, #3
 8006d92:	f003 0303 	and.w	r3, r3, #3
 8006d96:	4a6d      	ldr	r2, [pc, #436]	@ (8006f4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006d98:	fa22 f303 	lsr.w	r3, r2, r3
 8006d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d9e:	e01f      	b.n	8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006da0:	4b69      	ldr	r3, [pc, #420]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006da8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dac:	d106      	bne.n	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8006dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006db4:	d102      	bne.n	8006dbc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006db6:	4b66      	ldr	r3, [pc, #408]	@ (8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dba:	e011      	b.n	8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006dbc:	4b62      	ldr	r3, [pc, #392]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dc8:	d106      	bne.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006dca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dd0:	d102      	bne.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006dd2:	4b60      	ldr	r3, [pc, #384]	@ (8006f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dd6:	e003      	b.n	8006de0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006ddc:	f000 bce1 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006de0:	f000 bcdf 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006de4:	4b5c      	ldr	r3, [pc, #368]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006de8:	f000 bcdb 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006dec:	2300      	movs	r3, #0
 8006dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006df0:	f000 bcd7 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8006df4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006df8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8006dfc:	430b      	orrs	r3, r1
 8006dfe:	f040 80ad 	bne.w	8006f5c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006e02:	4b51      	ldr	r3, [pc, #324]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e06:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8006e0a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e12:	d056      	beq.n	8006ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8006e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e1a:	f200 8090 	bhi.w	8006f3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e20:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e22:	f000 8088 	beq.w	8006f36 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8006e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e28:	2bc0      	cmp	r3, #192	@ 0xc0
 8006e2a:	f200 8088 	bhi.w	8006f3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e30:	2b80      	cmp	r3, #128	@ 0x80
 8006e32:	d032      	beq.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e36:	2b80      	cmp	r3, #128	@ 0x80
 8006e38:	f200 8081 	bhi.w	8006f3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d003      	beq.n	8006e4a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8006e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e44:	2b40      	cmp	r3, #64	@ 0x40
 8006e46:	d014      	beq.n	8006e72 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8006e48:	e079      	b.n	8006f3e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e52:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e56:	d108      	bne.n	8006e6a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006e58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f000 ff67 	bl	8007d30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e66:	f000 bc9c 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e6e:	f000 bc98 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e72:	4b35      	ldr	r3, [pc, #212]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e7e:	d108      	bne.n	8006e92 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e80:	f107 0318 	add.w	r3, r7, #24
 8006e84:	4618      	mov	r0, r3
 8006e86:	f000 fcab 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e8e:	f000 bc88 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e92:	2300      	movs	r3, #0
 8006e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e96:	f000 bc84 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e9a:	4b2b      	ldr	r3, [pc, #172]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ea2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea6:	d108      	bne.n	8006eba <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ea8:	f107 030c 	add.w	r3, r7, #12
 8006eac:	4618      	mov	r0, r3
 8006eae:	f000 fdeb 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006eb6:	f000 bc74 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ebe:	f000 bc70 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006ec2:	4b21      	ldr	r3, [pc, #132]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ec6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006eca:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ecc:	4b1e      	ldr	r3, [pc, #120]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 0304 	and.w	r3, r3, #4
 8006ed4:	2b04      	cmp	r3, #4
 8006ed6:	d10c      	bne.n	8006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d109      	bne.n	8006ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ede:	4b1a      	ldr	r3, [pc, #104]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	08db      	lsrs	r3, r3, #3
 8006ee4:	f003 0303 	and.w	r3, r3, #3
 8006ee8:	4a18      	ldr	r2, [pc, #96]	@ (8006f4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006eea:	fa22 f303 	lsr.w	r3, r2, r3
 8006eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ef0:	e01f      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ef2:	4b15      	ldr	r3, [pc, #84]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006efa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006efe:	d106      	bne.n	8006f0e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8006f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f06:	d102      	bne.n	8006f0e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006f08:	4b11      	ldr	r3, [pc, #68]	@ (8006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f0c:	e011      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8006f48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f1a:	d106      	bne.n	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8006f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f22:	d102      	bne.n	8006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006f24:	4b0b      	ldr	r3, [pc, #44]	@ (8006f54 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f28:	e003      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006f2e:	f000 bc38 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006f32:	f000 bc36 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006f36:	4b08      	ldr	r3, [pc, #32]	@ (8006f58 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f3a:	f000 bc32 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f42:	f000 bc2e 	b.w	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006f46:	bf00      	nop
 8006f48:	58024400 	.word	0x58024400
 8006f4c:	03d09000 	.word	0x03d09000
 8006f50:	003d0900 	.word	0x003d0900
 8006f54:	017d7840 	.word	0x017d7840
 8006f58:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006f5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f60:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006f64:	430b      	orrs	r3, r1
 8006f66:	f040 809c 	bne.w	80070a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006f6a:	4b9e      	ldr	r3, [pc, #632]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f6e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8006f72:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006f74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f76:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f7a:	d054      	beq.n	8007026 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f7e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f82:	f200 808b 	bhi.w	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f88:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f8c:	f000 8083 	beq.w	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8006f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f92:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006f96:	f200 8081 	bhi.w	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006fa0:	d02f      	beq.n	8007002 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8006fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006fa8:	d878      	bhi.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d004      	beq.n	8006fba <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006fb6:	d012      	beq.n	8006fde <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006fb8:	e070      	b.n	800709c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006fba:	4b8a      	ldr	r3, [pc, #552]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006fc6:	d107      	bne.n	8006fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006fc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f000 feaf 	bl	8007d30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006fd6:	e3e4      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fdc:	e3e1      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006fde:	4b81      	ldr	r3, [pc, #516]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fe6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006fea:	d107      	bne.n	8006ffc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fec:	f107 0318 	add.w	r3, r7, #24
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	f000 fbf5 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006ffa:	e3d2      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007000:	e3cf      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007002:	4b78      	ldr	r3, [pc, #480]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800700a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800700e:	d107      	bne.n	8007020 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007010:	f107 030c 	add.w	r3, r7, #12
 8007014:	4618      	mov	r0, r3
 8007016:	f000 fd37 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800701e:	e3c0      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007020:	2300      	movs	r3, #0
 8007022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007024:	e3bd      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007026:	4b6f      	ldr	r3, [pc, #444]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800702a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800702e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007030:	4b6c      	ldr	r3, [pc, #432]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0304 	and.w	r3, r3, #4
 8007038:	2b04      	cmp	r3, #4
 800703a:	d10c      	bne.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800703c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800703e:	2b00      	cmp	r3, #0
 8007040:	d109      	bne.n	8007056 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007042:	4b68      	ldr	r3, [pc, #416]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	08db      	lsrs	r3, r3, #3
 8007048:	f003 0303 	and.w	r3, r3, #3
 800704c:	4a66      	ldr	r2, [pc, #408]	@ (80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800704e:	fa22 f303 	lsr.w	r3, r2, r3
 8007052:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007054:	e01e      	b.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007056:	4b63      	ldr	r3, [pc, #396]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800705e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007062:	d106      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8007064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007066:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800706a:	d102      	bne.n	8007072 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800706c:	4b5f      	ldr	r3, [pc, #380]	@ (80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800706e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007070:	e010      	b.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007072:	4b5c      	ldr	r3, [pc, #368]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800707a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800707e:	d106      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8007080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007086:	d102      	bne.n	800708e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007088:	4b59      	ldr	r3, [pc, #356]	@ (80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800708a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800708c:	e002      	b.n	8007094 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800708e:	2300      	movs	r3, #0
 8007090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007092:	e386      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007094:	e385      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007096:	4b57      	ldr	r3, [pc, #348]	@ (80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8007098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800709a:	e382      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800709c:	2300      	movs	r3, #0
 800709e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070a0:	e37f      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80070a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070a6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80070aa:	430b      	orrs	r3, r1
 80070ac:	f040 80a7 	bne.w	80071fe <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80070b0:	4b4c      	ldr	r3, [pc, #304]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80070b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070b4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80070b8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80070ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070c0:	d055      	beq.n	800716e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80070c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80070c8:	f200 8096 	bhi.w	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80070cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070d2:	f000 8084 	beq.w	80071de <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80070dc:	f200 808c 	bhi.w	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80070e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070e6:	d030      	beq.n	800714a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80070e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070ee:	f200 8083 	bhi.w	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80070f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d004      	beq.n	8007102 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80070f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070fe:	d012      	beq.n	8007126 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8007100:	e07a      	b.n	80071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007102:	4b38      	ldr	r3, [pc, #224]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800710a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800710e:	d107      	bne.n	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007110:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007114:	4618      	mov	r0, r3
 8007116:	f000 fe0b 	bl	8007d30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800711a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800711e:	e340      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007120:	2300      	movs	r3, #0
 8007122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007124:	e33d      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007126:	4b2f      	ldr	r3, [pc, #188]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800712e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007132:	d107      	bne.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007134:	f107 0318 	add.w	r3, r7, #24
 8007138:	4618      	mov	r0, r3
 800713a:	f000 fb51 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007142:	e32e      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007144:	2300      	movs	r3, #0
 8007146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007148:	e32b      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800714a:	4b26      	ldr	r3, [pc, #152]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007152:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007156:	d107      	bne.n	8007168 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007158:	f107 030c 	add.w	r3, r7, #12
 800715c:	4618      	mov	r0, r3
 800715e:	f000 fc93 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007166:	e31c      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007168:	2300      	movs	r3, #0
 800716a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800716c:	e319      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800716e:	4b1d      	ldr	r3, [pc, #116]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8007170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007172:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007176:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007178:	4b1a      	ldr	r3, [pc, #104]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0304 	and.w	r3, r3, #4
 8007180:	2b04      	cmp	r3, #4
 8007182:	d10c      	bne.n	800719e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8007184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007186:	2b00      	cmp	r3, #0
 8007188:	d109      	bne.n	800719e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800718a:	4b16      	ldr	r3, [pc, #88]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	08db      	lsrs	r3, r3, #3
 8007190:	f003 0303 	and.w	r3, r3, #3
 8007194:	4a14      	ldr	r2, [pc, #80]	@ (80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8007196:	fa22 f303 	lsr.w	r3, r2, r3
 800719a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800719c:	e01e      	b.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800719e:	4b11      	ldr	r3, [pc, #68]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071aa:	d106      	bne.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80071ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071b2:	d102      	bne.n	80071ba <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80071b4:	4b0d      	ldr	r3, [pc, #52]	@ (80071ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80071b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071b8:	e010      	b.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80071ba:	4b0a      	ldr	r3, [pc, #40]	@ (80071e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071c6:	d106      	bne.n	80071d6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80071c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071ce:	d102      	bne.n	80071d6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80071d0:	4b07      	ldr	r3, [pc, #28]	@ (80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80071d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071d4:	e002      	b.n	80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80071d6:	2300      	movs	r3, #0
 80071d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80071da:	e2e2      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80071dc:	e2e1      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80071de:	4b05      	ldr	r3, [pc, #20]	@ (80071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80071e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071e2:	e2de      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80071e4:	58024400 	.word	0x58024400
 80071e8:	03d09000 	.word	0x03d09000
 80071ec:	003d0900 	.word	0x003d0900
 80071f0:	017d7840 	.word	0x017d7840
 80071f4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 80071f8:	2300      	movs	r3, #0
 80071fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071fc:	e2d1      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80071fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007202:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007206:	430b      	orrs	r3, r1
 8007208:	f040 809c 	bne.w	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800720c:	4b93      	ldr	r3, [pc, #588]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800720e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007210:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8007214:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007216:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007218:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800721c:	d054      	beq.n	80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800721e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007224:	f200 808b 	bhi.w	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800722a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800722e:	f000 8083 	beq.w	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8007232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007234:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007238:	f200 8081 	bhi.w	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800723c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800723e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007242:	d02f      	beq.n	80072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8007244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007246:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800724a:	d878      	bhi.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800724c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800724e:	2b00      	cmp	r3, #0
 8007250:	d004      	beq.n	800725c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8007252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007254:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007258:	d012      	beq.n	8007280 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800725a:	e070      	b.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800725c:	4b7f      	ldr	r3, [pc, #508]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007264:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007268:	d107      	bne.n	800727a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800726a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800726e:	4618      	mov	r0, r3
 8007270:	f000 fd5e 	bl	8007d30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007278:	e293      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800727a:	2300      	movs	r3, #0
 800727c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800727e:	e290      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007280:	4b76      	ldr	r3, [pc, #472]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007288:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800728c:	d107      	bne.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800728e:	f107 0318 	add.w	r3, r7, #24
 8007292:	4618      	mov	r0, r3
 8007294:	f000 faa4 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007298:	69bb      	ldr	r3, [r7, #24]
 800729a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800729c:	e281      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800729e:	2300      	movs	r3, #0
 80072a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072a2:	e27e      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80072a4:	4b6d      	ldr	r3, [pc, #436]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072b0:	d107      	bne.n	80072c2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80072b2:	f107 030c 	add.w	r3, r7, #12
 80072b6:	4618      	mov	r0, r3
 80072b8:	f000 fbe6 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80072c0:	e26f      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80072c2:	2300      	movs	r3, #0
 80072c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80072c6:	e26c      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80072c8:	4b64      	ldr	r3, [pc, #400]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80072d0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80072d2:	4b62      	ldr	r3, [pc, #392]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f003 0304 	and.w	r3, r3, #4
 80072da:	2b04      	cmp	r3, #4
 80072dc:	d10c      	bne.n	80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80072de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d109      	bne.n	80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80072e4:	4b5d      	ldr	r3, [pc, #372]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	08db      	lsrs	r3, r3, #3
 80072ea:	f003 0303 	and.w	r3, r3, #3
 80072ee:	4a5c      	ldr	r2, [pc, #368]	@ (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 80072f0:	fa22 f303 	lsr.w	r3, r2, r3
 80072f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072f6:	e01e      	b.n	8007336 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80072f8:	4b58      	ldr	r3, [pc, #352]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007300:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007304:	d106      	bne.n	8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8007306:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007308:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800730c:	d102      	bne.n	8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800730e:	4b55      	ldr	r3, [pc, #340]	@ (8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007310:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007312:	e010      	b.n	8007336 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007314:	4b51      	ldr	r3, [pc, #324]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800731c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007320:	d106      	bne.n	8007330 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8007322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007324:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007328:	d102      	bne.n	8007330 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800732a:	4b4f      	ldr	r3, [pc, #316]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800732c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800732e:	e002      	b.n	8007336 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007330:	2300      	movs	r3, #0
 8007332:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007334:	e235      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8007336:	e234      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007338:	4b4c      	ldr	r3, [pc, #304]	@ (800746c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800733a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800733c:	e231      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800733e:	2300      	movs	r3, #0
 8007340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007342:	e22e      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8007344:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007348:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800734c:	430b      	orrs	r3, r1
 800734e:	f040 808f 	bne.w	8007470 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8007352:	4b42      	ldr	r3, [pc, #264]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007356:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800735a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800735c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800735e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007362:	d06b      	beq.n	800743c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007366:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800736a:	d874      	bhi.n	8007456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800736c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007372:	d056      	beq.n	8007422 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007376:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800737a:	d86c      	bhi.n	8007456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800737c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800737e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007382:	d03b      	beq.n	80073fc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8007384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007386:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800738a:	d864      	bhi.n	8007456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800738c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800738e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007392:	d021      	beq.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007396:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800739a:	d85c      	bhi.n	8007456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800739c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d004      	beq.n	80073ac <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80073a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073a8:	d004      	beq.n	80073b4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80073aa:	e054      	b.n	8007456 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80073ac:	f7fe fa0a 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 80073b0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80073b2:	e1f6      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80073b4:	4b29      	ldr	r3, [pc, #164]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073c0:	d107      	bne.n	80073d2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80073c2:	f107 0318 	add.w	r3, r7, #24
 80073c6:	4618      	mov	r0, r3
 80073c8:	f000 fa0a 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073d0:	e1e7      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073d2:	2300      	movs	r3, #0
 80073d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073d6:	e1e4      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80073d8:	4b20      	ldr	r3, [pc, #128]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073e4:	d107      	bne.n	80073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80073e6:	f107 030c 	add.w	r3, r7, #12
 80073ea:	4618      	mov	r0, r3
 80073ec:	f000 fb4c 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80073f4:	e1d5      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80073f6:	2300      	movs	r3, #0
 80073f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80073fa:	e1d2      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80073fc:	4b17      	ldr	r3, [pc, #92]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f003 0304 	and.w	r3, r3, #4
 8007404:	2b04      	cmp	r3, #4
 8007406:	d109      	bne.n	800741c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007408:	4b14      	ldr	r3, [pc, #80]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	08db      	lsrs	r3, r3, #3
 800740e:	f003 0303 	and.w	r3, r3, #3
 8007412:	4a13      	ldr	r2, [pc, #76]	@ (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8007414:	fa22 f303 	lsr.w	r3, r2, r3
 8007418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800741a:	e1c2      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800741c:	2300      	movs	r3, #0
 800741e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007420:	e1bf      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007422:	4b0e      	ldr	r3, [pc, #56]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800742a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800742e:	d102      	bne.n	8007436 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8007430:	4b0c      	ldr	r3, [pc, #48]	@ (8007464 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8007432:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007434:	e1b5      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007436:	2300      	movs	r3, #0
 8007438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800743a:	e1b2      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800743c:	4b07      	ldr	r3, [pc, #28]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007448:	d102      	bne.n	8007450 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800744a:	4b07      	ldr	r3, [pc, #28]	@ (8007468 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800744c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800744e:	e1a8      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007450:	2300      	movs	r3, #0
 8007452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007454:	e1a5      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007456:	2300      	movs	r3, #0
 8007458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800745a:	e1a2      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800745c:	58024400 	.word	0x58024400
 8007460:	03d09000 	.word	0x03d09000
 8007464:	003d0900 	.word	0x003d0900
 8007468:	017d7840 	.word	0x017d7840
 800746c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007470:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007474:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8007478:	430b      	orrs	r3, r1
 800747a:	d173      	bne.n	8007564 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800747c:	4b9c      	ldr	r3, [pc, #624]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800747e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007480:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007484:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007488:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800748c:	d02f      	beq.n	80074ee <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800748e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007490:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007494:	d863      	bhi.n	800755e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8007496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007498:	2b00      	cmp	r3, #0
 800749a:	d004      	beq.n	80074a6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800749c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800749e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074a2:	d012      	beq.n	80074ca <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80074a4:	e05b      	b.n	800755e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80074a6:	4b92      	ldr	r3, [pc, #584]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80074b2:	d107      	bne.n	80074c4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80074b4:	f107 0318 	add.w	r3, r7, #24
 80074b8:	4618      	mov	r0, r3
 80074ba:	f000 f991 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074c2:	e16e      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074c4:	2300      	movs	r3, #0
 80074c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074c8:	e16b      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80074ca:	4b89      	ldr	r3, [pc, #548]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074d6:	d107      	bne.n	80074e8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074d8:	f107 030c 	add.w	r3, r7, #12
 80074dc:	4618      	mov	r0, r3
 80074de:	f000 fad3 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80074e6:	e15c      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80074e8:	2300      	movs	r3, #0
 80074ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80074ec:	e159      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80074ee:	4b80      	ldr	r3, [pc, #512]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80074f6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074f8:	4b7d      	ldr	r3, [pc, #500]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f003 0304 	and.w	r3, r3, #4
 8007500:	2b04      	cmp	r3, #4
 8007502:	d10c      	bne.n	800751e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8007504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007506:	2b00      	cmp	r3, #0
 8007508:	d109      	bne.n	800751e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800750a:	4b79      	ldr	r3, [pc, #484]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	08db      	lsrs	r3, r3, #3
 8007510:	f003 0303 	and.w	r3, r3, #3
 8007514:	4a77      	ldr	r2, [pc, #476]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007516:	fa22 f303 	lsr.w	r3, r2, r3
 800751a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800751c:	e01e      	b.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800751e:	4b74      	ldr	r3, [pc, #464]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007526:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800752a:	d106      	bne.n	800753a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800752c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800752e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007532:	d102      	bne.n	800753a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007534:	4b70      	ldr	r3, [pc, #448]	@ (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007536:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007538:	e010      	b.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800753a:	4b6d      	ldr	r3, [pc, #436]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007542:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007546:	d106      	bne.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8007548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800754a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800754e:	d102      	bne.n	8007556 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007550:	4b6a      	ldr	r3, [pc, #424]	@ (80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8007552:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007554:	e002      	b.n	800755c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007556:	2300      	movs	r3, #0
 8007558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800755a:	e122      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800755c:	e121      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800755e:	2300      	movs	r3, #0
 8007560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007562:	e11e      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007564:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007568:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800756c:	430b      	orrs	r3, r1
 800756e:	d133      	bne.n	80075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007570:	4b5f      	ldr	r3, [pc, #380]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007574:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007578:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800757a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800757c:	2b00      	cmp	r3, #0
 800757e:	d004      	beq.n	800758a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007582:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007586:	d012      	beq.n	80075ae <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8007588:	e023      	b.n	80075d2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800758a:	4b59      	ldr	r3, [pc, #356]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007592:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007596:	d107      	bne.n	80075a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007598:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800759c:	4618      	mov	r0, r3
 800759e:	f000 fbc7 	bl	8007d30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80075a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075a6:	e0fc      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075a8:	2300      	movs	r3, #0
 80075aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075ac:	e0f9      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80075ae:	4b50      	ldr	r3, [pc, #320]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075ba:	d107      	bne.n	80075cc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075bc:	f107 0318 	add.w	r3, r7, #24
 80075c0:	4618      	mov	r0, r3
 80075c2:	f000 f90d 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80075c6:	6a3b      	ldr	r3, [r7, #32]
 80075c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80075ca:	e0ea      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80075cc:	2300      	movs	r3, #0
 80075ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075d0:	e0e7      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80075d2:	2300      	movs	r3, #0
 80075d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80075d6:	e0e4      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80075d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075dc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80075e0:	430b      	orrs	r3, r1
 80075e2:	f040 808d 	bne.w	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80075e6:	4b42      	ldr	r3, [pc, #264]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80075e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ea:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80075ee:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80075f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075f6:	d06b      	beq.n	80076d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 80075f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075fe:	d874      	bhi.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007602:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007606:	d056      	beq.n	80076b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8007608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800760a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800760e:	d86c      	bhi.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007612:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007616:	d03b      	beq.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8007618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800761e:	d864      	bhi.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007622:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007626:	d021      	beq.n	800766c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800762e:	d85c      	bhi.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8007630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007632:	2b00      	cmp	r3, #0
 8007634:	d004      	beq.n	8007640 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8007636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007638:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800763c:	d004      	beq.n	8007648 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800763e:	e054      	b.n	80076ea <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8007640:	f000 f8b8 	bl	80077b4 <HAL_RCCEx_GetD3PCLK1Freq>
 8007644:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007646:	e0ac      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007648:	4b29      	ldr	r3, [pc, #164]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007650:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007654:	d107      	bne.n	8007666 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007656:	f107 0318 	add.w	r3, r7, #24
 800765a:	4618      	mov	r0, r3
 800765c:	f000 f8c0 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007664:	e09d      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007666:	2300      	movs	r3, #0
 8007668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800766a:	e09a      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800766c:	4b20      	ldr	r3, [pc, #128]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007674:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007678:	d107      	bne.n	800768a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800767a:	f107 030c 	add.w	r3, r7, #12
 800767e:	4618      	mov	r0, r3
 8007680:	f000 fa02 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007688:	e08b      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800768a:	2300      	movs	r3, #0
 800768c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800768e:	e088      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007690:	4b17      	ldr	r3, [pc, #92]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 0304 	and.w	r3, r3, #4
 8007698:	2b04      	cmp	r3, #4
 800769a:	d109      	bne.n	80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800769c:	4b14      	ldr	r3, [pc, #80]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	08db      	lsrs	r3, r3, #3
 80076a2:	f003 0303 	and.w	r3, r3, #3
 80076a6:	4a13      	ldr	r2, [pc, #76]	@ (80076f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80076a8:	fa22 f303 	lsr.w	r3, r2, r3
 80076ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076ae:	e078      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80076b0:	2300      	movs	r3, #0
 80076b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076b4:	e075      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80076b6:	4b0e      	ldr	r3, [pc, #56]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80076c2:	d102      	bne.n	80076ca <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80076c4:	4b0c      	ldr	r3, [pc, #48]	@ (80076f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80076c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076c8:	e06b      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80076ca:	2300      	movs	r3, #0
 80076cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076ce:	e068      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80076d0:	4b07      	ldr	r3, [pc, #28]	@ (80076f0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076dc:	d102      	bne.n	80076e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80076de:	4b07      	ldr	r3, [pc, #28]	@ (80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80076e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80076e2:	e05e      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80076e4:	2300      	movs	r3, #0
 80076e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076e8:	e05b      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80076ea:	2300      	movs	r3, #0
 80076ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80076ee:	e058      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80076f0:	58024400 	.word	0x58024400
 80076f4:	03d09000 	.word	0x03d09000
 80076f8:	003d0900 	.word	0x003d0900
 80076fc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8007700:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007704:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8007708:	430b      	orrs	r3, r1
 800770a:	d148      	bne.n	800779e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800770c:	4b27      	ldr	r3, [pc, #156]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800770e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007710:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007714:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8007716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007718:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800771c:	d02a      	beq.n	8007774 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800771e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007720:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007724:	d838      	bhi.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8007726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007728:	2b00      	cmp	r3, #0
 800772a:	d004      	beq.n	8007736 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800772c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800772e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007732:	d00d      	beq.n	8007750 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8007734:	e030      	b.n	8007798 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007736:	4b1d      	ldr	r3, [pc, #116]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800773e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007742:	d102      	bne.n	800774a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8007744:	4b1a      	ldr	r3, [pc, #104]	@ (80077b0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8007746:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007748:	e02b      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800774a:	2300      	movs	r3, #0
 800774c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800774e:	e028      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007750:	4b16      	ldr	r3, [pc, #88]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007758:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800775c:	d107      	bne.n	800776e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800775e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007762:	4618      	mov	r0, r3
 8007764:	f000 fae4 	bl	8007d30 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800776a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800776c:	e019      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800776e:	2300      	movs	r3, #0
 8007770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007772:	e016      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007774:	4b0d      	ldr	r3, [pc, #52]	@ (80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800777c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007780:	d107      	bne.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007782:	f107 0318 	add.w	r3, r7, #24
 8007786:	4618      	mov	r0, r3
 8007788:	f000 f82a 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007790:	e007      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007792:	2300      	movs	r3, #0
 8007794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007796:	e004      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007798:	2300      	movs	r3, #0
 800779a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800779c:	e001      	b.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800779e:	2300      	movs	r3, #0
 80077a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80077a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3740      	adds	r7, #64	@ 0x40
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}
 80077ac:	58024400 	.word	0x58024400
 80077b0:	017d7840 	.word	0x017d7840

080077b4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80077b8:	f7fd ffd4 	bl	8005764 <HAL_RCC_GetHCLKFreq>
 80077bc:	4602      	mov	r2, r0
 80077be:	4b06      	ldr	r3, [pc, #24]	@ (80077d8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80077c0:	6a1b      	ldr	r3, [r3, #32]
 80077c2:	091b      	lsrs	r3, r3, #4
 80077c4:	f003 0307 	and.w	r3, r3, #7
 80077c8:	4904      	ldr	r1, [pc, #16]	@ (80077dc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80077ca:	5ccb      	ldrb	r3, [r1, r3]
 80077cc:	f003 031f 	and.w	r3, r3, #31
 80077d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	bd80      	pop	{r7, pc}
 80077d8:	58024400 	.word	0x58024400
 80077dc:	0800e40c 	.word	0x0800e40c

080077e0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b089      	sub	sp, #36	@ 0x24
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80077e8:	4ba1      	ldr	r3, [pc, #644]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077ec:	f003 0303 	and.w	r3, r3, #3
 80077f0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80077f2:	4b9f      	ldr	r3, [pc, #636]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80077f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077f6:	0b1b      	lsrs	r3, r3, #12
 80077f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077fc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80077fe:	4b9c      	ldr	r3, [pc, #624]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007802:	091b      	lsrs	r3, r3, #4
 8007804:	f003 0301 	and.w	r3, r3, #1
 8007808:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800780a:	4b99      	ldr	r3, [pc, #612]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800780c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800780e:	08db      	lsrs	r3, r3, #3
 8007810:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	fb02 f303 	mul.w	r3, r2, r3
 800781a:	ee07 3a90 	vmov	s15, r3
 800781e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007822:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 8111 	beq.w	8007a50 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800782e:	69bb      	ldr	r3, [r7, #24]
 8007830:	2b02      	cmp	r3, #2
 8007832:	f000 8083 	beq.w	800793c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007836:	69bb      	ldr	r3, [r7, #24]
 8007838:	2b02      	cmp	r3, #2
 800783a:	f200 80a1 	bhi.w	8007980 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d003      	beq.n	800784c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007844:	69bb      	ldr	r3, [r7, #24]
 8007846:	2b01      	cmp	r3, #1
 8007848:	d056      	beq.n	80078f8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800784a:	e099      	b.n	8007980 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800784c:	4b88      	ldr	r3, [pc, #544]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f003 0320 	and.w	r3, r3, #32
 8007854:	2b00      	cmp	r3, #0
 8007856:	d02d      	beq.n	80078b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007858:	4b85      	ldr	r3, [pc, #532]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	08db      	lsrs	r3, r3, #3
 800785e:	f003 0303 	and.w	r3, r3, #3
 8007862:	4a84      	ldr	r2, [pc, #528]	@ (8007a74 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007864:	fa22 f303 	lsr.w	r3, r2, r3
 8007868:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	ee07 3a90 	vmov	s15, r3
 8007870:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	ee07 3a90 	vmov	s15, r3
 800787a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800787e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007882:	4b7b      	ldr	r3, [pc, #492]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007886:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800788a:	ee07 3a90 	vmov	s15, r3
 800788e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007892:	ed97 6a03 	vldr	s12, [r7, #12]
 8007896:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007a78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800789a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800789e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80078b2:	e087      	b.n	80079c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	ee07 3a90 	vmov	s15, r3
 80078ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007a7c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80078c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078c6:	4b6a      	ldr	r3, [pc, #424]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078ce:	ee07 3a90 	vmov	s15, r3
 80078d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80078da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007a78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80078de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078f6:	e065      	b.n	80079c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	ee07 3a90 	vmov	s15, r3
 80078fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007902:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007a80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800790a:	4b59      	ldr	r3, [pc, #356]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800790c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800790e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007912:	ee07 3a90 	vmov	s15, r3
 8007916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800791a:	ed97 6a03 	vldr	s12, [r7, #12]
 800791e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007a78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800792a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800792e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007936:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800793a:	e043      	b.n	80079c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	ee07 3a90 	vmov	s15, r3
 8007942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007946:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007a84 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800794a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800794e:	4b48      	ldr	r3, [pc, #288]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007956:	ee07 3a90 	vmov	s15, r3
 800795a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800795e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007962:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007a78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007966:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800796a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800796e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007972:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800797a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800797e:	e021      	b.n	80079c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	ee07 3a90 	vmov	s15, r3
 8007986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800798a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007a80 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800798e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007992:	4b37      	ldr	r3, [pc, #220]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007996:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800799a:	ee07 3a90 	vmov	s15, r3
 800799e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80079a6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007a78 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80079c4:	4b2a      	ldr	r3, [pc, #168]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079c8:	0a5b      	lsrs	r3, r3, #9
 80079ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079ce:	ee07 3a90 	vmov	s15, r3
 80079d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80079de:	edd7 6a07 	vldr	s13, [r7, #28]
 80079e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079ea:	ee17 2a90 	vmov	r2, s15
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80079f2:	4b1f      	ldr	r3, [pc, #124]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f6:	0c1b      	lsrs	r3, r3, #16
 80079f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079fc:	ee07 3a90 	vmov	s15, r3
 8007a00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a08:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a18:	ee17 2a90 	vmov	r2, s15
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007a20:	4b13      	ldr	r3, [pc, #76]	@ (8007a70 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a24:	0e1b      	lsrs	r3, r3, #24
 8007a26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a2a:	ee07 3a90 	vmov	s15, r3
 8007a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007a36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007a3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a46:	ee17 2a90 	vmov	r2, s15
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007a4e:	e008      	b.n	8007a62 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	609a      	str	r2, [r3, #8]
}
 8007a62:	bf00      	nop
 8007a64:	3724      	adds	r7, #36	@ 0x24
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	58024400 	.word	0x58024400
 8007a74:	03d09000 	.word	0x03d09000
 8007a78:	46000000 	.word	0x46000000
 8007a7c:	4c742400 	.word	0x4c742400
 8007a80:	4a742400 	.word	0x4a742400
 8007a84:	4bbebc20 	.word	0x4bbebc20

08007a88 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007a88:	b480      	push	{r7}
 8007a8a:	b089      	sub	sp, #36	@ 0x24
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a90:	4ba1      	ldr	r3, [pc, #644]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a94:	f003 0303 	and.w	r3, r3, #3
 8007a98:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007a9a:	4b9f      	ldr	r3, [pc, #636]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a9e:	0d1b      	lsrs	r3, r3, #20
 8007aa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007aa4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007aa6:	4b9c      	ldr	r3, [pc, #624]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aaa:	0a1b      	lsrs	r3, r3, #8
 8007aac:	f003 0301 	and.w	r3, r3, #1
 8007ab0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007ab2:	4b99      	ldr	r3, [pc, #612]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ab6:	08db      	lsrs	r3, r3, #3
 8007ab8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007abc:	693a      	ldr	r2, [r7, #16]
 8007abe:	fb02 f303 	mul.w	r3, r2, r3
 8007ac2:	ee07 3a90 	vmov	s15, r3
 8007ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f000 8111 	beq.w	8007cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	2b02      	cmp	r3, #2
 8007ada:	f000 8083 	beq.w	8007be4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	2b02      	cmp	r3, #2
 8007ae2:	f200 80a1 	bhi.w	8007c28 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d003      	beq.n	8007af4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007aec:	69bb      	ldr	r3, [r7, #24]
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d056      	beq.n	8007ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007af2:	e099      	b.n	8007c28 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007af4:	4b88      	ldr	r3, [pc, #544]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f003 0320 	and.w	r3, r3, #32
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d02d      	beq.n	8007b5c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007b00:	4b85      	ldr	r3, [pc, #532]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	08db      	lsrs	r3, r3, #3
 8007b06:	f003 0303 	and.w	r3, r3, #3
 8007b0a:	4a84      	ldr	r2, [pc, #528]	@ (8007d1c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8007b10:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	ee07 3a90 	vmov	s15, r3
 8007b18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	ee07 3a90 	vmov	s15, r3
 8007b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b2a:	4b7b      	ldr	r3, [pc, #492]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b32:	ee07 3a90 	vmov	s15, r3
 8007b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b3e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007d20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b56:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007b5a:	e087      	b.n	8007c6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	ee07 3a90 	vmov	s15, r3
 8007b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b66:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007d24 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007b6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b6e:	4b6a      	ldr	r3, [pc, #424]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b76:	ee07 3a90 	vmov	s15, r3
 8007b7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b82:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007d20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007b86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007b9e:	e065      	b.n	8007c6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	ee07 3a90 	vmov	s15, r3
 8007ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007baa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007d28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bb2:	4b59      	ldr	r3, [pc, #356]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bba:	ee07 3a90 	vmov	s15, r3
 8007bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bc6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007d20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007be2:	e043      	b.n	8007c6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	ee07 3a90 	vmov	s15, r3
 8007bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007d2c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bf6:	4b48      	ldr	r3, [pc, #288]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bfe:	ee07 3a90 	vmov	s15, r3
 8007c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c06:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c0a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007d20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c26:	e021      	b.n	8007c6c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	ee07 3a90 	vmov	s15, r3
 8007c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c32:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007d28 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c3a:	4b37      	ldr	r3, [pc, #220]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c42:	ee07 3a90 	vmov	s15, r3
 8007c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007d20 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c6a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c70:	0a5b      	lsrs	r3, r3, #9
 8007c72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c76:	ee07 3a90 	vmov	s15, r3
 8007c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007c82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c86:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c92:	ee17 2a90 	vmov	r2, s15
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c9e:	0c1b      	lsrs	r3, r3, #16
 8007ca0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ca4:	ee07 3a90 	vmov	s15, r3
 8007ca8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007cb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007cb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cc0:	ee17 2a90 	vmov	r2, s15
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007cc8:	4b13      	ldr	r3, [pc, #76]	@ (8007d18 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ccc:	0e1b      	lsrs	r3, r3, #24
 8007cce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cd2:	ee07 3a90 	vmov	s15, r3
 8007cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007cde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ce2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cee:	ee17 2a90 	vmov	r2, s15
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007cf6:	e008      	b.n	8007d0a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2200      	movs	r2, #0
 8007d02:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	609a      	str	r2, [r3, #8]
}
 8007d0a:	bf00      	nop
 8007d0c:	3724      	adds	r7, #36	@ 0x24
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	58024400 	.word	0x58024400
 8007d1c:	03d09000 	.word	0x03d09000
 8007d20:	46000000 	.word	0x46000000
 8007d24:	4c742400 	.word	0x4c742400
 8007d28:	4a742400 	.word	0x4a742400
 8007d2c:	4bbebc20 	.word	0x4bbebc20

08007d30 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b089      	sub	sp, #36	@ 0x24
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007d38:	4ba0      	ldr	r3, [pc, #640]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d3c:	f003 0303 	and.w	r3, r3, #3
 8007d40:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8007d42:	4b9e      	ldr	r3, [pc, #632]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d46:	091b      	lsrs	r3, r3, #4
 8007d48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d4c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007d4e:	4b9b      	ldr	r3, [pc, #620]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d52:	f003 0301 	and.w	r3, r3, #1
 8007d56:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007d58:	4b98      	ldr	r3, [pc, #608]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d5c:	08db      	lsrs	r3, r3, #3
 8007d5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	fb02 f303 	mul.w	r3, r2, r3
 8007d68:	ee07 3a90 	vmov	s15, r3
 8007d6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d70:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	f000 8111 	beq.w	8007f9e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007d7c:	69bb      	ldr	r3, [r7, #24]
 8007d7e:	2b02      	cmp	r3, #2
 8007d80:	f000 8083 	beq.w	8007e8a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007d84:	69bb      	ldr	r3, [r7, #24]
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	f200 80a1 	bhi.w	8007ece <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d003      	beq.n	8007d9a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d056      	beq.n	8007e46 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007d98:	e099      	b.n	8007ece <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d9a:	4b88      	ldr	r3, [pc, #544]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0320 	and.w	r3, r3, #32
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d02d      	beq.n	8007e02 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007da6:	4b85      	ldr	r3, [pc, #532]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	08db      	lsrs	r3, r3, #3
 8007dac:	f003 0303 	and.w	r3, r3, #3
 8007db0:	4a83      	ldr	r2, [pc, #524]	@ (8007fc0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007db2:	fa22 f303 	lsr.w	r3, r2, r3
 8007db6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	ee07 3a90 	vmov	s15, r3
 8007dbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	ee07 3a90 	vmov	s15, r3
 8007dc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dd0:	4b7a      	ldr	r3, [pc, #488]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dd8:	ee07 3a90 	vmov	s15, r3
 8007ddc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007de0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007de4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007fc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007de8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007df0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007df4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007df8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dfc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007e00:	e087      	b.n	8007f12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	ee07 3a90 	vmov	s15, r3
 8007e08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e0c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007fc8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007e10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e14:	4b69      	ldr	r3, [pc, #420]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e1c:	ee07 3a90 	vmov	s15, r3
 8007e20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e24:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e28:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007fc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e40:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e44:	e065      	b.n	8007f12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	ee07 3a90 	vmov	s15, r3
 8007e4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e50:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007fcc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007e54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e58:	4b58      	ldr	r3, [pc, #352]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e60:	ee07 3a90 	vmov	s15, r3
 8007e64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e68:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e6c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007fc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007e70:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e74:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e84:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e88:	e043      	b.n	8007f12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	ee07 3a90 	vmov	s15, r3
 8007e90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e94:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8007fd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007e98:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e9c:	4b47      	ldr	r3, [pc, #284]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ea4:	ee07 3a90 	vmov	s15, r3
 8007ea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eac:	ed97 6a03 	vldr	s12, [r7, #12]
 8007eb0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007fc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007eb4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007eb8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ebc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007ec0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ec4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ec8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ecc:	e021      	b.n	8007f12 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	ee07 3a90 	vmov	s15, r3
 8007ed4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ed8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007fc8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007edc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ee0:	4b36      	ldr	r3, [pc, #216]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ee8:	ee07 3a90 	vmov	s15, r3
 8007eec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ef0:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ef4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007fc4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ef8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007efc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f00:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007f04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f0c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007f10:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8007f12:	4b2a      	ldr	r3, [pc, #168]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f16:	0a5b      	lsrs	r3, r3, #9
 8007f18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f1c:	ee07 3a90 	vmov	s15, r3
 8007f20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f38:	ee17 2a90 	vmov	r2, s15
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8007f40:	4b1e      	ldr	r3, [pc, #120]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f44:	0c1b      	lsrs	r3, r3, #16
 8007f46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f4a:	ee07 3a90 	vmov	s15, r3
 8007f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f66:	ee17 2a90 	vmov	r2, s15
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8007f6e:	4b13      	ldr	r3, [pc, #76]	@ (8007fbc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f72:	0e1b      	lsrs	r3, r3, #24
 8007f74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f78:	ee07 3a90 	vmov	s15, r3
 8007f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f88:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f94:	ee17 2a90 	vmov	r2, s15
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007f9c:	e008      	b.n	8007fb0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	609a      	str	r2, [r3, #8]
}
 8007fb0:	bf00      	nop
 8007fb2:	3724      	adds	r7, #36	@ 0x24
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr
 8007fbc:	58024400 	.word	0x58024400
 8007fc0:	03d09000 	.word	0x03d09000
 8007fc4:	46000000 	.word	0x46000000
 8007fc8:	4c742400 	.word	0x4c742400
 8007fcc:	4a742400 	.word	0x4a742400
 8007fd0:	4bbebc20 	.word	0x4bbebc20

08007fd4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007fd4:	b580      	push	{r7, lr}
 8007fd6:	b084      	sub	sp, #16
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007fe2:	4b53      	ldr	r3, [pc, #332]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8007fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe6:	f003 0303 	and.w	r3, r3, #3
 8007fea:	2b03      	cmp	r3, #3
 8007fec:	d101      	bne.n	8007ff2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e099      	b.n	8008126 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007ff2:	4b4f      	ldr	r3, [pc, #316]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a4e      	ldr	r2, [pc, #312]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8007ff8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007ffc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ffe:	f7f9 fea1 	bl	8001d44 <HAL_GetTick>
 8008002:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008004:	e008      	b.n	8008018 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008006:	f7f9 fe9d 	bl	8001d44 <HAL_GetTick>
 800800a:	4602      	mov	r2, r0
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	1ad3      	subs	r3, r2, r3
 8008010:	2b02      	cmp	r3, #2
 8008012:	d901      	bls.n	8008018 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008014:	2303      	movs	r3, #3
 8008016:	e086      	b.n	8008126 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008018:	4b45      	ldr	r3, [pc, #276]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1f0      	bne.n	8008006 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008024:	4b42      	ldr	r3, [pc, #264]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8008026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008028:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	031b      	lsls	r3, r3, #12
 8008032:	493f      	ldr	r1, [pc, #252]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8008034:	4313      	orrs	r3, r2
 8008036:	628b      	str	r3, [r1, #40]	@ 0x28
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	3b01      	subs	r3, #1
 800803e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	3b01      	subs	r3, #1
 8008048:	025b      	lsls	r3, r3, #9
 800804a:	b29b      	uxth	r3, r3
 800804c:	431a      	orrs	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	3b01      	subs	r3, #1
 8008054:	041b      	lsls	r3, r3, #16
 8008056:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800805a:	431a      	orrs	r2, r3
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	3b01      	subs	r3, #1
 8008062:	061b      	lsls	r3, r3, #24
 8008064:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008068:	4931      	ldr	r1, [pc, #196]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 800806a:	4313      	orrs	r3, r2
 800806c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800806e:	4b30      	ldr	r3, [pc, #192]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8008070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008072:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	695b      	ldr	r3, [r3, #20]
 800807a:	492d      	ldr	r1, [pc, #180]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 800807c:	4313      	orrs	r3, r2
 800807e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008080:	4b2b      	ldr	r3, [pc, #172]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8008082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008084:	f023 0220 	bic.w	r2, r3, #32
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	699b      	ldr	r3, [r3, #24]
 800808c:	4928      	ldr	r1, [pc, #160]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 800808e:	4313      	orrs	r3, r2
 8008090:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008092:	4b27      	ldr	r3, [pc, #156]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8008094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008096:	4a26      	ldr	r2, [pc, #152]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 8008098:	f023 0310 	bic.w	r3, r3, #16
 800809c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800809e:	4b24      	ldr	r3, [pc, #144]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080a2:	4b24      	ldr	r3, [pc, #144]	@ (8008134 <RCCEx_PLL2_Config+0x160>)
 80080a4:	4013      	ands	r3, r2
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	69d2      	ldr	r2, [r2, #28]
 80080aa:	00d2      	lsls	r2, r2, #3
 80080ac:	4920      	ldr	r1, [pc, #128]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080ae:	4313      	orrs	r3, r2
 80080b0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80080b2:	4b1f      	ldr	r3, [pc, #124]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080b6:	4a1e      	ldr	r2, [pc, #120]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080b8:	f043 0310 	orr.w	r3, r3, #16
 80080bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d106      	bne.n	80080d2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80080c4:	4b1a      	ldr	r3, [pc, #104]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c8:	4a19      	ldr	r2, [pc, #100]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80080d0:	e00f      	b.n	80080f2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d106      	bne.n	80080e6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80080d8:	4b15      	ldr	r3, [pc, #84]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080dc:	4a14      	ldr	r2, [pc, #80]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80080e4:	e005      	b.n	80080f2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80080e6:	4b12      	ldr	r3, [pc, #72]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080ea:	4a11      	ldr	r2, [pc, #68]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80080f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80080f2:	4b0f      	ldr	r3, [pc, #60]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a0e      	ldr	r2, [pc, #56]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 80080f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80080fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080fe:	f7f9 fe21 	bl	8001d44 <HAL_GetTick>
 8008102:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008104:	e008      	b.n	8008118 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008106:	f7f9 fe1d 	bl	8001d44 <HAL_GetTick>
 800810a:	4602      	mov	r2, r0
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	1ad3      	subs	r3, r2, r3
 8008110:	2b02      	cmp	r3, #2
 8008112:	d901      	bls.n	8008118 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008114:	2303      	movs	r3, #3
 8008116:	e006      	b.n	8008126 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008118:	4b05      	ldr	r3, [pc, #20]	@ (8008130 <RCCEx_PLL2_Config+0x15c>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d0f0      	beq.n	8008106 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008124:	7bfb      	ldrb	r3, [r7, #15]
}
 8008126:	4618      	mov	r0, r3
 8008128:	3710      	adds	r7, #16
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
 800812e:	bf00      	nop
 8008130:	58024400 	.word	0x58024400
 8008134:	ffff0007 	.word	0xffff0007

08008138 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b084      	sub	sp, #16
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008142:	2300      	movs	r3, #0
 8008144:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008146:	4b53      	ldr	r3, [pc, #332]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814a:	f003 0303 	and.w	r3, r3, #3
 800814e:	2b03      	cmp	r3, #3
 8008150:	d101      	bne.n	8008156 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	e099      	b.n	800828a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008156:	4b4f      	ldr	r3, [pc, #316]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a4e      	ldr	r2, [pc, #312]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800815c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008160:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008162:	f7f9 fdef 	bl	8001d44 <HAL_GetTick>
 8008166:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008168:	e008      	b.n	800817c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800816a:	f7f9 fdeb 	bl	8001d44 <HAL_GetTick>
 800816e:	4602      	mov	r2, r0
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	1ad3      	subs	r3, r2, r3
 8008174:	2b02      	cmp	r3, #2
 8008176:	d901      	bls.n	800817c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008178:	2303      	movs	r3, #3
 800817a:	e086      	b.n	800828a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800817c:	4b45      	ldr	r3, [pc, #276]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d1f0      	bne.n	800816a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008188:	4b42      	ldr	r3, [pc, #264]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800818a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800818c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	051b      	lsls	r3, r3, #20
 8008196:	493f      	ldr	r1, [pc, #252]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008198:	4313      	orrs	r3, r2
 800819a:	628b      	str	r3, [r1, #40]	@ 0x28
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	3b01      	subs	r3, #1
 80081a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	3b01      	subs	r3, #1
 80081ac:	025b      	lsls	r3, r3, #9
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	431a      	orrs	r2, r3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	3b01      	subs	r3, #1
 80081b8:	041b      	lsls	r3, r3, #16
 80081ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80081be:	431a      	orrs	r2, r3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	691b      	ldr	r3, [r3, #16]
 80081c4:	3b01      	subs	r3, #1
 80081c6:	061b      	lsls	r3, r3, #24
 80081c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80081cc:	4931      	ldr	r1, [pc, #196]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 80081ce:	4313      	orrs	r3, r2
 80081d0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80081d2:	4b30      	ldr	r3, [pc, #192]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 80081d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	695b      	ldr	r3, [r3, #20]
 80081de:	492d      	ldr	r1, [pc, #180]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 80081e0:	4313      	orrs	r3, r2
 80081e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80081e4:	4b2b      	ldr	r3, [pc, #172]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 80081e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	699b      	ldr	r3, [r3, #24]
 80081f0:	4928      	ldr	r1, [pc, #160]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 80081f2:	4313      	orrs	r3, r2
 80081f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80081f6:	4b27      	ldr	r3, [pc, #156]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 80081f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081fa:	4a26      	ldr	r2, [pc, #152]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 80081fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008200:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008202:	4b24      	ldr	r3, [pc, #144]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008206:	4b24      	ldr	r3, [pc, #144]	@ (8008298 <RCCEx_PLL3_Config+0x160>)
 8008208:	4013      	ands	r3, r2
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	69d2      	ldr	r2, [r2, #28]
 800820e:	00d2      	lsls	r2, r2, #3
 8008210:	4920      	ldr	r1, [pc, #128]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008212:	4313      	orrs	r3, r2
 8008214:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008216:	4b1f      	ldr	r3, [pc, #124]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821a:	4a1e      	ldr	r2, [pc, #120]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800821c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008220:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d106      	bne.n	8008236 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008228:	4b1a      	ldr	r3, [pc, #104]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800822a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800822c:	4a19      	ldr	r2, [pc, #100]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800822e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008232:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008234:	e00f      	b.n	8008256 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	2b01      	cmp	r3, #1
 800823a:	d106      	bne.n	800824a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800823c:	4b15      	ldr	r3, [pc, #84]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800823e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008240:	4a14      	ldr	r2, [pc, #80]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008242:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008246:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008248:	e005      	b.n	8008256 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800824a:	4b12      	ldr	r3, [pc, #72]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800824c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824e:	4a11      	ldr	r2, [pc, #68]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008250:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008254:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008256:	4b0f      	ldr	r3, [pc, #60]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a0e      	ldr	r2, [pc, #56]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800825c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008260:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008262:	f7f9 fd6f 	bl	8001d44 <HAL_GetTick>
 8008266:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008268:	e008      	b.n	800827c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800826a:	f7f9 fd6b 	bl	8001d44 <HAL_GetTick>
 800826e:	4602      	mov	r2, r0
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	2b02      	cmp	r3, #2
 8008276:	d901      	bls.n	800827c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008278:	2303      	movs	r3, #3
 800827a:	e006      	b.n	800828a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800827c:	4b05      	ldr	r3, [pc, #20]	@ (8008294 <RCCEx_PLL3_Config+0x15c>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008284:	2b00      	cmp	r3, #0
 8008286:	d0f0      	beq.n	800826a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008288:	7bfb      	ldrb	r3, [r7, #15]
}
 800828a:	4618      	mov	r0, r3
 800828c:	3710      	adds	r7, #16
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop
 8008294:	58024400 	.word	0x58024400
 8008298:	ffff0007 	.word	0xffff0007

0800829c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d101      	bne.n	80082ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e049      	b.n	8008342 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d106      	bne.n	80082c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 f841 	bl	800834a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2202      	movs	r2, #2
 80082cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	3304      	adds	r3, #4
 80082d8:	4619      	mov	r1, r3
 80082da:	4610      	mov	r0, r2
 80082dc:	f000 f9e8 	bl	80086b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2201      	movs	r2, #1
 80082ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	2201      	movs	r2, #1
 80082f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2201      	movs	r2, #1
 80082fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2201      	movs	r2, #1
 8008324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008340:	2300      	movs	r3, #0
}
 8008342:	4618      	mov	r0, r3
 8008344:	3708      	adds	r7, #8
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800834a:	b480      	push	{r7}
 800834c:	b083      	sub	sp, #12
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008352:	bf00      	nop
 8008354:	370c      	adds	r7, #12
 8008356:	46bd      	mov	sp, r7
 8008358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835c:	4770      	bx	lr
	...

08008360 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008360:	b480      	push	{r7}
 8008362:	b085      	sub	sp, #20
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800836e:	b2db      	uxtb	r3, r3
 8008370:	2b01      	cmp	r3, #1
 8008372:	d001      	beq.n	8008378 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008374:	2301      	movs	r3, #1
 8008376:	e054      	b.n	8008422 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2202      	movs	r2, #2
 800837c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	68da      	ldr	r2, [r3, #12]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f042 0201 	orr.w	r2, r2, #1
 800838e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a26      	ldr	r2, [pc, #152]	@ (8008430 <HAL_TIM_Base_Start_IT+0xd0>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d022      	beq.n	80083e0 <HAL_TIM_Base_Start_IT+0x80>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083a2:	d01d      	beq.n	80083e0 <HAL_TIM_Base_Start_IT+0x80>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a22      	ldr	r2, [pc, #136]	@ (8008434 <HAL_TIM_Base_Start_IT+0xd4>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d018      	beq.n	80083e0 <HAL_TIM_Base_Start_IT+0x80>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a21      	ldr	r2, [pc, #132]	@ (8008438 <HAL_TIM_Base_Start_IT+0xd8>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d013      	beq.n	80083e0 <HAL_TIM_Base_Start_IT+0x80>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a1f      	ldr	r2, [pc, #124]	@ (800843c <HAL_TIM_Base_Start_IT+0xdc>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d00e      	beq.n	80083e0 <HAL_TIM_Base_Start_IT+0x80>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a1e      	ldr	r2, [pc, #120]	@ (8008440 <HAL_TIM_Base_Start_IT+0xe0>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d009      	beq.n	80083e0 <HAL_TIM_Base_Start_IT+0x80>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a1c      	ldr	r2, [pc, #112]	@ (8008444 <HAL_TIM_Base_Start_IT+0xe4>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d004      	beq.n	80083e0 <HAL_TIM_Base_Start_IT+0x80>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a1b      	ldr	r2, [pc, #108]	@ (8008448 <HAL_TIM_Base_Start_IT+0xe8>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d115      	bne.n	800840c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	689a      	ldr	r2, [r3, #8]
 80083e6:	4b19      	ldr	r3, [pc, #100]	@ (800844c <HAL_TIM_Base_Start_IT+0xec>)
 80083e8:	4013      	ands	r3, r2
 80083ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2b06      	cmp	r3, #6
 80083f0:	d015      	beq.n	800841e <HAL_TIM_Base_Start_IT+0xbe>
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083f8:	d011      	beq.n	800841e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f042 0201 	orr.w	r2, r2, #1
 8008408:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800840a:	e008      	b.n	800841e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f042 0201 	orr.w	r2, r2, #1
 800841a:	601a      	str	r2, [r3, #0]
 800841c:	e000      	b.n	8008420 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800841e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008420:	2300      	movs	r3, #0
}
 8008422:	4618      	mov	r0, r3
 8008424:	3714      	adds	r7, #20
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	40010000 	.word	0x40010000
 8008434:	40000400 	.word	0x40000400
 8008438:	40000800 	.word	0x40000800
 800843c:	40000c00 	.word	0x40000c00
 8008440:	40010400 	.word	0x40010400
 8008444:	40001800 	.word	0x40001800
 8008448:	40014000 	.word	0x40014000
 800844c:	00010007 	.word	0x00010007

08008450 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	f003 0302 	and.w	r3, r3, #2
 800846e:	2b00      	cmp	r3, #0
 8008470:	d020      	beq.n	80084b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f003 0302 	and.w	r3, r3, #2
 8008478:	2b00      	cmp	r3, #0
 800847a:	d01b      	beq.n	80084b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f06f 0202 	mvn.w	r2, #2
 8008484:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2201      	movs	r2, #1
 800848a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	f003 0303 	and.w	r3, r3, #3
 8008496:	2b00      	cmp	r3, #0
 8008498:	d003      	beq.n	80084a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f8e9 	bl	8008672 <HAL_TIM_IC_CaptureCallback>
 80084a0:	e005      	b.n	80084ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f000 f8db 	bl	800865e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 f8ec 	bl	8008686 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	f003 0304 	and.w	r3, r3, #4
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d020      	beq.n	8008500 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f003 0304 	and.w	r3, r3, #4
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d01b      	beq.n	8008500 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f06f 0204 	mvn.w	r2, #4
 80084d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2202      	movs	r2, #2
 80084d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	699b      	ldr	r3, [r3, #24]
 80084de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d003      	beq.n	80084ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f8c3 	bl	8008672 <HAL_TIM_IC_CaptureCallback>
 80084ec:	e005      	b.n	80084fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f8b5 	bl	800865e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 f8c6 	bl	8008686 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2200      	movs	r2, #0
 80084fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	f003 0308 	and.w	r3, r3, #8
 8008506:	2b00      	cmp	r3, #0
 8008508:	d020      	beq.n	800854c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f003 0308 	and.w	r3, r3, #8
 8008510:	2b00      	cmp	r3, #0
 8008512:	d01b      	beq.n	800854c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f06f 0208 	mvn.w	r2, #8
 800851c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2204      	movs	r2, #4
 8008522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	69db      	ldr	r3, [r3, #28]
 800852a:	f003 0303 	and.w	r3, r3, #3
 800852e:	2b00      	cmp	r3, #0
 8008530:	d003      	beq.n	800853a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 f89d 	bl	8008672 <HAL_TIM_IC_CaptureCallback>
 8008538:	e005      	b.n	8008546 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 f88f 	bl	800865e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008540:	6878      	ldr	r0, [r7, #4]
 8008542:	f000 f8a0 	bl	8008686 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	f003 0310 	and.w	r3, r3, #16
 8008552:	2b00      	cmp	r3, #0
 8008554:	d020      	beq.n	8008598 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f003 0310 	and.w	r3, r3, #16
 800855c:	2b00      	cmp	r3, #0
 800855e:	d01b      	beq.n	8008598 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f06f 0210 	mvn.w	r2, #16
 8008568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2208      	movs	r2, #8
 800856e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	69db      	ldr	r3, [r3, #28]
 8008576:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800857a:	2b00      	cmp	r3, #0
 800857c:	d003      	beq.n	8008586 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f877 	bl	8008672 <HAL_TIM_IC_CaptureCallback>
 8008584:	e005      	b.n	8008592 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f869 	bl	800865e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 f87a 	bl	8008686 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2200      	movs	r2, #0
 8008596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	f003 0301 	and.w	r3, r3, #1
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00c      	beq.n	80085bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f003 0301 	and.w	r3, r3, #1
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d007      	beq.n	80085bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f06f 0201 	mvn.w	r2, #1
 80085b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f7f9 f8e4 	bl	8001784 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d104      	bne.n	80085d0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d00c      	beq.n	80085ea <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d007      	beq.n	80085ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80085e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f000 f90d 	bl	8008804 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d00c      	beq.n	800860e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d007      	beq.n	800860e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 f905 	bl	8008818 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008614:	2b00      	cmp	r3, #0
 8008616:	d00c      	beq.n	8008632 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800861e:	2b00      	cmp	r3, #0
 8008620:	d007      	beq.n	8008632 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800862a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f834 	bl	800869a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008632:	68bb      	ldr	r3, [r7, #8]
 8008634:	f003 0320 	and.w	r3, r3, #32
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00c      	beq.n	8008656 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f003 0320 	and.w	r3, r3, #32
 8008642:	2b00      	cmp	r3, #0
 8008644:	d007      	beq.n	8008656 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f06f 0220 	mvn.w	r2, #32
 800864e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f8cd 	bl	80087f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008656:	bf00      	nop
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}

0800865e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800865e:	b480      	push	{r7}
 8008660:	b083      	sub	sp, #12
 8008662:	af00      	add	r7, sp, #0
 8008664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008666:	bf00      	nop
 8008668:	370c      	adds	r7, #12
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr

08008672 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008672:	b480      	push	{r7}
 8008674:	b083      	sub	sp, #12
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800867a:	bf00      	nop
 800867c:	370c      	adds	r7, #12
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr

08008686 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008686:	b480      	push	{r7}
 8008688:	b083      	sub	sp, #12
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800868e:	bf00      	nop
 8008690:	370c      	adds	r7, #12
 8008692:	46bd      	mov	sp, r7
 8008694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008698:	4770      	bx	lr

0800869a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800869a:	b480      	push	{r7}
 800869c:	b083      	sub	sp, #12
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086a2:	bf00      	nop
 80086a4:	370c      	adds	r7, #12
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr
	...

080086b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	4a43      	ldr	r2, [pc, #268]	@ (80087d0 <TIM_Base_SetConfig+0x120>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d013      	beq.n	80086f0 <TIM_Base_SetConfig+0x40>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ce:	d00f      	beq.n	80086f0 <TIM_Base_SetConfig+0x40>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4a40      	ldr	r2, [pc, #256]	@ (80087d4 <TIM_Base_SetConfig+0x124>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d00b      	beq.n	80086f0 <TIM_Base_SetConfig+0x40>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	4a3f      	ldr	r2, [pc, #252]	@ (80087d8 <TIM_Base_SetConfig+0x128>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d007      	beq.n	80086f0 <TIM_Base_SetConfig+0x40>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a3e      	ldr	r2, [pc, #248]	@ (80087dc <TIM_Base_SetConfig+0x12c>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d003      	beq.n	80086f0 <TIM_Base_SetConfig+0x40>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4a3d      	ldr	r2, [pc, #244]	@ (80087e0 <TIM_Base_SetConfig+0x130>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d108      	bne.n	8008702 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80086f8:	683b      	ldr	r3, [r7, #0]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	4313      	orrs	r3, r2
 8008700:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	4a32      	ldr	r2, [pc, #200]	@ (80087d0 <TIM_Base_SetConfig+0x120>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d01f      	beq.n	800874a <TIM_Base_SetConfig+0x9a>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008710:	d01b      	beq.n	800874a <TIM_Base_SetConfig+0x9a>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a2f      	ldr	r2, [pc, #188]	@ (80087d4 <TIM_Base_SetConfig+0x124>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d017      	beq.n	800874a <TIM_Base_SetConfig+0x9a>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	4a2e      	ldr	r2, [pc, #184]	@ (80087d8 <TIM_Base_SetConfig+0x128>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d013      	beq.n	800874a <TIM_Base_SetConfig+0x9a>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a2d      	ldr	r2, [pc, #180]	@ (80087dc <TIM_Base_SetConfig+0x12c>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d00f      	beq.n	800874a <TIM_Base_SetConfig+0x9a>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	4a2c      	ldr	r2, [pc, #176]	@ (80087e0 <TIM_Base_SetConfig+0x130>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d00b      	beq.n	800874a <TIM_Base_SetConfig+0x9a>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4a2b      	ldr	r2, [pc, #172]	@ (80087e4 <TIM_Base_SetConfig+0x134>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d007      	beq.n	800874a <TIM_Base_SetConfig+0x9a>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a2a      	ldr	r2, [pc, #168]	@ (80087e8 <TIM_Base_SetConfig+0x138>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d003      	beq.n	800874a <TIM_Base_SetConfig+0x9a>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a29      	ldr	r2, [pc, #164]	@ (80087ec <TIM_Base_SetConfig+0x13c>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d108      	bne.n	800875c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	68db      	ldr	r3, [r3, #12]
 8008756:	68fa      	ldr	r2, [r7, #12]
 8008758:	4313      	orrs	r3, r2
 800875a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	695b      	ldr	r3, [r3, #20]
 8008766:	4313      	orrs	r3, r2
 8008768:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	689a      	ldr	r2, [r3, #8]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	4a14      	ldr	r2, [pc, #80]	@ (80087d0 <TIM_Base_SetConfig+0x120>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d00f      	beq.n	80087a2 <TIM_Base_SetConfig+0xf2>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a16      	ldr	r2, [pc, #88]	@ (80087e0 <TIM_Base_SetConfig+0x130>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d00b      	beq.n	80087a2 <TIM_Base_SetConfig+0xf2>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	4a15      	ldr	r2, [pc, #84]	@ (80087e4 <TIM_Base_SetConfig+0x134>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d007      	beq.n	80087a2 <TIM_Base_SetConfig+0xf2>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	4a14      	ldr	r2, [pc, #80]	@ (80087e8 <TIM_Base_SetConfig+0x138>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d003      	beq.n	80087a2 <TIM_Base_SetConfig+0xf2>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a13      	ldr	r2, [pc, #76]	@ (80087ec <TIM_Base_SetConfig+0x13c>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d103      	bne.n	80087aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	691a      	ldr	r2, [r3, #16]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f043 0204 	orr.w	r2, r3, #4
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2201      	movs	r2, #1
 80087ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	68fa      	ldr	r2, [r7, #12]
 80087c0:	601a      	str	r2, [r3, #0]
}
 80087c2:	bf00      	nop
 80087c4:	3714      	adds	r7, #20
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop
 80087d0:	40010000 	.word	0x40010000
 80087d4:	40000400 	.word	0x40000400
 80087d8:	40000800 	.word	0x40000800
 80087dc:	40000c00 	.word	0x40000c00
 80087e0:	40010400 	.word	0x40010400
 80087e4:	40014000 	.word	0x40014000
 80087e8:	40014400 	.word	0x40014400
 80087ec:	40014800 	.word	0x40014800

080087f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b083      	sub	sp, #12
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087f8:	bf00      	nop
 80087fa:	370c      	adds	r7, #12
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr

08008804 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008804:	b480      	push	{r7}
 8008806:	b083      	sub	sp, #12
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800880c:	bf00      	nop
 800880e:	370c      	adds	r7, #12
 8008810:	46bd      	mov	sp, r7
 8008812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008816:	4770      	bx	lr

08008818 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008818:	b480      	push	{r7}
 800881a:	b083      	sub	sp, #12
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008820:	bf00      	nop
 8008822:	370c      	adds	r7, #12
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b082      	sub	sp, #8
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d101      	bne.n	800883e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800883a:	2301      	movs	r3, #1
 800883c:	e042      	b.n	80088c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008844:	2b00      	cmp	r3, #0
 8008846:	d106      	bne.n	8008856 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f7f9 f915 	bl	8001a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2224      	movs	r2, #36	@ 0x24
 800885a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f022 0201 	bic.w	r2, r2, #1
 800886c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008872:	2b00      	cmp	r3, #0
 8008874:	d002      	beq.n	800887c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f001 faf4 	bl	8009e64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f000 fd89 	bl	8009394 <UART_SetConfig>
 8008882:	4603      	mov	r3, r0
 8008884:	2b01      	cmp	r3, #1
 8008886:	d101      	bne.n	800888c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008888:	2301      	movs	r3, #1
 800888a:	e01b      	b.n	80088c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	685a      	ldr	r2, [r3, #4]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800889a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	689a      	ldr	r2, [r3, #8]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80088aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f042 0201 	orr.w	r2, r2, #1
 80088ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f001 fb73 	bl	8009fa8 <UART_CheckIdleState>
 80088c2:	4603      	mov	r3, r0
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3708      	adds	r7, #8
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}

080088cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b08a      	sub	sp, #40	@ 0x28
 80088d0:	af02      	add	r7, sp, #8
 80088d2:	60f8      	str	r0, [r7, #12]
 80088d4:	60b9      	str	r1, [r7, #8]
 80088d6:	603b      	str	r3, [r7, #0]
 80088d8:	4613      	mov	r3, r2
 80088da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088e2:	2b20      	cmp	r3, #32
 80088e4:	d17b      	bne.n	80089de <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d002      	beq.n	80088f2 <HAL_UART_Transmit+0x26>
 80088ec:	88fb      	ldrh	r3, [r7, #6]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d101      	bne.n	80088f6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80088f2:	2301      	movs	r3, #1
 80088f4:	e074      	b.n	80089e0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2200      	movs	r2, #0
 80088fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2221      	movs	r2, #33	@ 0x21
 8008902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008906:	f7f9 fa1d 	bl	8001d44 <HAL_GetTick>
 800890a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	88fa      	ldrh	r2, [r7, #6]
 8008910:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	88fa      	ldrh	r2, [r7, #6]
 8008918:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008924:	d108      	bne.n	8008938 <HAL_UART_Transmit+0x6c>
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d104      	bne.n	8008938 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800892e:	2300      	movs	r3, #0
 8008930:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	61bb      	str	r3, [r7, #24]
 8008936:	e003      	b.n	8008940 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800893c:	2300      	movs	r3, #0
 800893e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008940:	e030      	b.n	80089a4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	9300      	str	r3, [sp, #0]
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	2200      	movs	r2, #0
 800894a:	2180      	movs	r1, #128	@ 0x80
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	f001 fbd5 	bl	800a0fc <UART_WaitOnFlagUntilTimeout>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d005      	beq.n	8008964 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2220      	movs	r2, #32
 800895c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008960:	2303      	movs	r3, #3
 8008962:	e03d      	b.n	80089e0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008964:	69fb      	ldr	r3, [r7, #28]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d10b      	bne.n	8008982 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	881b      	ldrh	r3, [r3, #0]
 800896e:	461a      	mov	r2, r3
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008978:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800897a:	69bb      	ldr	r3, [r7, #24]
 800897c:	3302      	adds	r3, #2
 800897e:	61bb      	str	r3, [r7, #24]
 8008980:	e007      	b.n	8008992 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	781a      	ldrb	r2, [r3, #0]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800898c:	69fb      	ldr	r3, [r7, #28]
 800898e:	3301      	adds	r3, #1
 8008990:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008998:	b29b      	uxth	r3, r3
 800899a:	3b01      	subs	r3, #1
 800899c:	b29a      	uxth	r2, r3
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d1c8      	bne.n	8008942 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	2200      	movs	r2, #0
 80089b8:	2140      	movs	r1, #64	@ 0x40
 80089ba:	68f8      	ldr	r0, [r7, #12]
 80089bc:	f001 fb9e 	bl	800a0fc <UART_WaitOnFlagUntilTimeout>
 80089c0:	4603      	mov	r3, r0
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d005      	beq.n	80089d2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	2220      	movs	r2, #32
 80089ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80089ce:	2303      	movs	r3, #3
 80089d0:	e006      	b.n	80089e0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80089da:	2300      	movs	r3, #0
 80089dc:	e000      	b.n	80089e0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80089de:	2302      	movs	r3, #2
  }
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3720      	adds	r7, #32
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b091      	sub	sp, #68	@ 0x44
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	60f8      	str	r0, [r7, #12]
 80089f0:	60b9      	str	r1, [r7, #8]
 80089f2:	4613      	mov	r3, r2
 80089f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089fc:	2b20      	cmp	r3, #32
 80089fe:	d178      	bne.n	8008af2 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d002      	beq.n	8008a0c <HAL_UART_Transmit_IT+0x24>
 8008a06:	88fb      	ldrh	r3, [r7, #6]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d101      	bne.n	8008a10 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e071      	b.n	8008af4 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	68ba      	ldr	r2, [r7, #8]
 8008a14:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	88fa      	ldrh	r2, [r7, #6]
 8008a1a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	88fa      	ldrh	r2, [r7, #6]
 8008a22:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2221      	movs	r2, #33	@ 0x21
 8008a38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a44:	d12a      	bne.n	8008a9c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a4e:	d107      	bne.n	8008a60 <HAL_UART_Transmit_IT+0x78>
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	691b      	ldr	r3, [r3, #16]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d103      	bne.n	8008a60 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	4a29      	ldr	r2, [pc, #164]	@ (8008b00 <HAL_UART_Transmit_IT+0x118>)
 8008a5c:	679a      	str	r2, [r3, #120]	@ 0x78
 8008a5e:	e002      	b.n	8008a66 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	4a28      	ldr	r2, [pc, #160]	@ (8008b04 <HAL_UART_Transmit_IT+0x11c>)
 8008a64:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	3308      	adds	r3, #8
 8008a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a70:	e853 3f00 	ldrex	r3, [r3]
 8008a74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a78:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008a7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	3308      	adds	r3, #8
 8008a84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a86:	637a      	str	r2, [r7, #52]	@ 0x34
 8008a88:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008a8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a8e:	e841 2300 	strex	r3, r2, [r1]
 8008a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1e5      	bne.n	8008a66 <HAL_UART_Transmit_IT+0x7e>
 8008a9a:	e028      	b.n	8008aee <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	689b      	ldr	r3, [r3, #8]
 8008aa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008aa4:	d107      	bne.n	8008ab6 <HAL_UART_Transmit_IT+0xce>
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d103      	bne.n	8008ab6 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	4a15      	ldr	r2, [pc, #84]	@ (8008b08 <HAL_UART_Transmit_IT+0x120>)
 8008ab2:	679a      	str	r2, [r3, #120]	@ 0x78
 8008ab4:	e002      	b.n	8008abc <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	4a14      	ldr	r2, [pc, #80]	@ (8008b0c <HAL_UART_Transmit_IT+0x124>)
 8008aba:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	e853 3f00 	ldrex	r3, [r3]
 8008ac8:	613b      	str	r3, [r7, #16]
   return(result);
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ada:	623b      	str	r3, [r7, #32]
 8008adc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ade:	69f9      	ldr	r1, [r7, #28]
 8008ae0:	6a3a      	ldr	r2, [r7, #32]
 8008ae2:	e841 2300 	strex	r3, r2, [r1]
 8008ae6:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d1e6      	bne.n	8008abc <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8008aee:	2300      	movs	r3, #0
 8008af0:	e000      	b.n	8008af4 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8008af2:	2302      	movs	r3, #2
  }
}
 8008af4:	4618      	mov	r0, r3
 8008af6:	3744      	adds	r7, #68	@ 0x44
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr
 8008b00:	0800a767 	.word	0x0800a767
 8008b04:	0800a687 	.word	0x0800a687
 8008b08:	0800a5c5 	.word	0x0800a5c5
 8008b0c:	0800a50d 	.word	0x0800a50d

08008b10 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b08a      	sub	sp, #40	@ 0x28
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b24:	2b20      	cmp	r3, #32
 8008b26:	d137      	bne.n	8008b98 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d002      	beq.n	8008b34 <HAL_UART_Receive_IT+0x24>
 8008b2e:	88fb      	ldrh	r3, [r7, #6]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d101      	bne.n	8008b38 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008b34:	2301      	movs	r3, #1
 8008b36:	e030      	b.n	8008b9a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a18      	ldr	r2, [pc, #96]	@ (8008ba4 <HAL_UART_Receive_IT+0x94>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d01f      	beq.n	8008b88 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	685b      	ldr	r3, [r3, #4]
 8008b4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d018      	beq.n	8008b88 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	e853 3f00 	ldrex	r3, [r3]
 8008b62:	613b      	str	r3, [r7, #16]
   return(result);
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	461a      	mov	r2, r3
 8008b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b74:	623b      	str	r3, [r7, #32]
 8008b76:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b78:	69f9      	ldr	r1, [r7, #28]
 8008b7a:	6a3a      	ldr	r2, [r7, #32]
 8008b7c:	e841 2300 	strex	r3, r2, [r1]
 8008b80:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b82:	69bb      	ldr	r3, [r7, #24]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d1e6      	bne.n	8008b56 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008b88:	88fb      	ldrh	r3, [r7, #6]
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	68b9      	ldr	r1, [r7, #8]
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f001 fb22 	bl	800a1d8 <UART_Start_Receive_IT>
 8008b94:	4603      	mov	r3, r0
 8008b96:	e000      	b.n	8008b9a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008b98:	2302      	movs	r3, #2
  }
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3728      	adds	r7, #40	@ 0x28
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	58000c00 	.word	0x58000c00

08008ba8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b0ba      	sub	sp, #232	@ 0xe8
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	69db      	ldr	r3, [r3, #28]
 8008bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008bce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008bd2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008bdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d11b      	bne.n	8008c1c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008be4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008be8:	f003 0320 	and.w	r3, r3, #32
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d015      	beq.n	8008c1c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008bf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bf4:	f003 0320 	and.w	r3, r3, #32
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d105      	bne.n	8008c08 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008bfc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d009      	beq.n	8008c1c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f000 8393 	beq.w	8009338 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	4798      	blx	r3
      }
      return;
 8008c1a:	e38d      	b.n	8009338 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008c1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	f000 8123 	beq.w	8008e6c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008c26:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008c2a:	4b8d      	ldr	r3, [pc, #564]	@ (8008e60 <HAL_UART_IRQHandler+0x2b8>)
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d106      	bne.n	8008c40 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008c32:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008c36:	4b8b      	ldr	r3, [pc, #556]	@ (8008e64 <HAL_UART_IRQHandler+0x2bc>)
 8008c38:	4013      	ands	r3, r2
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	f000 8116 	beq.w	8008e6c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c44:	f003 0301 	and.w	r3, r3, #1
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d011      	beq.n	8008c70 <HAL_UART_IRQHandler+0xc8>
 8008c4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d00b      	beq.n	8008c70 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c66:	f043 0201 	orr.w	r2, r3, #1
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c74:	f003 0302 	and.w	r3, r3, #2
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d011      	beq.n	8008ca0 <HAL_UART_IRQHandler+0xf8>
 8008c7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008c80:	f003 0301 	and.w	r3, r3, #1
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d00b      	beq.n	8008ca0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2202      	movs	r2, #2
 8008c8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c96:	f043 0204 	orr.w	r2, r3, #4
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ca4:	f003 0304 	and.w	r3, r3, #4
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d011      	beq.n	8008cd0 <HAL_UART_IRQHandler+0x128>
 8008cac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cb0:	f003 0301 	and.w	r3, r3, #1
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00b      	beq.n	8008cd0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	2204      	movs	r2, #4
 8008cbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cc6:	f043 0202 	orr.w	r2, r3, #2
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008cd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cd4:	f003 0308 	and.w	r3, r3, #8
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d017      	beq.n	8008d0c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ce0:	f003 0320 	and.w	r3, r3, #32
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d105      	bne.n	8008cf4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008ce8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008cec:	4b5c      	ldr	r3, [pc, #368]	@ (8008e60 <HAL_UART_IRQHandler+0x2b8>)
 8008cee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d00b      	beq.n	8008d0c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2208      	movs	r2, #8
 8008cfa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d02:	f043 0208 	orr.w	r2, r3, #8
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008d0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d012      	beq.n	8008d3e <HAL_UART_IRQHandler+0x196>
 8008d18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d00c      	beq.n	8008d3e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d34:	f043 0220 	orr.w	r2, r3, #32
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f000 82f9 	beq.w	800933c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d4e:	f003 0320 	and.w	r3, r3, #32
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d013      	beq.n	8008d7e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008d56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d5a:	f003 0320 	and.w	r3, r3, #32
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d105      	bne.n	8008d6e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d007      	beq.n	8008d7e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d003      	beq.n	8008d7e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d92:	2b40      	cmp	r3, #64	@ 0x40
 8008d94:	d005      	beq.n	8008da2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008d96:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008d9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d054      	beq.n	8008e4c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f001 fb3a 	bl	800a41c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008db2:	2b40      	cmp	r3, #64	@ 0x40
 8008db4:	d146      	bne.n	8008e44 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3308      	adds	r3, #8
 8008dbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008dc4:	e853 3f00 	ldrex	r3, [r3]
 8008dc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	3308      	adds	r3, #8
 8008dde:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008de2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008de6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008dee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008df2:	e841 2300 	strex	r3, r2, [r1]
 8008df6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008dfa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1d9      	bne.n	8008db6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d017      	beq.n	8008e3c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e12:	4a15      	ldr	r2, [pc, #84]	@ (8008e68 <HAL_UART_IRQHandler+0x2c0>)
 8008e14:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7fa fc2b 	bl	8003678 <HAL_DMA_Abort_IT>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d019      	beq.n	8008e5c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e30:	687a      	ldr	r2, [r7, #4]
 8008e32:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008e36:	4610      	mov	r0, r2
 8008e38:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e3a:	e00f      	b.n	8008e5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 fa93 	bl	8009368 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e42:	e00b      	b.n	8008e5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 fa8f 	bl	8009368 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e4a:	e007      	b.n	8008e5c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f000 fa8b 	bl	8009368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2200      	movs	r2, #0
 8008e56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008e5a:	e26f      	b.n	800933c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e5c:	bf00      	nop
    return;
 8008e5e:	e26d      	b.n	800933c <HAL_UART_IRQHandler+0x794>
 8008e60:	10000001 	.word	0x10000001
 8008e64:	04000120 	.word	0x04000120
 8008e68:	0800a4e9 	.word	0x0800a4e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	f040 8203 	bne.w	800927c <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e7a:	f003 0310 	and.w	r3, r3, #16
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	f000 81fc 	beq.w	800927c <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e88:	f003 0310 	and.w	r3, r3, #16
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	f000 81f5 	beq.w	800927c <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2210      	movs	r2, #16
 8008e98:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ea4:	2b40      	cmp	r3, #64	@ 0x40
 8008ea6:	f040 816d 	bne.w	8009184 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	4aa4      	ldr	r2, [pc, #656]	@ (8009144 <HAL_UART_IRQHandler+0x59c>)
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d068      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4aa1      	ldr	r2, [pc, #644]	@ (8009148 <HAL_UART_IRQHandler+0x5a0>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d061      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a9f      	ldr	r2, [pc, #636]	@ (800914c <HAL_UART_IRQHandler+0x5a4>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d05a      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a9c      	ldr	r2, [pc, #624]	@ (8009150 <HAL_UART_IRQHandler+0x5a8>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d053      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a9a      	ldr	r2, [pc, #616]	@ (8009154 <HAL_UART_IRQHandler+0x5ac>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d04c      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a97      	ldr	r2, [pc, #604]	@ (8009158 <HAL_UART_IRQHandler+0x5b0>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d045      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	4a95      	ldr	r2, [pc, #596]	@ (800915c <HAL_UART_IRQHandler+0x5b4>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d03e      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a92      	ldr	r2, [pc, #584]	@ (8009160 <HAL_UART_IRQHandler+0x5b8>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d037      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a90      	ldr	r2, [pc, #576]	@ (8009164 <HAL_UART_IRQHandler+0x5bc>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d030      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a8d      	ldr	r2, [pc, #564]	@ (8009168 <HAL_UART_IRQHandler+0x5c0>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d029      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a8b      	ldr	r2, [pc, #556]	@ (800916c <HAL_UART_IRQHandler+0x5c4>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d022      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a88      	ldr	r2, [pc, #544]	@ (8009170 <HAL_UART_IRQHandler+0x5c8>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d01b      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	4a86      	ldr	r2, [pc, #536]	@ (8009174 <HAL_UART_IRQHandler+0x5cc>)
 8008f5c:	4293      	cmp	r3, r2
 8008f5e:	d014      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a83      	ldr	r2, [pc, #524]	@ (8009178 <HAL_UART_IRQHandler+0x5d0>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d00d      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4a81      	ldr	r2, [pc, #516]	@ (800917c <HAL_UART_IRQHandler+0x5d4>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d006      	beq.n	8008f8a <HAL_UART_IRQHandler+0x3e2>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a7e      	ldr	r2, [pc, #504]	@ (8009180 <HAL_UART_IRQHandler+0x5d8>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d106      	bne.n	8008f98 <HAL_UART_IRQHandler+0x3f0>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	e005      	b.n	8008fa4 <HAL_UART_IRQHandler+0x3fc>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	685b      	ldr	r3, [r3, #4]
 8008fa2:	b29b      	uxth	r3, r3
 8008fa4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fa8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f000 80ad 	beq.w	800910c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fb8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	f080 80a5 	bcs.w	800910c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fc8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008fd2:	69db      	ldr	r3, [r3, #28]
 8008fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fd8:	f000 8087 	beq.w	80090ea <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008fe8:	e853 3f00 	ldrex	r3, [r3]
 8008fec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ff0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ff4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ff8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	461a      	mov	r2, r3
 8009002:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009006:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800900a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009012:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009016:	e841 2300 	strex	r3, r2, [r1]
 800901a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800901e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009022:	2b00      	cmp	r3, #0
 8009024:	d1da      	bne.n	8008fdc <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	3308      	adds	r3, #8
 800902c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009030:	e853 3f00 	ldrex	r3, [r3]
 8009034:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009036:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009038:	f023 0301 	bic.w	r3, r3, #1
 800903c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	3308      	adds	r3, #8
 8009046:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800904a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800904e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009050:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009052:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009056:	e841 2300 	strex	r3, r2, [r1]
 800905a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800905c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800905e:	2b00      	cmp	r3, #0
 8009060:	d1e1      	bne.n	8009026 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	3308      	adds	r3, #8
 8009068:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800906c:	e853 3f00 	ldrex	r3, [r3]
 8009070:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009072:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009074:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009078:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	3308      	adds	r3, #8
 8009082:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009086:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009088:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800908c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800908e:	e841 2300 	strex	r3, r2, [r1]
 8009092:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009094:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1e3      	bne.n	8009062 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2220      	movs	r2, #32
 800909e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2200      	movs	r2, #0
 80090a6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090b0:	e853 3f00 	ldrex	r3, [r3]
 80090b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80090b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090b8:	f023 0310 	bic.w	r3, r3, #16
 80090bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	461a      	mov	r2, r3
 80090c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80090ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80090cc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80090d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80090d2:	e841 2300 	strex	r3, r2, [r1]
 80090d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80090d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1e4      	bne.n	80090a8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090e4:	4618      	mov	r0, r3
 80090e6:	f7f9 ffa9 	bl	800303c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2202      	movs	r2, #2
 80090ee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	1ad3      	subs	r3, r2, r3
 8009100:	b29b      	uxth	r3, r3
 8009102:	4619      	mov	r1, r3
 8009104:	6878      	ldr	r0, [r7, #4]
 8009106:	f000 f939 	bl	800937c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800910a:	e119      	b.n	8009340 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009112:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009116:	429a      	cmp	r2, r3
 8009118:	f040 8112 	bne.w	8009340 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009122:	69db      	ldr	r3, [r3, #28]
 8009124:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009128:	f040 810a 	bne.w	8009340 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2202      	movs	r2, #2
 8009130:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009138:	4619      	mov	r1, r3
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 f91e 	bl	800937c <HAL_UARTEx_RxEventCallback>
      return;
 8009140:	e0fe      	b.n	8009340 <HAL_UART_IRQHandler+0x798>
 8009142:	bf00      	nop
 8009144:	40020010 	.word	0x40020010
 8009148:	40020028 	.word	0x40020028
 800914c:	40020040 	.word	0x40020040
 8009150:	40020058 	.word	0x40020058
 8009154:	40020070 	.word	0x40020070
 8009158:	40020088 	.word	0x40020088
 800915c:	400200a0 	.word	0x400200a0
 8009160:	400200b8 	.word	0x400200b8
 8009164:	40020410 	.word	0x40020410
 8009168:	40020428 	.word	0x40020428
 800916c:	40020440 	.word	0x40020440
 8009170:	40020458 	.word	0x40020458
 8009174:	40020470 	.word	0x40020470
 8009178:	40020488 	.word	0x40020488
 800917c:	400204a0 	.word	0x400204a0
 8009180:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009190:	b29b      	uxth	r3, r3
 8009192:	1ad3      	subs	r3, r2, r3
 8009194:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800919e:	b29b      	uxth	r3, r3
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	f000 80cf 	beq.w	8009344 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80091a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	f000 80ca 	beq.w	8009344 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b8:	e853 3f00 	ldrex	r3, [r3]
 80091bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	461a      	mov	r2, r3
 80091ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80091d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80091d4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091da:	e841 2300 	strex	r3, r2, [r1]
 80091de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d1e4      	bne.n	80091b0 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	3308      	adds	r3, #8
 80091ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	e853 3f00 	ldrex	r3, [r3]
 80091f4:	623b      	str	r3, [r7, #32]
   return(result);
 80091f6:	6a3a      	ldr	r2, [r7, #32]
 80091f8:	4b55      	ldr	r3, [pc, #340]	@ (8009350 <HAL_UART_IRQHandler+0x7a8>)
 80091fa:	4013      	ands	r3, r2
 80091fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	3308      	adds	r3, #8
 8009206:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800920a:	633a      	str	r2, [r7, #48]	@ 0x30
 800920c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800920e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009210:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009212:	e841 2300 	strex	r3, r2, [r1]
 8009216:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921a:	2b00      	cmp	r3, #0
 800921c:	d1e3      	bne.n	80091e6 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2220      	movs	r2, #32
 8009222:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2200      	movs	r2, #0
 800922a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2200      	movs	r2, #0
 8009230:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009238:	693b      	ldr	r3, [r7, #16]
 800923a:	e853 3f00 	ldrex	r3, [r3]
 800923e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f023 0310 	bic.w	r3, r3, #16
 8009246:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	461a      	mov	r2, r3
 8009250:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009254:	61fb      	str	r3, [r7, #28]
 8009256:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009258:	69b9      	ldr	r1, [r7, #24]
 800925a:	69fa      	ldr	r2, [r7, #28]
 800925c:	e841 2300 	strex	r3, r2, [r1]
 8009260:	617b      	str	r3, [r7, #20]
   return(result);
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d1e4      	bne.n	8009232 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2202      	movs	r2, #2
 800926c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800926e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009272:	4619      	mov	r1, r3
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f000 f881 	bl	800937c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800927a:	e063      	b.n	8009344 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800927c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009280:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00e      	beq.n	80092a6 <HAL_UART_IRQHandler+0x6fe>
 8009288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800928c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009290:	2b00      	cmp	r3, #0
 8009292:	d008      	beq.n	80092a6 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800929c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f002 f822 	bl	800b2e8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092a4:	e051      	b.n	800934a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80092a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d014      	beq.n	80092dc <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80092b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d105      	bne.n	80092ca <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80092be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80092c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d008      	beq.n	80092dc <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d03a      	beq.n	8009348 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	4798      	blx	r3
    }
    return;
 80092da:	e035      	b.n	8009348 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80092dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d009      	beq.n	80092fc <HAL_UART_IRQHandler+0x754>
 80092e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d003      	beq.n	80092fc <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f001 faab 	bl	800a850 <UART_EndTransmit_IT>
    return;
 80092fa:	e026      	b.n	800934a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80092fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009300:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009304:	2b00      	cmp	r3, #0
 8009306:	d009      	beq.n	800931c <HAL_UART_IRQHandler+0x774>
 8009308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800930c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009310:	2b00      	cmp	r3, #0
 8009312:	d003      	beq.n	800931c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f001 fffb 	bl	800b310 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800931a:	e016      	b.n	800934a <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800931c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009320:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009324:	2b00      	cmp	r3, #0
 8009326:	d010      	beq.n	800934a <HAL_UART_IRQHandler+0x7a2>
 8009328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800932c:	2b00      	cmp	r3, #0
 800932e:	da0c      	bge.n	800934a <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f001 ffe3 	bl	800b2fc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009336:	e008      	b.n	800934a <HAL_UART_IRQHandler+0x7a2>
      return;
 8009338:	bf00      	nop
 800933a:	e006      	b.n	800934a <HAL_UART_IRQHandler+0x7a2>
    return;
 800933c:	bf00      	nop
 800933e:	e004      	b.n	800934a <HAL_UART_IRQHandler+0x7a2>
      return;
 8009340:	bf00      	nop
 8009342:	e002      	b.n	800934a <HAL_UART_IRQHandler+0x7a2>
      return;
 8009344:	bf00      	nop
 8009346:	e000      	b.n	800934a <HAL_UART_IRQHandler+0x7a2>
    return;
 8009348:	bf00      	nop
  }
}
 800934a:	37e8      	adds	r7, #232	@ 0xe8
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	effffffe 	.word	0xeffffffe

08009354 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800935c:	bf00      	nop
 800935e:	370c      	adds	r7, #12
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009370:	bf00      	nop
 8009372:	370c      	adds	r7, #12
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	460b      	mov	r3, r1
 8009386:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009388:	bf00      	nop
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009398:	b092      	sub	sp, #72	@ 0x48
 800939a:	af00      	add	r7, sp, #0
 800939c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800939e:	2300      	movs	r3, #0
 80093a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	689a      	ldr	r2, [r3, #8]
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	691b      	ldr	r3, [r3, #16]
 80093ac:	431a      	orrs	r2, r3
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	695b      	ldr	r3, [r3, #20]
 80093b2:	431a      	orrs	r2, r3
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	69db      	ldr	r3, [r3, #28]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	681a      	ldr	r2, [r3, #0]
 80093c2:	4bbe      	ldr	r3, [pc, #760]	@ (80096bc <UART_SetConfig+0x328>)
 80093c4:	4013      	ands	r3, r2
 80093c6:	697a      	ldr	r2, [r7, #20]
 80093c8:	6812      	ldr	r2, [r2, #0]
 80093ca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80093cc:	430b      	orrs	r3, r1
 80093ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	68da      	ldr	r2, [r3, #12]
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	430a      	orrs	r2, r1
 80093e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	699b      	ldr	r3, [r3, #24]
 80093ea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4ab3      	ldr	r2, [pc, #716]	@ (80096c0 <UART_SetConfig+0x32c>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d004      	beq.n	8009400 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	6a1b      	ldr	r3, [r3, #32]
 80093fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093fc:	4313      	orrs	r3, r2
 80093fe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	689a      	ldr	r2, [r3, #8]
 8009406:	4baf      	ldr	r3, [pc, #700]	@ (80096c4 <UART_SetConfig+0x330>)
 8009408:	4013      	ands	r3, r2
 800940a:	697a      	ldr	r2, [r7, #20]
 800940c:	6812      	ldr	r2, [r2, #0]
 800940e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009410:	430b      	orrs	r3, r1
 8009412:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800941a:	f023 010f 	bic.w	r1, r3, #15
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	430a      	orrs	r2, r1
 8009428:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4aa6      	ldr	r2, [pc, #664]	@ (80096c8 <UART_SetConfig+0x334>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d177      	bne.n	8009524 <UART_SetConfig+0x190>
 8009434:	4ba5      	ldr	r3, [pc, #660]	@ (80096cc <UART_SetConfig+0x338>)
 8009436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009438:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800943c:	2b28      	cmp	r3, #40	@ 0x28
 800943e:	d86d      	bhi.n	800951c <UART_SetConfig+0x188>
 8009440:	a201      	add	r2, pc, #4	@ (adr r2, 8009448 <UART_SetConfig+0xb4>)
 8009442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009446:	bf00      	nop
 8009448:	080094ed 	.word	0x080094ed
 800944c:	0800951d 	.word	0x0800951d
 8009450:	0800951d 	.word	0x0800951d
 8009454:	0800951d 	.word	0x0800951d
 8009458:	0800951d 	.word	0x0800951d
 800945c:	0800951d 	.word	0x0800951d
 8009460:	0800951d 	.word	0x0800951d
 8009464:	0800951d 	.word	0x0800951d
 8009468:	080094f5 	.word	0x080094f5
 800946c:	0800951d 	.word	0x0800951d
 8009470:	0800951d 	.word	0x0800951d
 8009474:	0800951d 	.word	0x0800951d
 8009478:	0800951d 	.word	0x0800951d
 800947c:	0800951d 	.word	0x0800951d
 8009480:	0800951d 	.word	0x0800951d
 8009484:	0800951d 	.word	0x0800951d
 8009488:	080094fd 	.word	0x080094fd
 800948c:	0800951d 	.word	0x0800951d
 8009490:	0800951d 	.word	0x0800951d
 8009494:	0800951d 	.word	0x0800951d
 8009498:	0800951d 	.word	0x0800951d
 800949c:	0800951d 	.word	0x0800951d
 80094a0:	0800951d 	.word	0x0800951d
 80094a4:	0800951d 	.word	0x0800951d
 80094a8:	08009505 	.word	0x08009505
 80094ac:	0800951d 	.word	0x0800951d
 80094b0:	0800951d 	.word	0x0800951d
 80094b4:	0800951d 	.word	0x0800951d
 80094b8:	0800951d 	.word	0x0800951d
 80094bc:	0800951d 	.word	0x0800951d
 80094c0:	0800951d 	.word	0x0800951d
 80094c4:	0800951d 	.word	0x0800951d
 80094c8:	0800950d 	.word	0x0800950d
 80094cc:	0800951d 	.word	0x0800951d
 80094d0:	0800951d 	.word	0x0800951d
 80094d4:	0800951d 	.word	0x0800951d
 80094d8:	0800951d 	.word	0x0800951d
 80094dc:	0800951d 	.word	0x0800951d
 80094e0:	0800951d 	.word	0x0800951d
 80094e4:	0800951d 	.word	0x0800951d
 80094e8:	08009515 	.word	0x08009515
 80094ec:	2301      	movs	r3, #1
 80094ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094f2:	e222      	b.n	800993a <UART_SetConfig+0x5a6>
 80094f4:	2304      	movs	r3, #4
 80094f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80094fa:	e21e      	b.n	800993a <UART_SetConfig+0x5a6>
 80094fc:	2308      	movs	r3, #8
 80094fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009502:	e21a      	b.n	800993a <UART_SetConfig+0x5a6>
 8009504:	2310      	movs	r3, #16
 8009506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800950a:	e216      	b.n	800993a <UART_SetConfig+0x5a6>
 800950c:	2320      	movs	r3, #32
 800950e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009512:	e212      	b.n	800993a <UART_SetConfig+0x5a6>
 8009514:	2340      	movs	r3, #64	@ 0x40
 8009516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800951a:	e20e      	b.n	800993a <UART_SetConfig+0x5a6>
 800951c:	2380      	movs	r3, #128	@ 0x80
 800951e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009522:	e20a      	b.n	800993a <UART_SetConfig+0x5a6>
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	4a69      	ldr	r2, [pc, #420]	@ (80096d0 <UART_SetConfig+0x33c>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d130      	bne.n	8009590 <UART_SetConfig+0x1fc>
 800952e:	4b67      	ldr	r3, [pc, #412]	@ (80096cc <UART_SetConfig+0x338>)
 8009530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009532:	f003 0307 	and.w	r3, r3, #7
 8009536:	2b05      	cmp	r3, #5
 8009538:	d826      	bhi.n	8009588 <UART_SetConfig+0x1f4>
 800953a:	a201      	add	r2, pc, #4	@ (adr r2, 8009540 <UART_SetConfig+0x1ac>)
 800953c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009540:	08009559 	.word	0x08009559
 8009544:	08009561 	.word	0x08009561
 8009548:	08009569 	.word	0x08009569
 800954c:	08009571 	.word	0x08009571
 8009550:	08009579 	.word	0x08009579
 8009554:	08009581 	.word	0x08009581
 8009558:	2300      	movs	r3, #0
 800955a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800955e:	e1ec      	b.n	800993a <UART_SetConfig+0x5a6>
 8009560:	2304      	movs	r3, #4
 8009562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009566:	e1e8      	b.n	800993a <UART_SetConfig+0x5a6>
 8009568:	2308      	movs	r3, #8
 800956a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800956e:	e1e4      	b.n	800993a <UART_SetConfig+0x5a6>
 8009570:	2310      	movs	r3, #16
 8009572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009576:	e1e0      	b.n	800993a <UART_SetConfig+0x5a6>
 8009578:	2320      	movs	r3, #32
 800957a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800957e:	e1dc      	b.n	800993a <UART_SetConfig+0x5a6>
 8009580:	2340      	movs	r3, #64	@ 0x40
 8009582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009586:	e1d8      	b.n	800993a <UART_SetConfig+0x5a6>
 8009588:	2380      	movs	r3, #128	@ 0x80
 800958a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800958e:	e1d4      	b.n	800993a <UART_SetConfig+0x5a6>
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a4f      	ldr	r2, [pc, #316]	@ (80096d4 <UART_SetConfig+0x340>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d130      	bne.n	80095fc <UART_SetConfig+0x268>
 800959a:	4b4c      	ldr	r3, [pc, #304]	@ (80096cc <UART_SetConfig+0x338>)
 800959c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800959e:	f003 0307 	and.w	r3, r3, #7
 80095a2:	2b05      	cmp	r3, #5
 80095a4:	d826      	bhi.n	80095f4 <UART_SetConfig+0x260>
 80095a6:	a201      	add	r2, pc, #4	@ (adr r2, 80095ac <UART_SetConfig+0x218>)
 80095a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ac:	080095c5 	.word	0x080095c5
 80095b0:	080095cd 	.word	0x080095cd
 80095b4:	080095d5 	.word	0x080095d5
 80095b8:	080095dd 	.word	0x080095dd
 80095bc:	080095e5 	.word	0x080095e5
 80095c0:	080095ed 	.word	0x080095ed
 80095c4:	2300      	movs	r3, #0
 80095c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ca:	e1b6      	b.n	800993a <UART_SetConfig+0x5a6>
 80095cc:	2304      	movs	r3, #4
 80095ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095d2:	e1b2      	b.n	800993a <UART_SetConfig+0x5a6>
 80095d4:	2308      	movs	r3, #8
 80095d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095da:	e1ae      	b.n	800993a <UART_SetConfig+0x5a6>
 80095dc:	2310      	movs	r3, #16
 80095de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095e2:	e1aa      	b.n	800993a <UART_SetConfig+0x5a6>
 80095e4:	2320      	movs	r3, #32
 80095e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095ea:	e1a6      	b.n	800993a <UART_SetConfig+0x5a6>
 80095ec:	2340      	movs	r3, #64	@ 0x40
 80095ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095f2:	e1a2      	b.n	800993a <UART_SetConfig+0x5a6>
 80095f4:	2380      	movs	r3, #128	@ 0x80
 80095f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80095fa:	e19e      	b.n	800993a <UART_SetConfig+0x5a6>
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a35      	ldr	r2, [pc, #212]	@ (80096d8 <UART_SetConfig+0x344>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d130      	bne.n	8009668 <UART_SetConfig+0x2d4>
 8009606:	4b31      	ldr	r3, [pc, #196]	@ (80096cc <UART_SetConfig+0x338>)
 8009608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800960a:	f003 0307 	and.w	r3, r3, #7
 800960e:	2b05      	cmp	r3, #5
 8009610:	d826      	bhi.n	8009660 <UART_SetConfig+0x2cc>
 8009612:	a201      	add	r2, pc, #4	@ (adr r2, 8009618 <UART_SetConfig+0x284>)
 8009614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009618:	08009631 	.word	0x08009631
 800961c:	08009639 	.word	0x08009639
 8009620:	08009641 	.word	0x08009641
 8009624:	08009649 	.word	0x08009649
 8009628:	08009651 	.word	0x08009651
 800962c:	08009659 	.word	0x08009659
 8009630:	2300      	movs	r3, #0
 8009632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009636:	e180      	b.n	800993a <UART_SetConfig+0x5a6>
 8009638:	2304      	movs	r3, #4
 800963a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800963e:	e17c      	b.n	800993a <UART_SetConfig+0x5a6>
 8009640:	2308      	movs	r3, #8
 8009642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009646:	e178      	b.n	800993a <UART_SetConfig+0x5a6>
 8009648:	2310      	movs	r3, #16
 800964a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800964e:	e174      	b.n	800993a <UART_SetConfig+0x5a6>
 8009650:	2320      	movs	r3, #32
 8009652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009656:	e170      	b.n	800993a <UART_SetConfig+0x5a6>
 8009658:	2340      	movs	r3, #64	@ 0x40
 800965a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800965e:	e16c      	b.n	800993a <UART_SetConfig+0x5a6>
 8009660:	2380      	movs	r3, #128	@ 0x80
 8009662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009666:	e168      	b.n	800993a <UART_SetConfig+0x5a6>
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	4a1b      	ldr	r2, [pc, #108]	@ (80096dc <UART_SetConfig+0x348>)
 800966e:	4293      	cmp	r3, r2
 8009670:	d142      	bne.n	80096f8 <UART_SetConfig+0x364>
 8009672:	4b16      	ldr	r3, [pc, #88]	@ (80096cc <UART_SetConfig+0x338>)
 8009674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009676:	f003 0307 	and.w	r3, r3, #7
 800967a:	2b05      	cmp	r3, #5
 800967c:	d838      	bhi.n	80096f0 <UART_SetConfig+0x35c>
 800967e:	a201      	add	r2, pc, #4	@ (adr r2, 8009684 <UART_SetConfig+0x2f0>)
 8009680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009684:	0800969d 	.word	0x0800969d
 8009688:	080096a5 	.word	0x080096a5
 800968c:	080096ad 	.word	0x080096ad
 8009690:	080096b5 	.word	0x080096b5
 8009694:	080096e1 	.word	0x080096e1
 8009698:	080096e9 	.word	0x080096e9
 800969c:	2300      	movs	r3, #0
 800969e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096a2:	e14a      	b.n	800993a <UART_SetConfig+0x5a6>
 80096a4:	2304      	movs	r3, #4
 80096a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096aa:	e146      	b.n	800993a <UART_SetConfig+0x5a6>
 80096ac:	2308      	movs	r3, #8
 80096ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096b2:	e142      	b.n	800993a <UART_SetConfig+0x5a6>
 80096b4:	2310      	movs	r3, #16
 80096b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ba:	e13e      	b.n	800993a <UART_SetConfig+0x5a6>
 80096bc:	cfff69f3 	.word	0xcfff69f3
 80096c0:	58000c00 	.word	0x58000c00
 80096c4:	11fff4ff 	.word	0x11fff4ff
 80096c8:	40011000 	.word	0x40011000
 80096cc:	58024400 	.word	0x58024400
 80096d0:	40004400 	.word	0x40004400
 80096d4:	40004800 	.word	0x40004800
 80096d8:	40004c00 	.word	0x40004c00
 80096dc:	40005000 	.word	0x40005000
 80096e0:	2320      	movs	r3, #32
 80096e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096e6:	e128      	b.n	800993a <UART_SetConfig+0x5a6>
 80096e8:	2340      	movs	r3, #64	@ 0x40
 80096ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096ee:	e124      	b.n	800993a <UART_SetConfig+0x5a6>
 80096f0:	2380      	movs	r3, #128	@ 0x80
 80096f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80096f6:	e120      	b.n	800993a <UART_SetConfig+0x5a6>
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4acb      	ldr	r2, [pc, #812]	@ (8009a2c <UART_SetConfig+0x698>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d176      	bne.n	80097f0 <UART_SetConfig+0x45c>
 8009702:	4bcb      	ldr	r3, [pc, #812]	@ (8009a30 <UART_SetConfig+0x69c>)
 8009704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009706:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800970a:	2b28      	cmp	r3, #40	@ 0x28
 800970c:	d86c      	bhi.n	80097e8 <UART_SetConfig+0x454>
 800970e:	a201      	add	r2, pc, #4	@ (adr r2, 8009714 <UART_SetConfig+0x380>)
 8009710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009714:	080097b9 	.word	0x080097b9
 8009718:	080097e9 	.word	0x080097e9
 800971c:	080097e9 	.word	0x080097e9
 8009720:	080097e9 	.word	0x080097e9
 8009724:	080097e9 	.word	0x080097e9
 8009728:	080097e9 	.word	0x080097e9
 800972c:	080097e9 	.word	0x080097e9
 8009730:	080097e9 	.word	0x080097e9
 8009734:	080097c1 	.word	0x080097c1
 8009738:	080097e9 	.word	0x080097e9
 800973c:	080097e9 	.word	0x080097e9
 8009740:	080097e9 	.word	0x080097e9
 8009744:	080097e9 	.word	0x080097e9
 8009748:	080097e9 	.word	0x080097e9
 800974c:	080097e9 	.word	0x080097e9
 8009750:	080097e9 	.word	0x080097e9
 8009754:	080097c9 	.word	0x080097c9
 8009758:	080097e9 	.word	0x080097e9
 800975c:	080097e9 	.word	0x080097e9
 8009760:	080097e9 	.word	0x080097e9
 8009764:	080097e9 	.word	0x080097e9
 8009768:	080097e9 	.word	0x080097e9
 800976c:	080097e9 	.word	0x080097e9
 8009770:	080097e9 	.word	0x080097e9
 8009774:	080097d1 	.word	0x080097d1
 8009778:	080097e9 	.word	0x080097e9
 800977c:	080097e9 	.word	0x080097e9
 8009780:	080097e9 	.word	0x080097e9
 8009784:	080097e9 	.word	0x080097e9
 8009788:	080097e9 	.word	0x080097e9
 800978c:	080097e9 	.word	0x080097e9
 8009790:	080097e9 	.word	0x080097e9
 8009794:	080097d9 	.word	0x080097d9
 8009798:	080097e9 	.word	0x080097e9
 800979c:	080097e9 	.word	0x080097e9
 80097a0:	080097e9 	.word	0x080097e9
 80097a4:	080097e9 	.word	0x080097e9
 80097a8:	080097e9 	.word	0x080097e9
 80097ac:	080097e9 	.word	0x080097e9
 80097b0:	080097e9 	.word	0x080097e9
 80097b4:	080097e1 	.word	0x080097e1
 80097b8:	2301      	movs	r3, #1
 80097ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097be:	e0bc      	b.n	800993a <UART_SetConfig+0x5a6>
 80097c0:	2304      	movs	r3, #4
 80097c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097c6:	e0b8      	b.n	800993a <UART_SetConfig+0x5a6>
 80097c8:	2308      	movs	r3, #8
 80097ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097ce:	e0b4      	b.n	800993a <UART_SetConfig+0x5a6>
 80097d0:	2310      	movs	r3, #16
 80097d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097d6:	e0b0      	b.n	800993a <UART_SetConfig+0x5a6>
 80097d8:	2320      	movs	r3, #32
 80097da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097de:	e0ac      	b.n	800993a <UART_SetConfig+0x5a6>
 80097e0:	2340      	movs	r3, #64	@ 0x40
 80097e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097e6:	e0a8      	b.n	800993a <UART_SetConfig+0x5a6>
 80097e8:	2380      	movs	r3, #128	@ 0x80
 80097ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80097ee:	e0a4      	b.n	800993a <UART_SetConfig+0x5a6>
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a8f      	ldr	r2, [pc, #572]	@ (8009a34 <UART_SetConfig+0x6a0>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d130      	bne.n	800985c <UART_SetConfig+0x4c8>
 80097fa:	4b8d      	ldr	r3, [pc, #564]	@ (8009a30 <UART_SetConfig+0x69c>)
 80097fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097fe:	f003 0307 	and.w	r3, r3, #7
 8009802:	2b05      	cmp	r3, #5
 8009804:	d826      	bhi.n	8009854 <UART_SetConfig+0x4c0>
 8009806:	a201      	add	r2, pc, #4	@ (adr r2, 800980c <UART_SetConfig+0x478>)
 8009808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800980c:	08009825 	.word	0x08009825
 8009810:	0800982d 	.word	0x0800982d
 8009814:	08009835 	.word	0x08009835
 8009818:	0800983d 	.word	0x0800983d
 800981c:	08009845 	.word	0x08009845
 8009820:	0800984d 	.word	0x0800984d
 8009824:	2300      	movs	r3, #0
 8009826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800982a:	e086      	b.n	800993a <UART_SetConfig+0x5a6>
 800982c:	2304      	movs	r3, #4
 800982e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009832:	e082      	b.n	800993a <UART_SetConfig+0x5a6>
 8009834:	2308      	movs	r3, #8
 8009836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800983a:	e07e      	b.n	800993a <UART_SetConfig+0x5a6>
 800983c:	2310      	movs	r3, #16
 800983e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009842:	e07a      	b.n	800993a <UART_SetConfig+0x5a6>
 8009844:	2320      	movs	r3, #32
 8009846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800984a:	e076      	b.n	800993a <UART_SetConfig+0x5a6>
 800984c:	2340      	movs	r3, #64	@ 0x40
 800984e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009852:	e072      	b.n	800993a <UART_SetConfig+0x5a6>
 8009854:	2380      	movs	r3, #128	@ 0x80
 8009856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800985a:	e06e      	b.n	800993a <UART_SetConfig+0x5a6>
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a75      	ldr	r2, [pc, #468]	@ (8009a38 <UART_SetConfig+0x6a4>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d130      	bne.n	80098c8 <UART_SetConfig+0x534>
 8009866:	4b72      	ldr	r3, [pc, #456]	@ (8009a30 <UART_SetConfig+0x69c>)
 8009868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800986a:	f003 0307 	and.w	r3, r3, #7
 800986e:	2b05      	cmp	r3, #5
 8009870:	d826      	bhi.n	80098c0 <UART_SetConfig+0x52c>
 8009872:	a201      	add	r2, pc, #4	@ (adr r2, 8009878 <UART_SetConfig+0x4e4>)
 8009874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009878:	08009891 	.word	0x08009891
 800987c:	08009899 	.word	0x08009899
 8009880:	080098a1 	.word	0x080098a1
 8009884:	080098a9 	.word	0x080098a9
 8009888:	080098b1 	.word	0x080098b1
 800988c:	080098b9 	.word	0x080098b9
 8009890:	2300      	movs	r3, #0
 8009892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009896:	e050      	b.n	800993a <UART_SetConfig+0x5a6>
 8009898:	2304      	movs	r3, #4
 800989a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800989e:	e04c      	b.n	800993a <UART_SetConfig+0x5a6>
 80098a0:	2308      	movs	r3, #8
 80098a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098a6:	e048      	b.n	800993a <UART_SetConfig+0x5a6>
 80098a8:	2310      	movs	r3, #16
 80098aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098ae:	e044      	b.n	800993a <UART_SetConfig+0x5a6>
 80098b0:	2320      	movs	r3, #32
 80098b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098b6:	e040      	b.n	800993a <UART_SetConfig+0x5a6>
 80098b8:	2340      	movs	r3, #64	@ 0x40
 80098ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098be:	e03c      	b.n	800993a <UART_SetConfig+0x5a6>
 80098c0:	2380      	movs	r3, #128	@ 0x80
 80098c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098c6:	e038      	b.n	800993a <UART_SetConfig+0x5a6>
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a5b      	ldr	r2, [pc, #364]	@ (8009a3c <UART_SetConfig+0x6a8>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d130      	bne.n	8009934 <UART_SetConfig+0x5a0>
 80098d2:	4b57      	ldr	r3, [pc, #348]	@ (8009a30 <UART_SetConfig+0x69c>)
 80098d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80098d6:	f003 0307 	and.w	r3, r3, #7
 80098da:	2b05      	cmp	r3, #5
 80098dc:	d826      	bhi.n	800992c <UART_SetConfig+0x598>
 80098de:	a201      	add	r2, pc, #4	@ (adr r2, 80098e4 <UART_SetConfig+0x550>)
 80098e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e4:	080098fd 	.word	0x080098fd
 80098e8:	08009905 	.word	0x08009905
 80098ec:	0800990d 	.word	0x0800990d
 80098f0:	08009915 	.word	0x08009915
 80098f4:	0800991d 	.word	0x0800991d
 80098f8:	08009925 	.word	0x08009925
 80098fc:	2302      	movs	r3, #2
 80098fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009902:	e01a      	b.n	800993a <UART_SetConfig+0x5a6>
 8009904:	2304      	movs	r3, #4
 8009906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800990a:	e016      	b.n	800993a <UART_SetConfig+0x5a6>
 800990c:	2308      	movs	r3, #8
 800990e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009912:	e012      	b.n	800993a <UART_SetConfig+0x5a6>
 8009914:	2310      	movs	r3, #16
 8009916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800991a:	e00e      	b.n	800993a <UART_SetConfig+0x5a6>
 800991c:	2320      	movs	r3, #32
 800991e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009922:	e00a      	b.n	800993a <UART_SetConfig+0x5a6>
 8009924:	2340      	movs	r3, #64	@ 0x40
 8009926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800992a:	e006      	b.n	800993a <UART_SetConfig+0x5a6>
 800992c:	2380      	movs	r3, #128	@ 0x80
 800992e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009932:	e002      	b.n	800993a <UART_SetConfig+0x5a6>
 8009934:	2380      	movs	r3, #128	@ 0x80
 8009936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4a3f      	ldr	r2, [pc, #252]	@ (8009a3c <UART_SetConfig+0x6a8>)
 8009940:	4293      	cmp	r3, r2
 8009942:	f040 80f8 	bne.w	8009b36 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009946:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800994a:	2b20      	cmp	r3, #32
 800994c:	dc46      	bgt.n	80099dc <UART_SetConfig+0x648>
 800994e:	2b02      	cmp	r3, #2
 8009950:	f2c0 8082 	blt.w	8009a58 <UART_SetConfig+0x6c4>
 8009954:	3b02      	subs	r3, #2
 8009956:	2b1e      	cmp	r3, #30
 8009958:	d87e      	bhi.n	8009a58 <UART_SetConfig+0x6c4>
 800995a:	a201      	add	r2, pc, #4	@ (adr r2, 8009960 <UART_SetConfig+0x5cc>)
 800995c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009960:	080099e3 	.word	0x080099e3
 8009964:	08009a59 	.word	0x08009a59
 8009968:	080099eb 	.word	0x080099eb
 800996c:	08009a59 	.word	0x08009a59
 8009970:	08009a59 	.word	0x08009a59
 8009974:	08009a59 	.word	0x08009a59
 8009978:	080099fb 	.word	0x080099fb
 800997c:	08009a59 	.word	0x08009a59
 8009980:	08009a59 	.word	0x08009a59
 8009984:	08009a59 	.word	0x08009a59
 8009988:	08009a59 	.word	0x08009a59
 800998c:	08009a59 	.word	0x08009a59
 8009990:	08009a59 	.word	0x08009a59
 8009994:	08009a59 	.word	0x08009a59
 8009998:	08009a0b 	.word	0x08009a0b
 800999c:	08009a59 	.word	0x08009a59
 80099a0:	08009a59 	.word	0x08009a59
 80099a4:	08009a59 	.word	0x08009a59
 80099a8:	08009a59 	.word	0x08009a59
 80099ac:	08009a59 	.word	0x08009a59
 80099b0:	08009a59 	.word	0x08009a59
 80099b4:	08009a59 	.word	0x08009a59
 80099b8:	08009a59 	.word	0x08009a59
 80099bc:	08009a59 	.word	0x08009a59
 80099c0:	08009a59 	.word	0x08009a59
 80099c4:	08009a59 	.word	0x08009a59
 80099c8:	08009a59 	.word	0x08009a59
 80099cc:	08009a59 	.word	0x08009a59
 80099d0:	08009a59 	.word	0x08009a59
 80099d4:	08009a59 	.word	0x08009a59
 80099d8:	08009a4b 	.word	0x08009a4b
 80099dc:	2b40      	cmp	r3, #64	@ 0x40
 80099de:	d037      	beq.n	8009a50 <UART_SetConfig+0x6bc>
 80099e0:	e03a      	b.n	8009a58 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80099e2:	f7fd fee7 	bl	80077b4 <HAL_RCCEx_GetD3PCLK1Freq>
 80099e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80099e8:	e03c      	b.n	8009a64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7fd fef6 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80099f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80099f8:	e034      	b.n	8009a64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80099fa:	f107 0318 	add.w	r3, r7, #24
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7fe f842 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a08:	e02c      	b.n	8009a64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a0a:	4b09      	ldr	r3, [pc, #36]	@ (8009a30 <UART_SetConfig+0x69c>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f003 0320 	and.w	r3, r3, #32
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d016      	beq.n	8009a44 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009a16:	4b06      	ldr	r3, [pc, #24]	@ (8009a30 <UART_SetConfig+0x69c>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	08db      	lsrs	r3, r3, #3
 8009a1c:	f003 0303 	and.w	r3, r3, #3
 8009a20:	4a07      	ldr	r2, [pc, #28]	@ (8009a40 <UART_SetConfig+0x6ac>)
 8009a22:	fa22 f303 	lsr.w	r3, r2, r3
 8009a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009a28:	e01c      	b.n	8009a64 <UART_SetConfig+0x6d0>
 8009a2a:	bf00      	nop
 8009a2c:	40011400 	.word	0x40011400
 8009a30:	58024400 	.word	0x58024400
 8009a34:	40007800 	.word	0x40007800
 8009a38:	40007c00 	.word	0x40007c00
 8009a3c:	58000c00 	.word	0x58000c00
 8009a40:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009a44:	4b9d      	ldr	r3, [pc, #628]	@ (8009cbc <UART_SetConfig+0x928>)
 8009a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a48:	e00c      	b.n	8009a64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009a4a:	4b9d      	ldr	r3, [pc, #628]	@ (8009cc0 <UART_SetConfig+0x92c>)
 8009a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a4e:	e009      	b.n	8009a64 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009a56:	e005      	b.n	8009a64 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009a62:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009a64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	f000 81de 	beq.w	8009e28 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a70:	4a94      	ldr	r2, [pc, #592]	@ (8009cc4 <UART_SetConfig+0x930>)
 8009a72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a76:	461a      	mov	r2, r3
 8009a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a7e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	685a      	ldr	r2, [r3, #4]
 8009a84:	4613      	mov	r3, r2
 8009a86:	005b      	lsls	r3, r3, #1
 8009a88:	4413      	add	r3, r2
 8009a8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d305      	bcc.n	8009a9c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009a96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d903      	bls.n	8009aa4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009aa2:	e1c1      	b.n	8009e28 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	60bb      	str	r3, [r7, #8]
 8009aaa:	60fa      	str	r2, [r7, #12]
 8009aac:	697b      	ldr	r3, [r7, #20]
 8009aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ab0:	4a84      	ldr	r2, [pc, #528]	@ (8009cc4 <UART_SetConfig+0x930>)
 8009ab2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ab6:	b29b      	uxth	r3, r3
 8009ab8:	2200      	movs	r2, #0
 8009aba:	603b      	str	r3, [r7, #0]
 8009abc:	607a      	str	r2, [r7, #4]
 8009abe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ac2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009ac6:	f7f6 fc13 	bl	80002f0 <__aeabi_uldivmod>
 8009aca:	4602      	mov	r2, r0
 8009acc:	460b      	mov	r3, r1
 8009ace:	4610      	mov	r0, r2
 8009ad0:	4619      	mov	r1, r3
 8009ad2:	f04f 0200 	mov.w	r2, #0
 8009ad6:	f04f 0300 	mov.w	r3, #0
 8009ada:	020b      	lsls	r3, r1, #8
 8009adc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009ae0:	0202      	lsls	r2, r0, #8
 8009ae2:	6979      	ldr	r1, [r7, #20]
 8009ae4:	6849      	ldr	r1, [r1, #4]
 8009ae6:	0849      	lsrs	r1, r1, #1
 8009ae8:	2000      	movs	r0, #0
 8009aea:	460c      	mov	r4, r1
 8009aec:	4605      	mov	r5, r0
 8009aee:	eb12 0804 	adds.w	r8, r2, r4
 8009af2:	eb43 0905 	adc.w	r9, r3, r5
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	685b      	ldr	r3, [r3, #4]
 8009afa:	2200      	movs	r2, #0
 8009afc:	469a      	mov	sl, r3
 8009afe:	4693      	mov	fp, r2
 8009b00:	4652      	mov	r2, sl
 8009b02:	465b      	mov	r3, fp
 8009b04:	4640      	mov	r0, r8
 8009b06:	4649      	mov	r1, r9
 8009b08:	f7f6 fbf2 	bl	80002f0 <__aeabi_uldivmod>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	460b      	mov	r3, r1
 8009b10:	4613      	mov	r3, r2
 8009b12:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b1a:	d308      	bcc.n	8009b2e <UART_SetConfig+0x79a>
 8009b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b22:	d204      	bcs.n	8009b2e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009b2a:	60da      	str	r2, [r3, #12]
 8009b2c:	e17c      	b.n	8009e28 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009b34:	e178      	b.n	8009e28 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	69db      	ldr	r3, [r3, #28]
 8009b3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b3e:	f040 80c5 	bne.w	8009ccc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009b42:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009b46:	2b20      	cmp	r3, #32
 8009b48:	dc48      	bgt.n	8009bdc <UART_SetConfig+0x848>
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	db7b      	blt.n	8009c46 <UART_SetConfig+0x8b2>
 8009b4e:	2b20      	cmp	r3, #32
 8009b50:	d879      	bhi.n	8009c46 <UART_SetConfig+0x8b2>
 8009b52:	a201      	add	r2, pc, #4	@ (adr r2, 8009b58 <UART_SetConfig+0x7c4>)
 8009b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b58:	08009be3 	.word	0x08009be3
 8009b5c:	08009beb 	.word	0x08009beb
 8009b60:	08009c47 	.word	0x08009c47
 8009b64:	08009c47 	.word	0x08009c47
 8009b68:	08009bf3 	.word	0x08009bf3
 8009b6c:	08009c47 	.word	0x08009c47
 8009b70:	08009c47 	.word	0x08009c47
 8009b74:	08009c47 	.word	0x08009c47
 8009b78:	08009c03 	.word	0x08009c03
 8009b7c:	08009c47 	.word	0x08009c47
 8009b80:	08009c47 	.word	0x08009c47
 8009b84:	08009c47 	.word	0x08009c47
 8009b88:	08009c47 	.word	0x08009c47
 8009b8c:	08009c47 	.word	0x08009c47
 8009b90:	08009c47 	.word	0x08009c47
 8009b94:	08009c47 	.word	0x08009c47
 8009b98:	08009c13 	.word	0x08009c13
 8009b9c:	08009c47 	.word	0x08009c47
 8009ba0:	08009c47 	.word	0x08009c47
 8009ba4:	08009c47 	.word	0x08009c47
 8009ba8:	08009c47 	.word	0x08009c47
 8009bac:	08009c47 	.word	0x08009c47
 8009bb0:	08009c47 	.word	0x08009c47
 8009bb4:	08009c47 	.word	0x08009c47
 8009bb8:	08009c47 	.word	0x08009c47
 8009bbc:	08009c47 	.word	0x08009c47
 8009bc0:	08009c47 	.word	0x08009c47
 8009bc4:	08009c47 	.word	0x08009c47
 8009bc8:	08009c47 	.word	0x08009c47
 8009bcc:	08009c47 	.word	0x08009c47
 8009bd0:	08009c47 	.word	0x08009c47
 8009bd4:	08009c47 	.word	0x08009c47
 8009bd8:	08009c39 	.word	0x08009c39
 8009bdc:	2b40      	cmp	r3, #64	@ 0x40
 8009bde:	d02e      	beq.n	8009c3e <UART_SetConfig+0x8aa>
 8009be0:	e031      	b.n	8009c46 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009be2:	f7fb fdef 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8009be6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009be8:	e033      	b.n	8009c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009bea:	f7fb fe01 	bl	80057f0 <HAL_RCC_GetPCLK2Freq>
 8009bee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009bf0:	e02f      	b.n	8009c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f7fd fdf2 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c00:	e027      	b.n	8009c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009c02:	f107 0318 	add.w	r3, r7, #24
 8009c06:	4618      	mov	r0, r3
 8009c08:	f7fd ff3e 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009c0c:	69fb      	ldr	r3, [r7, #28]
 8009c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c10:	e01f      	b.n	8009c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009c12:	4b2d      	ldr	r3, [pc, #180]	@ (8009cc8 <UART_SetConfig+0x934>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 0320 	and.w	r3, r3, #32
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d009      	beq.n	8009c32 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009c1e:	4b2a      	ldr	r3, [pc, #168]	@ (8009cc8 <UART_SetConfig+0x934>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	08db      	lsrs	r3, r3, #3
 8009c24:	f003 0303 	and.w	r3, r3, #3
 8009c28:	4a24      	ldr	r2, [pc, #144]	@ (8009cbc <UART_SetConfig+0x928>)
 8009c2a:	fa22 f303 	lsr.w	r3, r2, r3
 8009c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009c30:	e00f      	b.n	8009c52 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009c32:	4b22      	ldr	r3, [pc, #136]	@ (8009cbc <UART_SetConfig+0x928>)
 8009c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c36:	e00c      	b.n	8009c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009c38:	4b21      	ldr	r3, [pc, #132]	@ (8009cc0 <UART_SetConfig+0x92c>)
 8009c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c3c:	e009      	b.n	8009c52 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009c44:	e005      	b.n	8009c52 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009c46:	2300      	movs	r3, #0
 8009c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009c50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	f000 80e7 	beq.w	8009e28 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c5e:	4a19      	ldr	r2, [pc, #100]	@ (8009cc4 <UART_SetConfig+0x930>)
 8009c60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009c64:	461a      	mov	r2, r3
 8009c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c68:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c6c:	005a      	lsls	r2, r3, #1
 8009c6e:	697b      	ldr	r3, [r7, #20]
 8009c70:	685b      	ldr	r3, [r3, #4]
 8009c72:	085b      	lsrs	r3, r3, #1
 8009c74:	441a      	add	r2, r3
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c82:	2b0f      	cmp	r3, #15
 8009c84:	d916      	bls.n	8009cb4 <UART_SetConfig+0x920>
 8009c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009c8c:	d212      	bcs.n	8009cb4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c90:	b29b      	uxth	r3, r3
 8009c92:	f023 030f 	bic.w	r3, r3, #15
 8009c96:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c9a:	085b      	lsrs	r3, r3, #1
 8009c9c:	b29b      	uxth	r3, r3
 8009c9e:	f003 0307 	and.w	r3, r3, #7
 8009ca2:	b29a      	uxth	r2, r3
 8009ca4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009cb0:	60da      	str	r2, [r3, #12]
 8009cb2:	e0b9      	b.n	8009e28 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009cba:	e0b5      	b.n	8009e28 <UART_SetConfig+0xa94>
 8009cbc:	03d09000 	.word	0x03d09000
 8009cc0:	003d0900 	.word	0x003d0900
 8009cc4:	0800e498 	.word	0x0800e498
 8009cc8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009ccc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009cd0:	2b20      	cmp	r3, #32
 8009cd2:	dc49      	bgt.n	8009d68 <UART_SetConfig+0x9d4>
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	db7c      	blt.n	8009dd2 <UART_SetConfig+0xa3e>
 8009cd8:	2b20      	cmp	r3, #32
 8009cda:	d87a      	bhi.n	8009dd2 <UART_SetConfig+0xa3e>
 8009cdc:	a201      	add	r2, pc, #4	@ (adr r2, 8009ce4 <UART_SetConfig+0x950>)
 8009cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ce2:	bf00      	nop
 8009ce4:	08009d6f 	.word	0x08009d6f
 8009ce8:	08009d77 	.word	0x08009d77
 8009cec:	08009dd3 	.word	0x08009dd3
 8009cf0:	08009dd3 	.word	0x08009dd3
 8009cf4:	08009d7f 	.word	0x08009d7f
 8009cf8:	08009dd3 	.word	0x08009dd3
 8009cfc:	08009dd3 	.word	0x08009dd3
 8009d00:	08009dd3 	.word	0x08009dd3
 8009d04:	08009d8f 	.word	0x08009d8f
 8009d08:	08009dd3 	.word	0x08009dd3
 8009d0c:	08009dd3 	.word	0x08009dd3
 8009d10:	08009dd3 	.word	0x08009dd3
 8009d14:	08009dd3 	.word	0x08009dd3
 8009d18:	08009dd3 	.word	0x08009dd3
 8009d1c:	08009dd3 	.word	0x08009dd3
 8009d20:	08009dd3 	.word	0x08009dd3
 8009d24:	08009d9f 	.word	0x08009d9f
 8009d28:	08009dd3 	.word	0x08009dd3
 8009d2c:	08009dd3 	.word	0x08009dd3
 8009d30:	08009dd3 	.word	0x08009dd3
 8009d34:	08009dd3 	.word	0x08009dd3
 8009d38:	08009dd3 	.word	0x08009dd3
 8009d3c:	08009dd3 	.word	0x08009dd3
 8009d40:	08009dd3 	.word	0x08009dd3
 8009d44:	08009dd3 	.word	0x08009dd3
 8009d48:	08009dd3 	.word	0x08009dd3
 8009d4c:	08009dd3 	.word	0x08009dd3
 8009d50:	08009dd3 	.word	0x08009dd3
 8009d54:	08009dd3 	.word	0x08009dd3
 8009d58:	08009dd3 	.word	0x08009dd3
 8009d5c:	08009dd3 	.word	0x08009dd3
 8009d60:	08009dd3 	.word	0x08009dd3
 8009d64:	08009dc5 	.word	0x08009dc5
 8009d68:	2b40      	cmp	r3, #64	@ 0x40
 8009d6a:	d02e      	beq.n	8009dca <UART_SetConfig+0xa36>
 8009d6c:	e031      	b.n	8009dd2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d6e:	f7fb fd29 	bl	80057c4 <HAL_RCC_GetPCLK1Freq>
 8009d72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009d74:	e033      	b.n	8009dde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d76:	f7fb fd3b 	bl	80057f0 <HAL_RCC_GetPCLK2Freq>
 8009d7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009d7c:	e02f      	b.n	8009dde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7fd fd2c 	bl	80077e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d8c:	e027      	b.n	8009dde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d8e:	f107 0318 	add.w	r3, r7, #24
 8009d92:	4618      	mov	r0, r3
 8009d94:	f7fd fe78 	bl	8007a88 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009d98:	69fb      	ldr	r3, [r7, #28]
 8009d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d9c:	e01f      	b.n	8009dde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d9e:	4b2d      	ldr	r3, [pc, #180]	@ (8009e54 <UART_SetConfig+0xac0>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f003 0320 	and.w	r3, r3, #32
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d009      	beq.n	8009dbe <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009daa:	4b2a      	ldr	r3, [pc, #168]	@ (8009e54 <UART_SetConfig+0xac0>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	08db      	lsrs	r3, r3, #3
 8009db0:	f003 0303 	and.w	r3, r3, #3
 8009db4:	4a28      	ldr	r2, [pc, #160]	@ (8009e58 <UART_SetConfig+0xac4>)
 8009db6:	fa22 f303 	lsr.w	r3, r2, r3
 8009dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009dbc:	e00f      	b.n	8009dde <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009dbe:	4b26      	ldr	r3, [pc, #152]	@ (8009e58 <UART_SetConfig+0xac4>)
 8009dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dc2:	e00c      	b.n	8009dde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009dc4:	4b25      	ldr	r3, [pc, #148]	@ (8009e5c <UART_SetConfig+0xac8>)
 8009dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dc8:	e009      	b.n	8009dde <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009dca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dd0:	e005      	b.n	8009dde <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009ddc:	bf00      	nop
    }

    if (pclk != 0U)
 8009dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d021      	beq.n	8009e28 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009de8:	4a1d      	ldr	r2, [pc, #116]	@ (8009e60 <UART_SetConfig+0xacc>)
 8009dea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dee:	461a      	mov	r2, r3
 8009df0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009df2:	fbb3 f2f2 	udiv	r2, r3, r2
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	085b      	lsrs	r3, r3, #1
 8009dfc:	441a      	add	r2, r3
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	685b      	ldr	r3, [r3, #4]
 8009e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e06:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0a:	2b0f      	cmp	r3, #15
 8009e0c:	d909      	bls.n	8009e22 <UART_SetConfig+0xa8e>
 8009e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e14:	d205      	bcs.n	8009e22 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e18:	b29a      	uxth	r2, r3
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	60da      	str	r2, [r3, #12]
 8009e20:	e002      	b.n	8009e28 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009e22:	2301      	movs	r3, #1
 8009e24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	2201      	movs	r2, #1
 8009e34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009e3e:	697b      	ldr	r3, [r7, #20]
 8009e40:	2200      	movs	r2, #0
 8009e42:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009e44:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3748      	adds	r7, #72	@ 0x48
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009e52:	bf00      	nop
 8009e54:	58024400 	.word	0x58024400
 8009e58:	03d09000 	.word	0x03d09000
 8009e5c:	003d0900 	.word	0x003d0900
 8009e60:	0800e498 	.word	0x0800e498

08009e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009e64:	b480      	push	{r7}
 8009e66:	b083      	sub	sp, #12
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e70:	f003 0308 	and.w	r3, r3, #8
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d00a      	beq.n	8009e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	430a      	orrs	r2, r1
 8009e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e92:	f003 0301 	and.w	r3, r3, #1
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00a      	beq.n	8009eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	430a      	orrs	r2, r1
 8009eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009eb4:	f003 0302 	and.w	r3, r3, #2
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d00a      	beq.n	8009ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	430a      	orrs	r2, r1
 8009ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ed6:	f003 0304 	and.w	r3, r3, #4
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d00a      	beq.n	8009ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	685b      	ldr	r3, [r3, #4]
 8009ee4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	430a      	orrs	r2, r1
 8009ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ef8:	f003 0310 	and.w	r3, r3, #16
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d00a      	beq.n	8009f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	689b      	ldr	r3, [r3, #8]
 8009f06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	430a      	orrs	r2, r1
 8009f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f1a:	f003 0320 	and.w	r3, r3, #32
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d00a      	beq.n	8009f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	689b      	ldr	r3, [r3, #8]
 8009f28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	430a      	orrs	r2, r1
 8009f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d01a      	beq.n	8009f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	430a      	orrs	r2, r1
 8009f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f62:	d10a      	bne.n	8009f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	685b      	ldr	r3, [r3, #4]
 8009f6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	430a      	orrs	r2, r1
 8009f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00a      	beq.n	8009f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	430a      	orrs	r2, r1
 8009f9a:	605a      	str	r2, [r3, #4]
  }
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b098      	sub	sp, #96	@ 0x60
 8009fac:	af02      	add	r7, sp, #8
 8009fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009fb8:	f7f7 fec4 	bl	8001d44 <HAL_GetTick>
 8009fbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f003 0308 	and.w	r3, r3, #8
 8009fc8:	2b08      	cmp	r3, #8
 8009fca:	d12f      	bne.n	800a02c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009fcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009fd0:	9300      	str	r3, [sp, #0]
 8009fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f000 f88e 	bl	800a0fc <UART_WaitOnFlagUntilTimeout>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d022      	beq.n	800a02c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fee:	e853 3f00 	ldrex	r3, [r3]
 8009ff2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	461a      	mov	r2, r3
 800a002:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a004:	647b      	str	r3, [r7, #68]	@ 0x44
 800a006:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a008:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a00a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a00c:	e841 2300 	strex	r3, r2, [r1]
 800a010:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a014:	2b00      	cmp	r3, #0
 800a016:	d1e6      	bne.n	8009fe6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2220      	movs	r2, #32
 800a01c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2200      	movs	r2, #0
 800a024:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a028:	2303      	movs	r3, #3
 800a02a:	e063      	b.n	800a0f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f003 0304 	and.w	r3, r3, #4
 800a036:	2b04      	cmp	r3, #4
 800a038:	d149      	bne.n	800a0ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a03a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a03e:	9300      	str	r3, [sp, #0]
 800a040:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a042:	2200      	movs	r2, #0
 800a044:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f857 	bl	800a0fc <UART_WaitOnFlagUntilTimeout>
 800a04e:	4603      	mov	r3, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	d03c      	beq.n	800a0ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05c:	e853 3f00 	ldrex	r3, [r3]
 800a060:	623b      	str	r3, [r7, #32]
   return(result);
 800a062:	6a3b      	ldr	r3, [r7, #32]
 800a064:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a068:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	461a      	mov	r2, r3
 800a070:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a072:	633b      	str	r3, [r7, #48]	@ 0x30
 800a074:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a076:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a078:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a07a:	e841 2300 	strex	r3, r2, [r1]
 800a07e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a082:	2b00      	cmp	r3, #0
 800a084:	d1e6      	bne.n	800a054 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	3308      	adds	r3, #8
 800a08c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	e853 3f00 	ldrex	r3, [r3]
 800a094:	60fb      	str	r3, [r7, #12]
   return(result);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	f023 0301 	bic.w	r3, r3, #1
 800a09c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	3308      	adds	r3, #8
 800a0a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0a6:	61fa      	str	r2, [r7, #28]
 800a0a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0aa:	69b9      	ldr	r1, [r7, #24]
 800a0ac:	69fa      	ldr	r2, [r7, #28]
 800a0ae:	e841 2300 	strex	r3, r2, [r1]
 800a0b2:	617b      	str	r3, [r7, #20]
   return(result);
 800a0b4:	697b      	ldr	r3, [r7, #20]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d1e5      	bne.n	800a086 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2220      	movs	r2, #32
 800a0be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a0ca:	2303      	movs	r3, #3
 800a0cc:	e012      	b.n	800a0f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2220      	movs	r2, #32
 800a0d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2220      	movs	r2, #32
 800a0da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0f2:	2300      	movs	r3, #0
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	3758      	adds	r7, #88	@ 0x58
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b084      	sub	sp, #16
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	603b      	str	r3, [r7, #0]
 800a108:	4613      	mov	r3, r2
 800a10a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a10c:	e04f      	b.n	800a1ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a10e:	69bb      	ldr	r3, [r7, #24]
 800a110:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a114:	d04b      	beq.n	800a1ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a116:	f7f7 fe15 	bl	8001d44 <HAL_GetTick>
 800a11a:	4602      	mov	r2, r0
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	1ad3      	subs	r3, r2, r3
 800a120:	69ba      	ldr	r2, [r7, #24]
 800a122:	429a      	cmp	r2, r3
 800a124:	d302      	bcc.n	800a12c <UART_WaitOnFlagUntilTimeout+0x30>
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d101      	bne.n	800a130 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a12c:	2303      	movs	r3, #3
 800a12e:	e04e      	b.n	800a1ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f003 0304 	and.w	r3, r3, #4
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d037      	beq.n	800a1ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	2b80      	cmp	r3, #128	@ 0x80
 800a142:	d034      	beq.n	800a1ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	2b40      	cmp	r3, #64	@ 0x40
 800a148:	d031      	beq.n	800a1ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	69db      	ldr	r3, [r3, #28]
 800a150:	f003 0308 	and.w	r3, r3, #8
 800a154:	2b08      	cmp	r3, #8
 800a156:	d110      	bne.n	800a17a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2208      	movs	r2, #8
 800a15e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a160:	68f8      	ldr	r0, [r7, #12]
 800a162:	f000 f95b 	bl	800a41c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2208      	movs	r2, #8
 800a16a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2200      	movs	r2, #0
 800a172:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a176:	2301      	movs	r3, #1
 800a178:	e029      	b.n	800a1ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	69db      	ldr	r3, [r3, #28]
 800a180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a184:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a188:	d111      	bne.n	800a1ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a192:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a194:	68f8      	ldr	r0, [r7, #12]
 800a196:	f000 f941 	bl	800a41c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	2220      	movs	r2, #32
 800a19e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a1aa:	2303      	movs	r3, #3
 800a1ac:	e00f      	b.n	800a1ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	69da      	ldr	r2, [r3, #28]
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	4013      	ands	r3, r2
 800a1b8:	68ba      	ldr	r2, [r7, #8]
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	bf0c      	ite	eq
 800a1be:	2301      	moveq	r3, #1
 800a1c0:	2300      	movne	r3, #0
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	461a      	mov	r2, r3
 800a1c6:	79fb      	ldrb	r3, [r7, #7]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d0a0      	beq.n	800a10e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a1cc:	2300      	movs	r3, #0
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3710      	adds	r7, #16
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}
	...

0800a1d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b0a3      	sub	sp, #140	@ 0x8c
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	60b9      	str	r1, [r7, #8]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	68ba      	ldr	r2, [r7, #8]
 800a1ea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	88fa      	ldrh	r2, [r7, #6]
 800a1f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	88fa      	ldrh	r2, [r7, #6]
 800a1f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2200      	movs	r2, #0
 800a200:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	689b      	ldr	r3, [r3, #8]
 800a206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a20a:	d10e      	bne.n	800a22a <UART_Start_Receive_IT+0x52>
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	691b      	ldr	r3, [r3, #16]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d105      	bne.n	800a220 <UART_Start_Receive_IT+0x48>
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a21a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a21e:	e02d      	b.n	800a27c <UART_Start_Receive_IT+0xa4>
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	22ff      	movs	r2, #255	@ 0xff
 800a224:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a228:	e028      	b.n	800a27c <UART_Start_Receive_IT+0xa4>
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	689b      	ldr	r3, [r3, #8]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d10d      	bne.n	800a24e <UART_Start_Receive_IT+0x76>
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	691b      	ldr	r3, [r3, #16]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d104      	bne.n	800a244 <UART_Start_Receive_IT+0x6c>
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	22ff      	movs	r2, #255	@ 0xff
 800a23e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a242:	e01b      	b.n	800a27c <UART_Start_Receive_IT+0xa4>
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	227f      	movs	r2, #127	@ 0x7f
 800a248:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a24c:	e016      	b.n	800a27c <UART_Start_Receive_IT+0xa4>
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	689b      	ldr	r3, [r3, #8]
 800a252:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a256:	d10d      	bne.n	800a274 <UART_Start_Receive_IT+0x9c>
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	691b      	ldr	r3, [r3, #16]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d104      	bne.n	800a26a <UART_Start_Receive_IT+0x92>
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	227f      	movs	r2, #127	@ 0x7f
 800a264:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a268:	e008      	b.n	800a27c <UART_Start_Receive_IT+0xa4>
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	223f      	movs	r2, #63	@ 0x3f
 800a26e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a272:	e003      	b.n	800a27c <UART_Start_Receive_IT+0xa4>
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2200      	movs	r2, #0
 800a278:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2200      	movs	r2, #0
 800a280:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2222      	movs	r2, #34	@ 0x22
 800a288:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	3308      	adds	r3, #8
 800a292:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a294:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a296:	e853 3f00 	ldrex	r3, [r3]
 800a29a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a29c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a29e:	f043 0301 	orr.w	r3, r3, #1
 800a2a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	3308      	adds	r3, #8
 800a2ac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a2b0:	673a      	str	r2, [r7, #112]	@ 0x70
 800a2b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a2b6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a2b8:	e841 2300 	strex	r3, r2, [r1]
 800a2bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a2be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1e3      	bne.n	800a28c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2cc:	d14f      	bne.n	800a36e <UART_Start_Receive_IT+0x196>
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a2d4:	88fa      	ldrh	r2, [r7, #6]
 800a2d6:	429a      	cmp	r2, r3
 800a2d8:	d349      	bcc.n	800a36e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2e2:	d107      	bne.n	800a2f4 <UART_Start_Receive_IT+0x11c>
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	691b      	ldr	r3, [r3, #16]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d103      	bne.n	800a2f4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	4a47      	ldr	r2, [pc, #284]	@ (800a40c <UART_Start_Receive_IT+0x234>)
 800a2f0:	675a      	str	r2, [r3, #116]	@ 0x74
 800a2f2:	e002      	b.n	800a2fa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	4a46      	ldr	r2, [pc, #280]	@ (800a410 <UART_Start_Receive_IT+0x238>)
 800a2f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	691b      	ldr	r3, [r3, #16]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d01a      	beq.n	800a338 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a308:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a30a:	e853 3f00 	ldrex	r3, [r3]
 800a30e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a316:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	461a      	mov	r2, r3
 800a320:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a324:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a326:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a328:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a32a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a32c:	e841 2300 	strex	r3, r2, [r1]
 800a330:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a334:	2b00      	cmp	r3, #0
 800a336:	d1e4      	bne.n	800a302 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	3308      	adds	r3, #8
 800a33e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a342:	e853 3f00 	ldrex	r3, [r3]
 800a346:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a34a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a34e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	3308      	adds	r3, #8
 800a356:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a358:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a35a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a35c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a35e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a360:	e841 2300 	strex	r3, r2, [r1]
 800a364:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d1e5      	bne.n	800a338 <UART_Start_Receive_IT+0x160>
 800a36c:	e046      	b.n	800a3fc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	689b      	ldr	r3, [r3, #8]
 800a372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a376:	d107      	bne.n	800a388 <UART_Start_Receive_IT+0x1b0>
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d103      	bne.n	800a388 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	4a24      	ldr	r2, [pc, #144]	@ (800a414 <UART_Start_Receive_IT+0x23c>)
 800a384:	675a      	str	r2, [r3, #116]	@ 0x74
 800a386:	e002      	b.n	800a38e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	4a23      	ldr	r2, [pc, #140]	@ (800a418 <UART_Start_Receive_IT+0x240>)
 800a38c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	691b      	ldr	r3, [r3, #16]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d019      	beq.n	800a3ca <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a39c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a39e:	e853 3f00 	ldrex	r3, [r3]
 800a3a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a3aa:	677b      	str	r3, [r7, #116]	@ 0x74
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a3b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3b6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a3ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a3bc:	e841 2300 	strex	r3, r2, [r1]
 800a3c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a3c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d1e6      	bne.n	800a396 <UART_Start_Receive_IT+0x1be>
 800a3c8:	e018      	b.n	800a3fc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3d0:	697b      	ldr	r3, [r7, #20]
 800a3d2:	e853 3f00 	ldrex	r3, [r3]
 800a3d6:	613b      	str	r3, [r7, #16]
   return(result);
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	f043 0320 	orr.w	r3, r3, #32
 800a3de:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3e8:	623b      	str	r3, [r7, #32]
 800a3ea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ec:	69f9      	ldr	r1, [r7, #28]
 800a3ee:	6a3a      	ldr	r2, [r7, #32]
 800a3f0:	e841 2300 	strex	r3, r2, [r1]
 800a3f4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a3f6:	69bb      	ldr	r3, [r7, #24]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d1e6      	bne.n	800a3ca <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a3fc:	2300      	movs	r3, #0
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	378c      	adds	r7, #140	@ 0x8c
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
 800a40a:	bf00      	nop
 800a40c:	0800af7d 	.word	0x0800af7d
 800a410:	0800ac19 	.word	0x0800ac19
 800a414:	0800aa61 	.word	0x0800aa61
 800a418:	0800a8a9 	.word	0x0800a8a9

0800a41c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a41c:	b480      	push	{r7}
 800a41e:	b095      	sub	sp, #84	@ 0x54
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a42a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a42c:	e853 3f00 	ldrex	r3, [r3]
 800a430:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a434:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a438:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	461a      	mov	r2, r3
 800a440:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a442:	643b      	str	r3, [r7, #64]	@ 0x40
 800a444:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a446:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a448:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a44a:	e841 2300 	strex	r3, r2, [r1]
 800a44e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a452:	2b00      	cmp	r3, #0
 800a454:	d1e6      	bne.n	800a424 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3308      	adds	r3, #8
 800a45c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45e:	6a3b      	ldr	r3, [r7, #32]
 800a460:	e853 3f00 	ldrex	r3, [r3]
 800a464:	61fb      	str	r3, [r7, #28]
   return(result);
 800a466:	69fa      	ldr	r2, [r7, #28]
 800a468:	4b1e      	ldr	r3, [pc, #120]	@ (800a4e4 <UART_EndRxTransfer+0xc8>)
 800a46a:	4013      	ands	r3, r2
 800a46c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	3308      	adds	r3, #8
 800a474:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a476:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a478:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a47c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a47e:	e841 2300 	strex	r3, r2, [r1]
 800a482:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a486:	2b00      	cmp	r3, #0
 800a488:	d1e5      	bne.n	800a456 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a48e:	2b01      	cmp	r3, #1
 800a490:	d118      	bne.n	800a4c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	e853 3f00 	ldrex	r3, [r3]
 800a49e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4a0:	68bb      	ldr	r3, [r7, #8]
 800a4a2:	f023 0310 	bic.w	r3, r3, #16
 800a4a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4b0:	61bb      	str	r3, [r7, #24]
 800a4b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b4:	6979      	ldr	r1, [r7, #20]
 800a4b6:	69ba      	ldr	r2, [r7, #24]
 800a4b8:	e841 2300 	strex	r3, r2, [r1]
 800a4bc:	613b      	str	r3, [r7, #16]
   return(result);
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d1e6      	bne.n	800a492 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2220      	movs	r2, #32
 800a4c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a4d8:	bf00      	nop
 800a4da:	3754      	adds	r7, #84	@ 0x54
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e2:	4770      	bx	lr
 800a4e4:	effffffe 	.word	0xeffffffe

0800a4e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b084      	sub	sp, #16
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a4fe:	68f8      	ldr	r0, [r7, #12]
 800a500:	f7fe ff32 	bl	8009368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a504:	bf00      	nop
 800a506:	3710      	adds	r7, #16
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}

0800a50c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b08f      	sub	sp, #60	@ 0x3c
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a51a:	2b21      	cmp	r3, #33	@ 0x21
 800a51c:	d14c      	bne.n	800a5b8 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a524:	b29b      	uxth	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d132      	bne.n	800a590 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a530:	6a3b      	ldr	r3, [r7, #32]
 800a532:	e853 3f00 	ldrex	r3, [r3]
 800a536:	61fb      	str	r3, [r7, #28]
   return(result);
 800a538:	69fb      	ldr	r3, [r7, #28]
 800a53a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a53e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	461a      	mov	r2, r3
 800a546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a548:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a54a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a54c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a54e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a550:	e841 2300 	strex	r3, r2, [r1]
 800a554:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d1e6      	bne.n	800a52a <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	e853 3f00 	ldrex	r3, [r3]
 800a568:	60bb      	str	r3, [r7, #8]
   return(result);
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a570:	633b      	str	r3, [r7, #48]	@ 0x30
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	461a      	mov	r2, r3
 800a578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a57a:	61bb      	str	r3, [r7, #24]
 800a57c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a57e:	6979      	ldr	r1, [r7, #20]
 800a580:	69ba      	ldr	r2, [r7, #24]
 800a582:	e841 2300 	strex	r3, r2, [r1]
 800a586:	613b      	str	r3, [r7, #16]
   return(result);
 800a588:	693b      	ldr	r3, [r7, #16]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d1e6      	bne.n	800a55c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a58e:	e013      	b.n	800a5b8 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a594:	781a      	ldrb	r2, [r3, #0]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a5a0:	1c5a      	adds	r2, r3, #1
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a5ac:	b29b      	uxth	r3, r3
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	b29a      	uxth	r2, r3
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a5b8:	bf00      	nop
 800a5ba:	373c      	adds	r7, #60	@ 0x3c
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c2:	4770      	bx	lr

0800a5c4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b091      	sub	sp, #68	@ 0x44
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5d2:	2b21      	cmp	r3, #33	@ 0x21
 800a5d4:	d151      	bne.n	800a67a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a5dc:	b29b      	uxth	r3, r3
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d132      	bne.n	800a648 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ea:	e853 3f00 	ldrex	r3, [r3]
 800a5ee:	623b      	str	r3, [r7, #32]
   return(result);
 800a5f0:	6a3b      	ldr	r3, [r7, #32]
 800a5f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a5f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a600:	633b      	str	r3, [r7, #48]	@ 0x30
 800a602:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a604:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a606:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a608:	e841 2300 	strex	r3, r2, [r1]
 800a60c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a60e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a610:	2b00      	cmp	r3, #0
 800a612:	d1e6      	bne.n	800a5e2 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	e853 3f00 	ldrex	r3, [r3]
 800a620:	60fb      	str	r3, [r7, #12]
   return(result);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a628:	637b      	str	r3, [r7, #52]	@ 0x34
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	461a      	mov	r2, r3
 800a630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a632:	61fb      	str	r3, [r7, #28]
 800a634:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a636:	69b9      	ldr	r1, [r7, #24]
 800a638:	69fa      	ldr	r2, [r7, #28]
 800a63a:	e841 2300 	strex	r3, r2, [r1]
 800a63e:	617b      	str	r3, [r7, #20]
   return(result);
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d1e6      	bne.n	800a614 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a646:	e018      	b.n	800a67a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a64c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a64e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a650:	881b      	ldrh	r3, [r3, #0]
 800a652:	461a      	mov	r2, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a65c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a662:	1c9a      	adds	r2, r3, #2
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a66e:	b29b      	uxth	r3, r3
 800a670:	3b01      	subs	r3, #1
 800a672:	b29a      	uxth	r2, r3
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a67a:	bf00      	nop
 800a67c:	3744      	adds	r7, #68	@ 0x44
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr

0800a686 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a686:	b480      	push	{r7}
 800a688:	b091      	sub	sp, #68	@ 0x44
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a694:	2b21      	cmp	r3, #33	@ 0x21
 800a696:	d160      	bne.n	800a75a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a69e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a6a0:	e057      	b.n	800a752 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d133      	bne.n	800a716 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	3308      	adds	r3, #8
 800a6b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b8:	e853 3f00 	ldrex	r3, [r3]
 800a6bc:	623b      	str	r3, [r7, #32]
   return(result);
 800a6be:	6a3b      	ldr	r3, [r7, #32]
 800a6c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a6c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	3308      	adds	r3, #8
 800a6cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a6ce:	633a      	str	r2, [r7, #48]	@ 0x30
 800a6d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a6d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6d6:	e841 2300 	strex	r3, r2, [r1]
 800a6da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a6dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d1e5      	bne.n	800a6ae <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	e853 3f00 	ldrex	r3, [r3]
 800a6ee:	60fb      	str	r3, [r7, #12]
   return(result);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a700:	61fb      	str	r3, [r7, #28]
 800a702:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a704:	69b9      	ldr	r1, [r7, #24]
 800a706:	69fa      	ldr	r2, [r7, #28]
 800a708:	e841 2300 	strex	r3, r2, [r1]
 800a70c:	617b      	str	r3, [r7, #20]
   return(result);
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d1e6      	bne.n	800a6e2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a714:	e021      	b.n	800a75a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	69db      	ldr	r3, [r3, #28]
 800a71c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a720:	2b00      	cmp	r3, #0
 800a722:	d013      	beq.n	800a74c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a728:	781a      	ldrb	r2, [r3, #0]
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a734:	1c5a      	adds	r2, r3, #1
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a740:	b29b      	uxth	r3, r3
 800a742:	3b01      	subs	r3, #1
 800a744:	b29a      	uxth	r2, r3
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a74c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a74e:	3b01      	subs	r3, #1
 800a750:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a752:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a754:	2b00      	cmp	r3, #0
 800a756:	d1a4      	bne.n	800a6a2 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a758:	e7ff      	b.n	800a75a <UART_TxISR_8BIT_FIFOEN+0xd4>
 800a75a:	bf00      	nop
 800a75c:	3744      	adds	r7, #68	@ 0x44
 800a75e:	46bd      	mov	sp, r7
 800a760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a764:	4770      	bx	lr

0800a766 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a766:	b480      	push	{r7}
 800a768:	b091      	sub	sp, #68	@ 0x44
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a774:	2b21      	cmp	r3, #33	@ 0x21
 800a776:	d165      	bne.n	800a844 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a77e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a780:	e05c      	b.n	800a83c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a788:	b29b      	uxth	r3, r3
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d133      	bne.n	800a7f6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	3308      	adds	r3, #8
 800a794:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a796:	6a3b      	ldr	r3, [r7, #32]
 800a798:	e853 3f00 	ldrex	r3, [r3]
 800a79c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a79e:	69fb      	ldr	r3, [r7, #28]
 800a7a0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a7a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	3308      	adds	r3, #8
 800a7ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a7ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a7b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a7b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a7b6:	e841 2300 	strex	r3, r2, [r1]
 800a7ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a7bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d1e5      	bne.n	800a78e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	e853 3f00 	ldrex	r3, [r3]
 800a7ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7d6:	633b      	str	r3, [r7, #48]	@ 0x30
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	461a      	mov	r2, r3
 800a7de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e0:	61bb      	str	r3, [r7, #24]
 800a7e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e4:	6979      	ldr	r1, [r7, #20]
 800a7e6:	69ba      	ldr	r2, [r7, #24]
 800a7e8:	e841 2300 	strex	r3, r2, [r1]
 800a7ec:	613b      	str	r3, [r7, #16]
   return(result);
 800a7ee:	693b      	ldr	r3, [r7, #16]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d1e6      	bne.n	800a7c2 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800a7f4:	e026      	b.n	800a844 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	69db      	ldr	r3, [r3, #28]
 800a7fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a800:	2b00      	cmp	r3, #0
 800a802:	d018      	beq.n	800a836 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a808:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a80a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a80c:	881b      	ldrh	r3, [r3, #0]
 800a80e:	461a      	mov	r2, r3
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a818:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a81e:	1c9a      	adds	r2, r3, #2
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a82a:	b29b      	uxth	r3, r3
 800a82c:	3b01      	subs	r3, #1
 800a82e:	b29a      	uxth	r2, r3
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a836:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a838:	3b01      	subs	r3, #1
 800a83a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a83c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d19f      	bne.n	800a782 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800a842:	e7ff      	b.n	800a844 <UART_TxISR_16BIT_FIFOEN+0xde>
 800a844:	bf00      	nop
 800a846:	3744      	adds	r7, #68	@ 0x44
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr

0800a850 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b088      	sub	sp, #32
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	e853 3f00 	ldrex	r3, [r3]
 800a864:	60bb      	str	r3, [r7, #8]
   return(result);
 800a866:	68bb      	ldr	r3, [r7, #8]
 800a868:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a86c:	61fb      	str	r3, [r7, #28]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	461a      	mov	r2, r3
 800a874:	69fb      	ldr	r3, [r7, #28]
 800a876:	61bb      	str	r3, [r7, #24]
 800a878:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a87a:	6979      	ldr	r1, [r7, #20]
 800a87c:	69ba      	ldr	r2, [r7, #24]
 800a87e:	e841 2300 	strex	r3, r2, [r1]
 800a882:	613b      	str	r3, [r7, #16]
   return(result);
 800a884:	693b      	ldr	r3, [r7, #16]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d1e6      	bne.n	800a858 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2220      	movs	r2, #32
 800a88e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2200      	movs	r2, #0
 800a896:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f7fe fd5b 	bl	8009354 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a89e:	bf00      	nop
 800a8a0:	3720      	adds	r7, #32
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}
	...

0800a8a8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b09c      	sub	sp, #112	@ 0x70
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a8b6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a8c0:	2b22      	cmp	r3, #34	@ 0x22
 800a8c2:	f040 80be 	bne.w	800aa42 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a8d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a8d4:	b2d9      	uxtb	r1, r3
 800a8d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a8da:	b2da      	uxtb	r2, r3
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8e0:	400a      	ands	r2, r1
 800a8e2:	b2d2      	uxtb	r2, r2
 800a8e4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8ea:	1c5a      	adds	r2, r3, #1
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	3b01      	subs	r3, #1
 800a8fa:	b29a      	uxth	r2, r3
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a908:	b29b      	uxth	r3, r3
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	f040 80a1 	bne.w	800aa52 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a916:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a918:	e853 3f00 	ldrex	r3, [r3]
 800a91c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a91e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a920:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a924:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	461a      	mov	r2, r3
 800a92c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a92e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a930:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a932:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a934:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a936:	e841 2300 	strex	r3, r2, [r1]
 800a93a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a93c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d1e6      	bne.n	800a910 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	3308      	adds	r3, #8
 800a948:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a94a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a94c:	e853 3f00 	ldrex	r3, [r3]
 800a950:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a952:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a954:	f023 0301 	bic.w	r3, r3, #1
 800a958:	667b      	str	r3, [r7, #100]	@ 0x64
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	3308      	adds	r3, #8
 800a960:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a962:	647a      	str	r2, [r7, #68]	@ 0x44
 800a964:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a966:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a968:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a96a:	e841 2300 	strex	r3, r2, [r1]
 800a96e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a972:	2b00      	cmp	r3, #0
 800a974:	d1e5      	bne.n	800a942 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2220      	movs	r2, #32
 800a97a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2200      	movs	r2, #0
 800a982:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2200      	movs	r2, #0
 800a988:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	4a33      	ldr	r2, [pc, #204]	@ (800aa5c <UART_RxISR_8BIT+0x1b4>)
 800a990:	4293      	cmp	r3, r2
 800a992:	d01f      	beq.n	800a9d4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	685b      	ldr	r3, [r3, #4]
 800a99a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d018      	beq.n	800a9d4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9aa:	e853 3f00 	ldrex	r3, [r3]
 800a9ae:	623b      	str	r3, [r7, #32]
   return(result);
 800a9b0:	6a3b      	ldr	r3, [r7, #32]
 800a9b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a9b6:	663b      	str	r3, [r7, #96]	@ 0x60
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	461a      	mov	r2, r3
 800a9be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9c0:	633b      	str	r3, [r7, #48]	@ 0x30
 800a9c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9c8:	e841 2300 	strex	r3, r2, [r1]
 800a9cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d1e6      	bne.n	800a9a2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9d8:	2b01      	cmp	r3, #1
 800a9da:	d12e      	bne.n	800aa3a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	e853 3f00 	ldrex	r3, [r3]
 800a9ee:	60fb      	str	r3, [r7, #12]
   return(result);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f023 0310 	bic.w	r3, r3, #16
 800a9f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa00:	61fb      	str	r3, [r7, #28]
 800aa02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa04:	69b9      	ldr	r1, [r7, #24]
 800aa06:	69fa      	ldr	r2, [r7, #28]
 800aa08:	e841 2300 	strex	r3, r2, [r1]
 800aa0c:	617b      	str	r3, [r7, #20]
   return(result);
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d1e6      	bne.n	800a9e2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	69db      	ldr	r3, [r3, #28]
 800aa1a:	f003 0310 	and.w	r3, r3, #16
 800aa1e:	2b10      	cmp	r3, #16
 800aa20:	d103      	bne.n	800aa2a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2210      	movs	r2, #16
 800aa28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aa30:	4619      	mov	r1, r3
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f7fe fca2 	bl	800937c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aa38:	e00b      	b.n	800aa52 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f7f6 fd24 	bl	8001488 <HAL_UART_RxCpltCallback>
}
 800aa40:	e007      	b.n	800aa52 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	699a      	ldr	r2, [r3, #24]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f042 0208 	orr.w	r2, r2, #8
 800aa50:	619a      	str	r2, [r3, #24]
}
 800aa52:	bf00      	nop
 800aa54:	3770      	adds	r7, #112	@ 0x70
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bd80      	pop	{r7, pc}
 800aa5a:	bf00      	nop
 800aa5c:	58000c00 	.word	0x58000c00

0800aa60 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b09c      	sub	sp, #112	@ 0x70
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aa6e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800aa78:	2b22      	cmp	r3, #34	@ 0x22
 800aa7a:	f040 80be 	bne.w	800abfa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa84:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800aa8e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800aa92:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800aa96:	4013      	ands	r3, r2
 800aa98:	b29a      	uxth	r2, r3
 800aa9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800aa9c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaa2:	1c9a      	adds	r2, r3, #2
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aaae:	b29b      	uxth	r3, r3
 800aab0:	3b01      	subs	r3, #1
 800aab2:	b29a      	uxth	r2, r3
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aac0:	b29b      	uxth	r3, r3
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	f040 80a1 	bne.w	800ac0a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aace:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aad0:	e853 3f00 	ldrex	r3, [r3]
 800aad4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800aad6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aad8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800aadc:	667b      	str	r3, [r7, #100]	@ 0x64
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	461a      	mov	r2, r3
 800aae4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aae6:	657b      	str	r3, [r7, #84]	@ 0x54
 800aae8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800aaec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800aaee:	e841 2300 	strex	r3, r2, [r1]
 800aaf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800aaf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d1e6      	bne.n	800aac8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	3308      	adds	r3, #8
 800ab00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab04:	e853 3f00 	ldrex	r3, [r3]
 800ab08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ab0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab0c:	f023 0301 	bic.w	r3, r3, #1
 800ab10:	663b      	str	r3, [r7, #96]	@ 0x60
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	3308      	adds	r3, #8
 800ab18:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ab1a:	643a      	str	r2, [r7, #64]	@ 0x40
 800ab1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ab20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ab22:	e841 2300 	strex	r3, r2, [r1]
 800ab26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ab28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d1e5      	bne.n	800aafa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	2220      	movs	r2, #32
 800ab32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	4a33      	ldr	r2, [pc, #204]	@ (800ac14 <UART_RxISR_16BIT+0x1b4>)
 800ab48:	4293      	cmp	r3, r2
 800ab4a:	d01f      	beq.n	800ab8c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	685b      	ldr	r3, [r3, #4]
 800ab52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d018      	beq.n	800ab8c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab60:	6a3b      	ldr	r3, [r7, #32]
 800ab62:	e853 3f00 	ldrex	r3, [r3]
 800ab66:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab68:	69fb      	ldr	r3, [r7, #28]
 800ab6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ab6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	461a      	mov	r2, r3
 800ab76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab7a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab80:	e841 2300 	strex	r3, r2, [r1]
 800ab84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d1e6      	bne.n	800ab5a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ab90:	2b01      	cmp	r3, #1
 800ab92:	d12e      	bne.n	800abf2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	2200      	movs	r2, #0
 800ab98:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	e853 3f00 	ldrex	r3, [r3]
 800aba6:	60bb      	str	r3, [r7, #8]
   return(result);
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	f023 0310 	bic.w	r3, r3, #16
 800abae:	65bb      	str	r3, [r7, #88]	@ 0x58
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	461a      	mov	r2, r3
 800abb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800abb8:	61bb      	str	r3, [r7, #24]
 800abba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abbc:	6979      	ldr	r1, [r7, #20]
 800abbe:	69ba      	ldr	r2, [r7, #24]
 800abc0:	e841 2300 	strex	r3, r2, [r1]
 800abc4:	613b      	str	r3, [r7, #16]
   return(result);
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1e6      	bne.n	800ab9a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	69db      	ldr	r3, [r3, #28]
 800abd2:	f003 0310 	and.w	r3, r3, #16
 800abd6:	2b10      	cmp	r3, #16
 800abd8:	d103      	bne.n	800abe2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	2210      	movs	r2, #16
 800abe0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800abe8:	4619      	mov	r1, r3
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f7fe fbc6 	bl	800937c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800abf0:	e00b      	b.n	800ac0a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f7f6 fc48 	bl	8001488 <HAL_UART_RxCpltCallback>
}
 800abf8:	e007      	b.n	800ac0a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	699a      	ldr	r2, [r3, #24]
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f042 0208 	orr.w	r2, r2, #8
 800ac08:	619a      	str	r2, [r3, #24]
}
 800ac0a:	bf00      	nop
 800ac0c:	3770      	adds	r7, #112	@ 0x70
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	bf00      	nop
 800ac14:	58000c00 	.word	0x58000c00

0800ac18 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b0ac      	sub	sp, #176	@ 0xb0
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ac26:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	69db      	ldr	r3, [r3, #28]
 800ac30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	689b      	ldr	r3, [r3, #8]
 800ac44:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ac4e:	2b22      	cmp	r3, #34	@ 0x22
 800ac50:	f040 8181 	bne.w	800af56 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ac5a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ac5e:	e124      	b.n	800aeaa <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac66:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ac6a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ac6e:	b2d9      	uxtb	r1, r3
 800ac70:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ac74:	b2da      	uxtb	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac7a:	400a      	ands	r2, r1
 800ac7c:	b2d2      	uxtb	r2, r2
 800ac7e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac84:	1c5a      	adds	r2, r3, #1
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	3b01      	subs	r3, #1
 800ac94:	b29a      	uxth	r2, r3
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	69db      	ldr	r3, [r3, #28]
 800aca2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800aca6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acaa:	f003 0307 	and.w	r3, r3, #7
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d053      	beq.n	800ad5a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800acb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acb6:	f003 0301 	and.w	r3, r3, #1
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d011      	beq.n	800ace2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800acbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800acc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00b      	beq.n	800ace2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	2201      	movs	r2, #1
 800acd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acd8:	f043 0201 	orr.w	r2, r3, #1
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ace2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ace6:	f003 0302 	and.w	r3, r3, #2
 800acea:	2b00      	cmp	r3, #0
 800acec:	d011      	beq.n	800ad12 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800acee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800acf2:	f003 0301 	and.w	r3, r3, #1
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d00b      	beq.n	800ad12 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	2202      	movs	r2, #2
 800ad00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad08:	f043 0204 	orr.w	r2, r3, #4
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad16:	f003 0304 	and.w	r3, r3, #4
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d011      	beq.n	800ad42 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800ad1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ad22:	f003 0301 	and.w	r3, r3, #1
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d00b      	beq.n	800ad42 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	2204      	movs	r2, #4
 800ad30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad38:	f043 0202 	orr.w	r2, r3, #2
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d006      	beq.n	800ad5a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f7fe fb0b 	bl	8009368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	2200      	movs	r2, #0
 800ad56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad60:	b29b      	uxth	r3, r3
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	f040 80a1 	bne.w	800aeaa <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad70:	e853 3f00 	ldrex	r3, [r3]
 800ad74:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800ad76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ad78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	461a      	mov	r2, r3
 800ad86:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ad8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ad8c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad8e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800ad90:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ad92:	e841 2300 	strex	r3, r2, [r1]
 800ad96:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ad98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d1e4      	bne.n	800ad68 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	3308      	adds	r3, #8
 800ada4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ada8:	e853 3f00 	ldrex	r3, [r3]
 800adac:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800adae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800adb0:	4b6f      	ldr	r3, [pc, #444]	@ (800af70 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800adb2:	4013      	ands	r3, r2
 800adb4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3308      	adds	r3, #8
 800adbe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800adc2:	66ba      	str	r2, [r7, #104]	@ 0x68
 800adc4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800adc8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800adca:	e841 2300 	strex	r3, r2, [r1]
 800adce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800add0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800add2:	2b00      	cmp	r3, #0
 800add4:	d1e3      	bne.n	800ad9e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2220      	movs	r2, #32
 800adda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2200      	movs	r2, #0
 800ade2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	4a61      	ldr	r2, [pc, #388]	@ (800af74 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d021      	beq.n	800ae38 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	685b      	ldr	r3, [r3, #4]
 800adfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d01a      	beq.n	800ae38 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae0a:	e853 3f00 	ldrex	r3, [r3]
 800ae0e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ae10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae12:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ae16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ae24:	657b      	str	r3, [r7, #84]	@ 0x54
 800ae26:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae28:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ae2a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ae2c:	e841 2300 	strex	r3, r2, [r1]
 800ae30:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ae32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d1e4      	bne.n	800ae02 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d130      	bne.n	800aea2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2200      	movs	r2, #0
 800ae44:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae4e:	e853 3f00 	ldrex	r3, [r3]
 800ae52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae56:	f023 0310 	bic.w	r3, r3, #16
 800ae5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	461a      	mov	r2, r3
 800ae64:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae68:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae6a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae70:	e841 2300 	strex	r3, r2, [r1]
 800ae74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ae76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1e4      	bne.n	800ae46 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	69db      	ldr	r3, [r3, #28]
 800ae82:	f003 0310 	and.w	r3, r3, #16
 800ae86:	2b10      	cmp	r3, #16
 800ae88:	d103      	bne.n	800ae92 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2210      	movs	r2, #16
 800ae90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ae98:	4619      	mov	r1, r3
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f7fe fa6e 	bl	800937c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800aea0:	e00e      	b.n	800aec0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f7f6 faf0 	bl	8001488 <HAL_UART_RxCpltCallback>
        break;
 800aea8:	e00a      	b.n	800aec0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aeaa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d006      	beq.n	800aec0 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800aeb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aeb6:	f003 0320 	and.w	r3, r3, #32
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	f47f aed0 	bne.w	800ac60 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aec6:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800aeca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d049      	beq.n	800af66 <UART_RxISR_8BIT_FIFOEN+0x34e>
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aed8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800aedc:	429a      	cmp	r2, r3
 800aede:	d242      	bcs.n	800af66 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	3308      	adds	r3, #8
 800aee6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee8:	6a3b      	ldr	r3, [r7, #32]
 800aeea:	e853 3f00 	ldrex	r3, [r3]
 800aeee:	61fb      	str	r3, [r7, #28]
   return(result);
 800aef0:	69fb      	ldr	r3, [r7, #28]
 800aef2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aef6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	3308      	adds	r3, #8
 800af00:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800af04:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800af06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af0c:	e841 2300 	strex	r3, r2, [r1]
 800af10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1e3      	bne.n	800aee0 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	4a17      	ldr	r2, [pc, #92]	@ (800af78 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800af1c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	e853 3f00 	ldrex	r3, [r3]
 800af2a:	60bb      	str	r3, [r7, #8]
   return(result);
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	f043 0320 	orr.w	r3, r3, #32
 800af32:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	461a      	mov	r2, r3
 800af3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800af40:	61bb      	str	r3, [r7, #24]
 800af42:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af44:	6979      	ldr	r1, [r7, #20]
 800af46:	69ba      	ldr	r2, [r7, #24]
 800af48:	e841 2300 	strex	r3, r2, [r1]
 800af4c:	613b      	str	r3, [r7, #16]
   return(result);
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d1e4      	bne.n	800af1e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800af54:	e007      	b.n	800af66 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	699a      	ldr	r2, [r3, #24]
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f042 0208 	orr.w	r2, r2, #8
 800af64:	619a      	str	r2, [r3, #24]
}
 800af66:	bf00      	nop
 800af68:	37b0      	adds	r7, #176	@ 0xb0
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	bf00      	nop
 800af70:	effffffe 	.word	0xeffffffe
 800af74:	58000c00 	.word	0x58000c00
 800af78:	0800a8a9 	.word	0x0800a8a9

0800af7c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800af7c:	b580      	push	{r7, lr}
 800af7e:	b0ae      	sub	sp, #184	@ 0xb8
 800af80:	af00      	add	r7, sp, #0
 800af82:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800af8a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	69db      	ldr	r3, [r3, #28]
 800af94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	689b      	ldr	r3, [r3, #8]
 800afa8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800afb2:	2b22      	cmp	r3, #34	@ 0x22
 800afb4:	f040 8185 	bne.w	800b2c2 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800afbe:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800afc2:	e128      	b.n	800b216 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afca:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800afd6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800afda:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800afde:	4013      	ands	r3, r2
 800afe0:	b29a      	uxth	r2, r3
 800afe2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800afe6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afec:	1c9a      	adds	r2, r3, #2
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aff8:	b29b      	uxth	r3, r3
 800affa:	3b01      	subs	r3, #1
 800affc:	b29a      	uxth	r2, r3
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	69db      	ldr	r3, [r3, #28]
 800b00a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b00e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b012:	f003 0307 	and.w	r3, r3, #7
 800b016:	2b00      	cmp	r3, #0
 800b018:	d053      	beq.n	800b0c2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b01a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b01e:	f003 0301 	and.w	r3, r3, #1
 800b022:	2b00      	cmp	r3, #0
 800b024:	d011      	beq.n	800b04a <UART_RxISR_16BIT_FIFOEN+0xce>
 800b026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b02a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d00b      	beq.n	800b04a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2201      	movs	r2, #1
 800b038:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b040:	f043 0201 	orr.w	r2, r3, #1
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b04a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b04e:	f003 0302 	and.w	r3, r3, #2
 800b052:	2b00      	cmp	r3, #0
 800b054:	d011      	beq.n	800b07a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b056:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b05a:	f003 0301 	and.w	r3, r3, #1
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d00b      	beq.n	800b07a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	2202      	movs	r2, #2
 800b068:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b070:	f043 0204 	orr.w	r2, r3, #4
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b07a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b07e:	f003 0304 	and.w	r3, r3, #4
 800b082:	2b00      	cmp	r3, #0
 800b084:	d011      	beq.n	800b0aa <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b086:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b08a:	f003 0301 	and.w	r3, r3, #1
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d00b      	beq.n	800b0aa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	2204      	movs	r2, #4
 800b098:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0a0:	f043 0202 	orr.w	r2, r3, #2
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d006      	beq.n	800b0c2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f7fe f957 	bl	8009368 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f040 80a3 	bne.w	800b216 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b0d8:	e853 3f00 	ldrex	r3, [r3]
 800b0dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b0de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b0e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b0e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b0f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b0f6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b0fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b0fe:	e841 2300 	strex	r3, r2, [r1]
 800b102:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b104:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b106:	2b00      	cmp	r3, #0
 800b108:	d1e2      	bne.n	800b0d0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	3308      	adds	r3, #8
 800b110:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b112:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b114:	e853 3f00 	ldrex	r3, [r3]
 800b118:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b11a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b11c:	4b6f      	ldr	r3, [pc, #444]	@ (800b2dc <UART_RxISR_16BIT_FIFOEN+0x360>)
 800b11e:	4013      	ands	r3, r2
 800b120:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	3308      	adds	r3, #8
 800b12a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b12e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b130:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b132:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b134:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b136:	e841 2300 	strex	r3, r2, [r1]
 800b13a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b13c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d1e3      	bne.n	800b10a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	2220      	movs	r2, #32
 800b146:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2200      	movs	r2, #0
 800b14e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	2200      	movs	r2, #0
 800b154:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	4a61      	ldr	r2, [pc, #388]	@ (800b2e0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d021      	beq.n	800b1a4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d01a      	beq.n	800b1a4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b176:	e853 3f00 	ldrex	r3, [r3]
 800b17a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b17c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b17e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b182:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	461a      	mov	r2, r3
 800b18c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b190:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b192:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b194:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b196:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b198:	e841 2300 	strex	r3, r2, [r1]
 800b19c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b19e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d1e4      	bne.n	800b16e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d130      	bne.n	800b20e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1ba:	e853 3f00 	ldrex	r3, [r3]
 800b1be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b1c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1c2:	f023 0310 	bic.w	r3, r3, #16
 800b1c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	461a      	mov	r2, r3
 800b1d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b1d4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b1d6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b1da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1dc:	e841 2300 	strex	r3, r2, [r1]
 800b1e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b1e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d1e4      	bne.n	800b1b2 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	69db      	ldr	r3, [r3, #28]
 800b1ee:	f003 0310 	and.w	r3, r3, #16
 800b1f2:	2b10      	cmp	r3, #16
 800b1f4:	d103      	bne.n	800b1fe <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	2210      	movs	r2, #16
 800b1fc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b204:	4619      	mov	r1, r3
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f7fe f8b8 	bl	800937c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b20c:	e00e      	b.n	800b22c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f7f6 f93a 	bl	8001488 <HAL_UART_RxCpltCallback>
        break;
 800b214:	e00a      	b.n	800b22c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b216:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d006      	beq.n	800b22c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800b21e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b222:	f003 0320 	and.w	r3, r3, #32
 800b226:	2b00      	cmp	r3, #0
 800b228:	f47f aecc 	bne.w	800afc4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b232:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b236:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d049      	beq.n	800b2d2 <UART_RxISR_16BIT_FIFOEN+0x356>
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b244:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b248:	429a      	cmp	r2, r3
 800b24a:	d242      	bcs.n	800b2d2 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	3308      	adds	r3, #8
 800b252:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b256:	e853 3f00 	ldrex	r3, [r3]
 800b25a:	623b      	str	r3, [r7, #32]
   return(result);
 800b25c:	6a3b      	ldr	r3, [r7, #32]
 800b25e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b262:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	3308      	adds	r3, #8
 800b26c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b270:	633a      	str	r2, [r7, #48]	@ 0x30
 800b272:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b274:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b276:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b278:	e841 2300 	strex	r3, r2, [r1]
 800b27c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b280:	2b00      	cmp	r3, #0
 800b282:	d1e3      	bne.n	800b24c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	4a17      	ldr	r2, [pc, #92]	@ (800b2e4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b288:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	e853 3f00 	ldrex	r3, [r3]
 800b296:	60fb      	str	r3, [r7, #12]
   return(result);
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f043 0320 	orr.w	r3, r3, #32
 800b29e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b2ac:	61fb      	str	r3, [r7, #28]
 800b2ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b0:	69b9      	ldr	r1, [r7, #24]
 800b2b2:	69fa      	ldr	r2, [r7, #28]
 800b2b4:	e841 2300 	strex	r3, r2, [r1]
 800b2b8:	617b      	str	r3, [r7, #20]
   return(result);
 800b2ba:	697b      	ldr	r3, [r7, #20]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d1e4      	bne.n	800b28a <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b2c0:	e007      	b.n	800b2d2 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	699a      	ldr	r2, [r3, #24]
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	f042 0208 	orr.w	r2, r2, #8
 800b2d0:	619a      	str	r2, [r3, #24]
}
 800b2d2:	bf00      	nop
 800b2d4:	37b8      	adds	r7, #184	@ 0xb8
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}
 800b2da:	bf00      	nop
 800b2dc:	effffffe 	.word	0xeffffffe
 800b2e0:	58000c00 	.word	0x58000c00
 800b2e4:	0800aa61 	.word	0x0800aa61

0800b2e8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b083      	sub	sp, #12
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b2f0:	bf00      	nop
 800b2f2:	370c      	adds	r7, #12
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr

0800b2fc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	b083      	sub	sp, #12
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b304:	bf00      	nop
 800b306:	370c      	adds	r7, #12
 800b308:	46bd      	mov	sp, r7
 800b30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30e:	4770      	bx	lr

0800b310 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b310:	b480      	push	{r7}
 800b312:	b083      	sub	sp, #12
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b318:	bf00      	nop
 800b31a:	370c      	adds	r7, #12
 800b31c:	46bd      	mov	sp, r7
 800b31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b322:	4770      	bx	lr

0800b324 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b332:	2b01      	cmp	r3, #1
 800b334:	d101      	bne.n	800b33a <HAL_UARTEx_DisableFifoMode+0x16>
 800b336:	2302      	movs	r3, #2
 800b338:	e027      	b.n	800b38a <HAL_UARTEx_DisableFifoMode+0x66>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2201      	movs	r2, #1
 800b33e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2224      	movs	r2, #36	@ 0x24
 800b346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	681a      	ldr	r2, [r3, #0]
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f022 0201 	bic.w	r2, r2, #1
 800b360:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b368:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	2200      	movs	r2, #0
 800b36e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2220      	movs	r2, #32
 800b37c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2200      	movs	r2, #0
 800b384:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3714      	adds	r7, #20
 800b38e:	46bd      	mov	sp, r7
 800b390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b394:	4770      	bx	lr

0800b396 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b396:	b580      	push	{r7, lr}
 800b398:	b084      	sub	sp, #16
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
 800b39e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b3a6:	2b01      	cmp	r3, #1
 800b3a8:	d101      	bne.n	800b3ae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b3aa:	2302      	movs	r3, #2
 800b3ac:	e02d      	b.n	800b40a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2201      	movs	r2, #1
 800b3b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2224      	movs	r2, #36	@ 0x24
 800b3ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	f022 0201 	bic.w	r2, r2, #1
 800b3d4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	689b      	ldr	r3, [r3, #8]
 800b3dc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	683a      	ldr	r2, [r7, #0]
 800b3e6:	430a      	orrs	r2, r1
 800b3e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 f850 	bl	800b490 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	68fa      	ldr	r2, [r7, #12]
 800b3f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2220      	movs	r2, #32
 800b3fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2200      	movs	r2, #0
 800b404:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b408:	2300      	movs	r3, #0
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3710      	adds	r7, #16
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}

0800b412 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b412:	b580      	push	{r7, lr}
 800b414:	b084      	sub	sp, #16
 800b416:	af00      	add	r7, sp, #0
 800b418:	6078      	str	r0, [r7, #4]
 800b41a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b422:	2b01      	cmp	r3, #1
 800b424:	d101      	bne.n	800b42a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b426:	2302      	movs	r3, #2
 800b428:	e02d      	b.n	800b486 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2201      	movs	r2, #1
 800b42e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	2224      	movs	r2, #36	@ 0x24
 800b436:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	681a      	ldr	r2, [r3, #0]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f022 0201 	bic.w	r2, r2, #1
 800b450:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	689b      	ldr	r3, [r3, #8]
 800b458:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	683a      	ldr	r2, [r7, #0]
 800b462:	430a      	orrs	r2, r1
 800b464:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b466:	6878      	ldr	r0, [r7, #4]
 800b468:	f000 f812 	bl	800b490 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	68fa      	ldr	r2, [r7, #12]
 800b472:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2220      	movs	r2, #32
 800b478:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2200      	movs	r2, #0
 800b480:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b484:	2300      	movs	r3, #0
}
 800b486:	4618      	mov	r0, r3
 800b488:	3710      	adds	r7, #16
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
	...

0800b490 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b490:	b480      	push	{r7}
 800b492:	b085      	sub	sp, #20
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d108      	bne.n	800b4b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2201      	movs	r2, #1
 800b4a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2201      	movs	r2, #1
 800b4ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b4b0:	e031      	b.n	800b516 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b4b2:	2310      	movs	r3, #16
 800b4b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b4b6:	2310      	movs	r3, #16
 800b4b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	689b      	ldr	r3, [r3, #8]
 800b4c0:	0e5b      	lsrs	r3, r3, #25
 800b4c2:	b2db      	uxtb	r3, r3
 800b4c4:	f003 0307 	and.w	r3, r3, #7
 800b4c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	0f5b      	lsrs	r3, r3, #29
 800b4d2:	b2db      	uxtb	r3, r3
 800b4d4:	f003 0307 	and.w	r3, r3, #7
 800b4d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b4da:	7bbb      	ldrb	r3, [r7, #14]
 800b4dc:	7b3a      	ldrb	r2, [r7, #12]
 800b4de:	4911      	ldr	r1, [pc, #68]	@ (800b524 <UARTEx_SetNbDataToProcess+0x94>)
 800b4e0:	5c8a      	ldrb	r2, [r1, r2]
 800b4e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b4e6:	7b3a      	ldrb	r2, [r7, #12]
 800b4e8:	490f      	ldr	r1, [pc, #60]	@ (800b528 <UARTEx_SetNbDataToProcess+0x98>)
 800b4ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b4ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800b4f0:	b29a      	uxth	r2, r3
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b4f8:	7bfb      	ldrb	r3, [r7, #15]
 800b4fa:	7b7a      	ldrb	r2, [r7, #13]
 800b4fc:	4909      	ldr	r1, [pc, #36]	@ (800b524 <UARTEx_SetNbDataToProcess+0x94>)
 800b4fe:	5c8a      	ldrb	r2, [r1, r2]
 800b500:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b504:	7b7a      	ldrb	r2, [r7, #13]
 800b506:	4908      	ldr	r1, [pc, #32]	@ (800b528 <UARTEx_SetNbDataToProcess+0x98>)
 800b508:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b50a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b50e:	b29a      	uxth	r2, r3
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b516:	bf00      	nop
 800b518:	3714      	adds	r7, #20
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr
 800b522:	bf00      	nop
 800b524:	0800e4b0 	.word	0x0800e4b0
 800b528:	0800e4b8 	.word	0x0800e4b8

0800b52c <__NVIC_SetPriority>:
{
 800b52c:	b480      	push	{r7}
 800b52e:	b083      	sub	sp, #12
 800b530:	af00      	add	r7, sp, #0
 800b532:	4603      	mov	r3, r0
 800b534:	6039      	str	r1, [r7, #0]
 800b536:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b538:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	db0a      	blt.n	800b556 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	b2da      	uxtb	r2, r3
 800b544:	490c      	ldr	r1, [pc, #48]	@ (800b578 <__NVIC_SetPriority+0x4c>)
 800b546:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b54a:	0112      	lsls	r2, r2, #4
 800b54c:	b2d2      	uxtb	r2, r2
 800b54e:	440b      	add	r3, r1
 800b550:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b554:	e00a      	b.n	800b56c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	b2da      	uxtb	r2, r3
 800b55a:	4908      	ldr	r1, [pc, #32]	@ (800b57c <__NVIC_SetPriority+0x50>)
 800b55c:	88fb      	ldrh	r3, [r7, #6]
 800b55e:	f003 030f 	and.w	r3, r3, #15
 800b562:	3b04      	subs	r3, #4
 800b564:	0112      	lsls	r2, r2, #4
 800b566:	b2d2      	uxtb	r2, r2
 800b568:	440b      	add	r3, r1
 800b56a:	761a      	strb	r2, [r3, #24]
}
 800b56c:	bf00      	nop
 800b56e:	370c      	adds	r7, #12
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr
 800b578:	e000e100 	.word	0xe000e100
 800b57c:	e000ed00 	.word	0xe000ed00

0800b580 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b580:	b580      	push	{r7, lr}
 800b582:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b584:	4b05      	ldr	r3, [pc, #20]	@ (800b59c <SysTick_Handler+0x1c>)
 800b586:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b588:	f002 f98a 	bl	800d8a0 <xTaskGetSchedulerState>
 800b58c:	4603      	mov	r3, r0
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d001      	beq.n	800b596 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b592:	f000 fda1 	bl	800c0d8 <xPortSysTickHandler>
  }
}
 800b596:	bf00      	nop
 800b598:	bd80      	pop	{r7, pc}
 800b59a:	bf00      	nop
 800b59c:	e000e010 	.word	0xe000e010

0800b5a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b5a4:	2100      	movs	r1, #0
 800b5a6:	f06f 0004 	mvn.w	r0, #4
 800b5aa:	f7ff ffbf 	bl	800b52c <__NVIC_SetPriority>
#endif
}
 800b5ae:	bf00      	nop
 800b5b0:	bd80      	pop	{r7, pc}
	...

0800b5b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b5b4:	b480      	push	{r7}
 800b5b6:	b083      	sub	sp, #12
 800b5b8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b5ba:	f3ef 8305 	mrs	r3, IPSR
 800b5be:	603b      	str	r3, [r7, #0]
  return(result);
 800b5c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d003      	beq.n	800b5ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b5c6:	f06f 0305 	mvn.w	r3, #5
 800b5ca:	607b      	str	r3, [r7, #4]
 800b5cc:	e00c      	b.n	800b5e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b5ce:	4b0a      	ldr	r3, [pc, #40]	@ (800b5f8 <osKernelInitialize+0x44>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d105      	bne.n	800b5e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b5d6:	4b08      	ldr	r3, [pc, #32]	@ (800b5f8 <osKernelInitialize+0x44>)
 800b5d8:	2201      	movs	r2, #1
 800b5da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	607b      	str	r3, [r7, #4]
 800b5e0:	e002      	b.n	800b5e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b5e2:	f04f 33ff 	mov.w	r3, #4294967295
 800b5e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b5e8:	687b      	ldr	r3, [r7, #4]
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	370c      	adds	r7, #12
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr
 800b5f6:	bf00      	nop
 800b5f8:	24000410 	.word	0x24000410

0800b5fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b082      	sub	sp, #8
 800b600:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b602:	f3ef 8305 	mrs	r3, IPSR
 800b606:	603b      	str	r3, [r7, #0]
  return(result);
 800b608:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d003      	beq.n	800b616 <osKernelStart+0x1a>
    stat = osErrorISR;
 800b60e:	f06f 0305 	mvn.w	r3, #5
 800b612:	607b      	str	r3, [r7, #4]
 800b614:	e010      	b.n	800b638 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b616:	4b0b      	ldr	r3, [pc, #44]	@ (800b644 <osKernelStart+0x48>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	2b01      	cmp	r3, #1
 800b61c:	d109      	bne.n	800b632 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b61e:	f7ff ffbf 	bl	800b5a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b622:	4b08      	ldr	r3, [pc, #32]	@ (800b644 <osKernelStart+0x48>)
 800b624:	2202      	movs	r2, #2
 800b626:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b628:	f001 fcd6 	bl	800cfd8 <vTaskStartScheduler>
      stat = osOK;
 800b62c:	2300      	movs	r3, #0
 800b62e:	607b      	str	r3, [r7, #4]
 800b630:	e002      	b.n	800b638 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b632:	f04f 33ff 	mov.w	r3, #4294967295
 800b636:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b638:	687b      	ldr	r3, [r7, #4]
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	3708      	adds	r7, #8
 800b63e:	46bd      	mov	sp, r7
 800b640:	bd80      	pop	{r7, pc}
 800b642:	bf00      	nop
 800b644:	24000410 	.word	0x24000410

0800b648 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b648:	b580      	push	{r7, lr}
 800b64a:	b08e      	sub	sp, #56	@ 0x38
 800b64c:	af04      	add	r7, sp, #16
 800b64e:	60f8      	str	r0, [r7, #12]
 800b650:	60b9      	str	r1, [r7, #8]
 800b652:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b654:	2300      	movs	r3, #0
 800b656:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b658:	f3ef 8305 	mrs	r3, IPSR
 800b65c:	617b      	str	r3, [r7, #20]
  return(result);
 800b65e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b660:	2b00      	cmp	r3, #0
 800b662:	d17e      	bne.n	800b762 <osThreadNew+0x11a>
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d07b      	beq.n	800b762 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b66a:	2380      	movs	r3, #128	@ 0x80
 800b66c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b66e:	2318      	movs	r3, #24
 800b670:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b672:	2300      	movs	r3, #0
 800b674:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b676:	f04f 33ff 	mov.w	r3, #4294967295
 800b67a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d045      	beq.n	800b70e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d002      	beq.n	800b690 <osThreadNew+0x48>
        name = attr->name;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	699b      	ldr	r3, [r3, #24]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d002      	beq.n	800b69e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	699b      	ldr	r3, [r3, #24]
 800b69c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b69e:	69fb      	ldr	r3, [r7, #28]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d008      	beq.n	800b6b6 <osThreadNew+0x6e>
 800b6a4:	69fb      	ldr	r3, [r7, #28]
 800b6a6:	2b38      	cmp	r3, #56	@ 0x38
 800b6a8:	d805      	bhi.n	800b6b6 <osThreadNew+0x6e>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	f003 0301 	and.w	r3, r3, #1
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d001      	beq.n	800b6ba <osThreadNew+0x72>
        return (NULL);
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	e054      	b.n	800b764 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	695b      	ldr	r3, [r3, #20]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d003      	beq.n	800b6ca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	695b      	ldr	r3, [r3, #20]
 800b6c6:	089b      	lsrs	r3, r3, #2
 800b6c8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d00e      	beq.n	800b6f0 <osThreadNew+0xa8>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	68db      	ldr	r3, [r3, #12]
 800b6d6:	2ba7      	cmp	r3, #167	@ 0xa7
 800b6d8:	d90a      	bls.n	800b6f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d006      	beq.n	800b6f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	695b      	ldr	r3, [r3, #20]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d002      	beq.n	800b6f0 <osThreadNew+0xa8>
        mem = 1;
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	61bb      	str	r3, [r7, #24]
 800b6ee:	e010      	b.n	800b712 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	689b      	ldr	r3, [r3, #8]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d10c      	bne.n	800b712 <osThreadNew+0xca>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d108      	bne.n	800b712 <osThreadNew+0xca>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	691b      	ldr	r3, [r3, #16]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d104      	bne.n	800b712 <osThreadNew+0xca>
          mem = 0;
 800b708:	2300      	movs	r3, #0
 800b70a:	61bb      	str	r3, [r7, #24]
 800b70c:	e001      	b.n	800b712 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b70e:	2300      	movs	r3, #0
 800b710:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b712:	69bb      	ldr	r3, [r7, #24]
 800b714:	2b01      	cmp	r3, #1
 800b716:	d110      	bne.n	800b73a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b71c:	687a      	ldr	r2, [r7, #4]
 800b71e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b720:	9202      	str	r2, [sp, #8]
 800b722:	9301      	str	r3, [sp, #4]
 800b724:	69fb      	ldr	r3, [r7, #28]
 800b726:	9300      	str	r3, [sp, #0]
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	6a3a      	ldr	r2, [r7, #32]
 800b72c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b72e:	68f8      	ldr	r0, [r7, #12]
 800b730:	f001 fa5e 	bl	800cbf0 <xTaskCreateStatic>
 800b734:	4603      	mov	r3, r0
 800b736:	613b      	str	r3, [r7, #16]
 800b738:	e013      	b.n	800b762 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b73a:	69bb      	ldr	r3, [r7, #24]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d110      	bne.n	800b762 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b740:	6a3b      	ldr	r3, [r7, #32]
 800b742:	b29a      	uxth	r2, r3
 800b744:	f107 0310 	add.w	r3, r7, #16
 800b748:	9301      	str	r3, [sp, #4]
 800b74a:	69fb      	ldr	r3, [r7, #28]
 800b74c:	9300      	str	r3, [sp, #0]
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b752:	68f8      	ldr	r0, [r7, #12]
 800b754:	f001 faac 	bl	800ccb0 <xTaskCreate>
 800b758:	4603      	mov	r3, r0
 800b75a:	2b01      	cmp	r3, #1
 800b75c:	d001      	beq.n	800b762 <osThreadNew+0x11a>
            hTask = NULL;
 800b75e:	2300      	movs	r3, #0
 800b760:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b762:	693b      	ldr	r3, [r7, #16]
}
 800b764:	4618      	mov	r0, r3
 800b766:	3728      	adds	r7, #40	@ 0x28
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b084      	sub	sp, #16
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b774:	f3ef 8305 	mrs	r3, IPSR
 800b778:	60bb      	str	r3, [r7, #8]
  return(result);
 800b77a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d003      	beq.n	800b788 <osDelay+0x1c>
    stat = osErrorISR;
 800b780:	f06f 0305 	mvn.w	r3, #5
 800b784:	60fb      	str	r3, [r7, #12]
 800b786:	e007      	b.n	800b798 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b788:	2300      	movs	r3, #0
 800b78a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d002      	beq.n	800b798 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f001 fbea 	bl	800cf6c <vTaskDelay>
    }
  }

  return (stat);
 800b798:	68fb      	ldr	r3, [r7, #12]
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3710      	adds	r7, #16
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}
	...

0800b7a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b7a4:	b480      	push	{r7}
 800b7a6:	b085      	sub	sp, #20
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	60f8      	str	r0, [r7, #12]
 800b7ac:	60b9      	str	r1, [r7, #8]
 800b7ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	4a07      	ldr	r2, [pc, #28]	@ (800b7d0 <vApplicationGetIdleTaskMemory+0x2c>)
 800b7b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	4a06      	ldr	r2, [pc, #24]	@ (800b7d4 <vApplicationGetIdleTaskMemory+0x30>)
 800b7ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2280      	movs	r2, #128	@ 0x80
 800b7c0:	601a      	str	r2, [r3, #0]
}
 800b7c2:	bf00      	nop
 800b7c4:	3714      	adds	r7, #20
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7cc:	4770      	bx	lr
 800b7ce:	bf00      	nop
 800b7d0:	24000414 	.word	0x24000414
 800b7d4:	240004bc 	.word	0x240004bc

0800b7d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b7d8:	b480      	push	{r7}
 800b7da:	b085      	sub	sp, #20
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	60f8      	str	r0, [r7, #12]
 800b7e0:	60b9      	str	r1, [r7, #8]
 800b7e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	4a07      	ldr	r2, [pc, #28]	@ (800b804 <vApplicationGetTimerTaskMemory+0x2c>)
 800b7e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	4a06      	ldr	r2, [pc, #24]	@ (800b808 <vApplicationGetTimerTaskMemory+0x30>)
 800b7ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b7f6:	601a      	str	r2, [r3, #0]
}
 800b7f8:	bf00      	nop
 800b7fa:	3714      	adds	r7, #20
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b802:	4770      	bx	lr
 800b804:	240006bc 	.word	0x240006bc
 800b808:	24000764 	.word	0x24000764

0800b80c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b08a      	sub	sp, #40	@ 0x28
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b814:	2300      	movs	r3, #0
 800b816:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b818:	f001 fc4e 	bl	800d0b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b81c:	4b5c      	ldr	r3, [pc, #368]	@ (800b990 <pvPortMalloc+0x184>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d101      	bne.n	800b828 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b824:	f000 f924 	bl	800ba70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b828:	4b5a      	ldr	r3, [pc, #360]	@ (800b994 <pvPortMalloc+0x188>)
 800b82a:	681a      	ldr	r2, [r3, #0]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	4013      	ands	r3, r2
 800b830:	2b00      	cmp	r3, #0
 800b832:	f040 8095 	bne.w	800b960 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d01e      	beq.n	800b87a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b83c:	2208      	movs	r2, #8
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	4413      	add	r3, r2
 800b842:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f003 0307 	and.w	r3, r3, #7
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d015      	beq.n	800b87a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f023 0307 	bic.w	r3, r3, #7
 800b854:	3308      	adds	r3, #8
 800b856:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f003 0307 	and.w	r3, r3, #7
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d00b      	beq.n	800b87a <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b866:	f383 8811 	msr	BASEPRI, r3
 800b86a:	f3bf 8f6f 	isb	sy
 800b86e:	f3bf 8f4f 	dsb	sy
 800b872:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b874:	bf00      	nop
 800b876:	bf00      	nop
 800b878:	e7fd      	b.n	800b876 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d06f      	beq.n	800b960 <pvPortMalloc+0x154>
 800b880:	4b45      	ldr	r3, [pc, #276]	@ (800b998 <pvPortMalloc+0x18c>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	687a      	ldr	r2, [r7, #4]
 800b886:	429a      	cmp	r2, r3
 800b888:	d86a      	bhi.n	800b960 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b88a:	4b44      	ldr	r3, [pc, #272]	@ (800b99c <pvPortMalloc+0x190>)
 800b88c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b88e:	4b43      	ldr	r3, [pc, #268]	@ (800b99c <pvPortMalloc+0x190>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b894:	e004      	b.n	800b8a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b898:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a2:	685b      	ldr	r3, [r3, #4]
 800b8a4:	687a      	ldr	r2, [r7, #4]
 800b8a6:	429a      	cmp	r2, r3
 800b8a8:	d903      	bls.n	800b8b2 <pvPortMalloc+0xa6>
 800b8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d1f1      	bne.n	800b896 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b8b2:	4b37      	ldr	r3, [pc, #220]	@ (800b990 <pvPortMalloc+0x184>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8b8:	429a      	cmp	r2, r3
 800b8ba:	d051      	beq.n	800b960 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b8bc:	6a3b      	ldr	r3, [r7, #32]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	2208      	movs	r2, #8
 800b8c2:	4413      	add	r3, r2
 800b8c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c8:	681a      	ldr	r2, [r3, #0]
 800b8ca:	6a3b      	ldr	r3, [r7, #32]
 800b8cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d0:	685a      	ldr	r2, [r3, #4]
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	1ad2      	subs	r2, r2, r3
 800b8d6:	2308      	movs	r3, #8
 800b8d8:	005b      	lsls	r3, r3, #1
 800b8da:	429a      	cmp	r2, r3
 800b8dc:	d920      	bls.n	800b920 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b8de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	4413      	add	r3, r2
 800b8e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8e6:	69bb      	ldr	r3, [r7, #24]
 800b8e8:	f003 0307 	and.w	r3, r3, #7
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d00b      	beq.n	800b908 <pvPortMalloc+0xfc>
	__asm volatile
 800b8f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8f4:	f383 8811 	msr	BASEPRI, r3
 800b8f8:	f3bf 8f6f 	isb	sy
 800b8fc:	f3bf 8f4f 	dsb	sy
 800b900:	613b      	str	r3, [r7, #16]
}
 800b902:	bf00      	nop
 800b904:	bf00      	nop
 800b906:	e7fd      	b.n	800b904 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b90a:	685a      	ldr	r2, [r3, #4]
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	1ad2      	subs	r2, r2, r3
 800b910:	69bb      	ldr	r3, [r7, #24]
 800b912:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b916:	687a      	ldr	r2, [r7, #4]
 800b918:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b91a:	69b8      	ldr	r0, [r7, #24]
 800b91c:	f000 f90a 	bl	800bb34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b920:	4b1d      	ldr	r3, [pc, #116]	@ (800b998 <pvPortMalloc+0x18c>)
 800b922:	681a      	ldr	r2, [r3, #0]
 800b924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b926:	685b      	ldr	r3, [r3, #4]
 800b928:	1ad3      	subs	r3, r2, r3
 800b92a:	4a1b      	ldr	r2, [pc, #108]	@ (800b998 <pvPortMalloc+0x18c>)
 800b92c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b92e:	4b1a      	ldr	r3, [pc, #104]	@ (800b998 <pvPortMalloc+0x18c>)
 800b930:	681a      	ldr	r2, [r3, #0]
 800b932:	4b1b      	ldr	r3, [pc, #108]	@ (800b9a0 <pvPortMalloc+0x194>)
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	429a      	cmp	r2, r3
 800b938:	d203      	bcs.n	800b942 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b93a:	4b17      	ldr	r3, [pc, #92]	@ (800b998 <pvPortMalloc+0x18c>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	4a18      	ldr	r2, [pc, #96]	@ (800b9a0 <pvPortMalloc+0x194>)
 800b940:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b944:	685a      	ldr	r2, [r3, #4]
 800b946:	4b13      	ldr	r3, [pc, #76]	@ (800b994 <pvPortMalloc+0x188>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	431a      	orrs	r2, r3
 800b94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b952:	2200      	movs	r2, #0
 800b954:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b956:	4b13      	ldr	r3, [pc, #76]	@ (800b9a4 <pvPortMalloc+0x198>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	3301      	adds	r3, #1
 800b95c:	4a11      	ldr	r2, [pc, #68]	@ (800b9a4 <pvPortMalloc+0x198>)
 800b95e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b960:	f001 fbb8 	bl	800d0d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b964:	69fb      	ldr	r3, [r7, #28]
 800b966:	f003 0307 	and.w	r3, r3, #7
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d00b      	beq.n	800b986 <pvPortMalloc+0x17a>
	__asm volatile
 800b96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b972:	f383 8811 	msr	BASEPRI, r3
 800b976:	f3bf 8f6f 	isb	sy
 800b97a:	f3bf 8f4f 	dsb	sy
 800b97e:	60fb      	str	r3, [r7, #12]
}
 800b980:	bf00      	nop
 800b982:	bf00      	nop
 800b984:	e7fd      	b.n	800b982 <pvPortMalloc+0x176>
	return pvReturn;
 800b986:	69fb      	ldr	r3, [r7, #28]
}
 800b988:	4618      	mov	r0, r3
 800b98a:	3728      	adds	r7, #40	@ 0x28
 800b98c:	46bd      	mov	sp, r7
 800b98e:	bd80      	pop	{r7, pc}
 800b990:	2400476c 	.word	0x2400476c
 800b994:	24004780 	.word	0x24004780
 800b998:	24004770 	.word	0x24004770
 800b99c:	24004764 	.word	0x24004764
 800b9a0:	24004774 	.word	0x24004774
 800b9a4:	24004778 	.word	0x24004778

0800b9a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b086      	sub	sp, #24
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d04f      	beq.n	800ba5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b9ba:	2308      	movs	r3, #8
 800b9bc:	425b      	negs	r3, r3
 800b9be:	697a      	ldr	r2, [r7, #20]
 800b9c0:	4413      	add	r3, r2
 800b9c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b9c4:	697b      	ldr	r3, [r7, #20]
 800b9c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b9c8:	693b      	ldr	r3, [r7, #16]
 800b9ca:	685a      	ldr	r2, [r3, #4]
 800b9cc:	4b25      	ldr	r3, [pc, #148]	@ (800ba64 <vPortFree+0xbc>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	4013      	ands	r3, r2
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d10b      	bne.n	800b9ee <vPortFree+0x46>
	__asm volatile
 800b9d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9da:	f383 8811 	msr	BASEPRI, r3
 800b9de:	f3bf 8f6f 	isb	sy
 800b9e2:	f3bf 8f4f 	dsb	sy
 800b9e6:	60fb      	str	r3, [r7, #12]
}
 800b9e8:	bf00      	nop
 800b9ea:	bf00      	nop
 800b9ec:	e7fd      	b.n	800b9ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b9ee:	693b      	ldr	r3, [r7, #16]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d00b      	beq.n	800ba0e <vPortFree+0x66>
	__asm volatile
 800b9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9fa:	f383 8811 	msr	BASEPRI, r3
 800b9fe:	f3bf 8f6f 	isb	sy
 800ba02:	f3bf 8f4f 	dsb	sy
 800ba06:	60bb      	str	r3, [r7, #8]
}
 800ba08:	bf00      	nop
 800ba0a:	bf00      	nop
 800ba0c:	e7fd      	b.n	800ba0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ba0e:	693b      	ldr	r3, [r7, #16]
 800ba10:	685a      	ldr	r2, [r3, #4]
 800ba12:	4b14      	ldr	r3, [pc, #80]	@ (800ba64 <vPortFree+0xbc>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	4013      	ands	r3, r2
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d01e      	beq.n	800ba5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ba1c:	693b      	ldr	r3, [r7, #16]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d11a      	bne.n	800ba5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	685a      	ldr	r2, [r3, #4]
 800ba28:	4b0e      	ldr	r3, [pc, #56]	@ (800ba64 <vPortFree+0xbc>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	43db      	mvns	r3, r3
 800ba2e:	401a      	ands	r2, r3
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ba34:	f001 fb40 	bl	800d0b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	685a      	ldr	r2, [r3, #4]
 800ba3c:	4b0a      	ldr	r3, [pc, #40]	@ (800ba68 <vPortFree+0xc0>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4413      	add	r3, r2
 800ba42:	4a09      	ldr	r2, [pc, #36]	@ (800ba68 <vPortFree+0xc0>)
 800ba44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ba46:	6938      	ldr	r0, [r7, #16]
 800ba48:	f000 f874 	bl	800bb34 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ba4c:	4b07      	ldr	r3, [pc, #28]	@ (800ba6c <vPortFree+0xc4>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	3301      	adds	r3, #1
 800ba52:	4a06      	ldr	r2, [pc, #24]	@ (800ba6c <vPortFree+0xc4>)
 800ba54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ba56:	f001 fb3d 	bl	800d0d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ba5a:	bf00      	nop
 800ba5c:	3718      	adds	r7, #24
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	24004780 	.word	0x24004780
 800ba68:	24004770 	.word	0x24004770
 800ba6c:	2400477c 	.word	0x2400477c

0800ba70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ba70:	b480      	push	{r7}
 800ba72:	b085      	sub	sp, #20
 800ba74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ba76:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ba7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ba7c:	4b27      	ldr	r3, [pc, #156]	@ (800bb1c <prvHeapInit+0xac>)
 800ba7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	f003 0307 	and.w	r3, r3, #7
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d00c      	beq.n	800baa4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	3307      	adds	r3, #7
 800ba8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	f023 0307 	bic.w	r3, r3, #7
 800ba96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ba98:	68ba      	ldr	r2, [r7, #8]
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	1ad3      	subs	r3, r2, r3
 800ba9e:	4a1f      	ldr	r2, [pc, #124]	@ (800bb1c <prvHeapInit+0xac>)
 800baa0:	4413      	add	r3, r2
 800baa2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800baa8:	4a1d      	ldr	r2, [pc, #116]	@ (800bb20 <prvHeapInit+0xb0>)
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800baae:	4b1c      	ldr	r3, [pc, #112]	@ (800bb20 <prvHeapInit+0xb0>)
 800bab0:	2200      	movs	r2, #0
 800bab2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	68ba      	ldr	r2, [r7, #8]
 800bab8:	4413      	add	r3, r2
 800baba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800babc:	2208      	movs	r2, #8
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	1a9b      	subs	r3, r3, r2
 800bac2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	f023 0307 	bic.w	r3, r3, #7
 800baca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	4a15      	ldr	r2, [pc, #84]	@ (800bb24 <prvHeapInit+0xb4>)
 800bad0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bad2:	4b14      	ldr	r3, [pc, #80]	@ (800bb24 <prvHeapInit+0xb4>)
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	2200      	movs	r2, #0
 800bad8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bada:	4b12      	ldr	r3, [pc, #72]	@ (800bb24 <prvHeapInit+0xb4>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	2200      	movs	r2, #0
 800bae0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	68fa      	ldr	r2, [r7, #12]
 800baea:	1ad2      	subs	r2, r2, r3
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800baf0:	4b0c      	ldr	r3, [pc, #48]	@ (800bb24 <prvHeapInit+0xb4>)
 800baf2:	681a      	ldr	r2, [r3, #0]
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	685b      	ldr	r3, [r3, #4]
 800bafc:	4a0a      	ldr	r2, [pc, #40]	@ (800bb28 <prvHeapInit+0xb8>)
 800bafe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	685b      	ldr	r3, [r3, #4]
 800bb04:	4a09      	ldr	r2, [pc, #36]	@ (800bb2c <prvHeapInit+0xbc>)
 800bb06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bb08:	4b09      	ldr	r3, [pc, #36]	@ (800bb30 <prvHeapInit+0xc0>)
 800bb0a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bb0e:	601a      	str	r2, [r3, #0]
}
 800bb10:	bf00      	nop
 800bb12:	3714      	adds	r7, #20
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr
 800bb1c:	24000b64 	.word	0x24000b64
 800bb20:	24004764 	.word	0x24004764
 800bb24:	2400476c 	.word	0x2400476c
 800bb28:	24004774 	.word	0x24004774
 800bb2c:	24004770 	.word	0x24004770
 800bb30:	24004780 	.word	0x24004780

0800bb34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bb34:	b480      	push	{r7}
 800bb36:	b085      	sub	sp, #20
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bb3c:	4b28      	ldr	r3, [pc, #160]	@ (800bbe0 <prvInsertBlockIntoFreeList+0xac>)
 800bb3e:	60fb      	str	r3, [r7, #12]
 800bb40:	e002      	b.n	800bb48 <prvInsertBlockIntoFreeList+0x14>
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	60fb      	str	r3, [r7, #12]
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	687a      	ldr	r2, [r7, #4]
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	d8f7      	bhi.n	800bb42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	685b      	ldr	r3, [r3, #4]
 800bb5a:	68ba      	ldr	r2, [r7, #8]
 800bb5c:	4413      	add	r3, r2
 800bb5e:	687a      	ldr	r2, [r7, #4]
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d108      	bne.n	800bb76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	685a      	ldr	r2, [r3, #4]
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	685b      	ldr	r3, [r3, #4]
 800bb6c:	441a      	add	r2, r3
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	68ba      	ldr	r2, [r7, #8]
 800bb80:	441a      	add	r2, r3
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d118      	bne.n	800bbbc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	681a      	ldr	r2, [r3, #0]
 800bb8e:	4b15      	ldr	r3, [pc, #84]	@ (800bbe4 <prvInsertBlockIntoFreeList+0xb0>)
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	429a      	cmp	r2, r3
 800bb94:	d00d      	beq.n	800bbb2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	685a      	ldr	r2, [r3, #4]
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	441a      	add	r2, r3
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	601a      	str	r2, [r3, #0]
 800bbb0:	e008      	b.n	800bbc4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bbb2:	4b0c      	ldr	r3, [pc, #48]	@ (800bbe4 <prvInsertBlockIntoFreeList+0xb0>)
 800bbb4:	681a      	ldr	r2, [r3, #0]
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	601a      	str	r2, [r3, #0]
 800bbba:	e003      	b.n	800bbc4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	681a      	ldr	r2, [r3, #0]
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bbc4:	68fa      	ldr	r2, [r7, #12]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	d002      	beq.n	800bbd2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	687a      	ldr	r2, [r7, #4]
 800bbd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bbd2:	bf00      	nop
 800bbd4:	3714      	adds	r7, #20
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbdc:	4770      	bx	lr
 800bbde:	bf00      	nop
 800bbe0:	24004764 	.word	0x24004764
 800bbe4:	2400476c 	.word	0x2400476c

0800bbe8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bbe8:	b480      	push	{r7}
 800bbea:	b083      	sub	sp, #12
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f103 0208 	add.w	r2, r3, #8
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	f04f 32ff 	mov.w	r2, #4294967295
 800bc00:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f103 0208 	add.w	r2, r3, #8
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f103 0208 	add.w	r2, r3, #8
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	2200      	movs	r2, #0
 800bc1a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bc1c:	bf00      	nop
 800bc1e:	370c      	adds	r7, #12
 800bc20:	46bd      	mov	sp, r7
 800bc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc26:	4770      	bx	lr

0800bc28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2200      	movs	r2, #0
 800bc34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bc36:	bf00      	nop
 800bc38:	370c      	adds	r7, #12
 800bc3a:	46bd      	mov	sp, r7
 800bc3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc40:	4770      	bx	lr

0800bc42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bc42:	b480      	push	{r7}
 800bc44:	b085      	sub	sp, #20
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
 800bc4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	685b      	ldr	r3, [r3, #4]
 800bc50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	68fa      	ldr	r2, [r7, #12]
 800bc56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	689a      	ldr	r2, [r3, #8]
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	689b      	ldr	r3, [r3, #8]
 800bc64:	683a      	ldr	r2, [r7, #0]
 800bc66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	683a      	ldr	r2, [r7, #0]
 800bc6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	687a      	ldr	r2, [r7, #4]
 800bc72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	1c5a      	adds	r2, r3, #1
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	601a      	str	r2, [r3, #0]
}
 800bc7e:	bf00      	nop
 800bc80:	3714      	adds	r7, #20
 800bc82:	46bd      	mov	sp, r7
 800bc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc88:	4770      	bx	lr

0800bc8a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bc8a:	b480      	push	{r7}
 800bc8c:	b085      	sub	sp, #20
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
 800bc92:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bca0:	d103      	bne.n	800bcaa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	691b      	ldr	r3, [r3, #16]
 800bca6:	60fb      	str	r3, [r7, #12]
 800bca8:	e00c      	b.n	800bcc4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	3308      	adds	r3, #8
 800bcae:	60fb      	str	r3, [r7, #12]
 800bcb0:	e002      	b.n	800bcb8 <vListInsert+0x2e>
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	685b      	ldr	r3, [r3, #4]
 800bcb6:	60fb      	str	r3, [r7, #12]
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	685b      	ldr	r3, [r3, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	68ba      	ldr	r2, [r7, #8]
 800bcc0:	429a      	cmp	r2, r3
 800bcc2:	d2f6      	bcs.n	800bcb2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	685a      	ldr	r2, [r3, #4]
 800bcc8:	683b      	ldr	r3, [r7, #0]
 800bcca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bccc:	683b      	ldr	r3, [r7, #0]
 800bcce:	685b      	ldr	r3, [r3, #4]
 800bcd0:	683a      	ldr	r2, [r7, #0]
 800bcd2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	68fa      	ldr	r2, [r7, #12]
 800bcd8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	683a      	ldr	r2, [r7, #0]
 800bcde:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bce0:	683b      	ldr	r3, [r7, #0]
 800bce2:	687a      	ldr	r2, [r7, #4]
 800bce4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	1c5a      	adds	r2, r3, #1
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	601a      	str	r2, [r3, #0]
}
 800bcf0:	bf00      	nop
 800bcf2:	3714      	adds	r7, #20
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr

0800bcfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b085      	sub	sp, #20
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	691b      	ldr	r3, [r3, #16]
 800bd08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	685b      	ldr	r3, [r3, #4]
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	6892      	ldr	r2, [r2, #8]
 800bd12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	689b      	ldr	r3, [r3, #8]
 800bd18:	687a      	ldr	r2, [r7, #4]
 800bd1a:	6852      	ldr	r2, [r2, #4]
 800bd1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	685b      	ldr	r3, [r3, #4]
 800bd22:	687a      	ldr	r2, [r7, #4]
 800bd24:	429a      	cmp	r2, r3
 800bd26:	d103      	bne.n	800bd30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	689a      	ldr	r2, [r3, #8]
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	2200      	movs	r2, #0
 800bd34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	1e5a      	subs	r2, r3, #1
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	681b      	ldr	r3, [r3, #0]
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3714      	adds	r7, #20
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4e:	4770      	bx	lr

0800bd50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bd50:	b480      	push	{r7}
 800bd52:	b085      	sub	sp, #20
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	3b04      	subs	r3, #4
 800bd60:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bd68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	3b04      	subs	r3, #4
 800bd6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bd70:	68bb      	ldr	r3, [r7, #8]
 800bd72:	f023 0201 	bic.w	r2, r3, #1
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	3b04      	subs	r3, #4
 800bd7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bd80:	4a0c      	ldr	r2, [pc, #48]	@ (800bdb4 <pxPortInitialiseStack+0x64>)
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	3b14      	subs	r3, #20
 800bd8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bd8c:	687a      	ldr	r2, [r7, #4]
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	3b04      	subs	r3, #4
 800bd96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	f06f 0202 	mvn.w	r2, #2
 800bd9e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	3b20      	subs	r3, #32
 800bda4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bda6:	68fb      	ldr	r3, [r7, #12]
}
 800bda8:	4618      	mov	r0, r3
 800bdaa:	3714      	adds	r7, #20
 800bdac:	46bd      	mov	sp, r7
 800bdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb2:	4770      	bx	lr
 800bdb4:	0800bdb9 	.word	0x0800bdb9

0800bdb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b085      	sub	sp, #20
 800bdbc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bdc2:	4b13      	ldr	r3, [pc, #76]	@ (800be10 <prvTaskExitError+0x58>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdca:	d00b      	beq.n	800bde4 <prvTaskExitError+0x2c>
	__asm volatile
 800bdcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdd0:	f383 8811 	msr	BASEPRI, r3
 800bdd4:	f3bf 8f6f 	isb	sy
 800bdd8:	f3bf 8f4f 	dsb	sy
 800bddc:	60fb      	str	r3, [r7, #12]
}
 800bdde:	bf00      	nop
 800bde0:	bf00      	nop
 800bde2:	e7fd      	b.n	800bde0 <prvTaskExitError+0x28>
	__asm volatile
 800bde4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bde8:	f383 8811 	msr	BASEPRI, r3
 800bdec:	f3bf 8f6f 	isb	sy
 800bdf0:	f3bf 8f4f 	dsb	sy
 800bdf4:	60bb      	str	r3, [r7, #8]
}
 800bdf6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bdf8:	bf00      	nop
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d0fc      	beq.n	800bdfa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800be00:	bf00      	nop
 800be02:	bf00      	nop
 800be04:	3714      	adds	r7, #20
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr
 800be0e:	bf00      	nop
 800be10:	24000018 	.word	0x24000018
	...

0800be20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800be20:	4b07      	ldr	r3, [pc, #28]	@ (800be40 <pxCurrentTCBConst2>)
 800be22:	6819      	ldr	r1, [r3, #0]
 800be24:	6808      	ldr	r0, [r1, #0]
 800be26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be2a:	f380 8809 	msr	PSP, r0
 800be2e:	f3bf 8f6f 	isb	sy
 800be32:	f04f 0000 	mov.w	r0, #0
 800be36:	f380 8811 	msr	BASEPRI, r0
 800be3a:	4770      	bx	lr
 800be3c:	f3af 8000 	nop.w

0800be40 <pxCurrentTCBConst2>:
 800be40:	240047cc 	.word	0x240047cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800be44:	bf00      	nop
 800be46:	bf00      	nop

0800be48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800be48:	4808      	ldr	r0, [pc, #32]	@ (800be6c <prvPortStartFirstTask+0x24>)
 800be4a:	6800      	ldr	r0, [r0, #0]
 800be4c:	6800      	ldr	r0, [r0, #0]
 800be4e:	f380 8808 	msr	MSP, r0
 800be52:	f04f 0000 	mov.w	r0, #0
 800be56:	f380 8814 	msr	CONTROL, r0
 800be5a:	b662      	cpsie	i
 800be5c:	b661      	cpsie	f
 800be5e:	f3bf 8f4f 	dsb	sy
 800be62:	f3bf 8f6f 	isb	sy
 800be66:	df00      	svc	0
 800be68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800be6a:	bf00      	nop
 800be6c:	e000ed08 	.word	0xe000ed08

0800be70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800be70:	b580      	push	{r7, lr}
 800be72:	b086      	sub	sp, #24
 800be74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800be76:	4b47      	ldr	r3, [pc, #284]	@ (800bf94 <xPortStartScheduler+0x124>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	4a47      	ldr	r2, [pc, #284]	@ (800bf98 <xPortStartScheduler+0x128>)
 800be7c:	4293      	cmp	r3, r2
 800be7e:	d10b      	bne.n	800be98 <xPortStartScheduler+0x28>
	__asm volatile
 800be80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be84:	f383 8811 	msr	BASEPRI, r3
 800be88:	f3bf 8f6f 	isb	sy
 800be8c:	f3bf 8f4f 	dsb	sy
 800be90:	60fb      	str	r3, [r7, #12]
}
 800be92:	bf00      	nop
 800be94:	bf00      	nop
 800be96:	e7fd      	b.n	800be94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800be98:	4b3e      	ldr	r3, [pc, #248]	@ (800bf94 <xPortStartScheduler+0x124>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	4a3f      	ldr	r2, [pc, #252]	@ (800bf9c <xPortStartScheduler+0x12c>)
 800be9e:	4293      	cmp	r3, r2
 800bea0:	d10b      	bne.n	800beba <xPortStartScheduler+0x4a>
	__asm volatile
 800bea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bea6:	f383 8811 	msr	BASEPRI, r3
 800beaa:	f3bf 8f6f 	isb	sy
 800beae:	f3bf 8f4f 	dsb	sy
 800beb2:	613b      	str	r3, [r7, #16]
}
 800beb4:	bf00      	nop
 800beb6:	bf00      	nop
 800beb8:	e7fd      	b.n	800beb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800beba:	4b39      	ldr	r3, [pc, #228]	@ (800bfa0 <xPortStartScheduler+0x130>)
 800bebc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bebe:	697b      	ldr	r3, [r7, #20]
 800bec0:	781b      	ldrb	r3, [r3, #0]
 800bec2:	b2db      	uxtb	r3, r3
 800bec4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	22ff      	movs	r2, #255	@ 0xff
 800beca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800becc:	697b      	ldr	r3, [r7, #20]
 800bece:	781b      	ldrb	r3, [r3, #0]
 800bed0:	b2db      	uxtb	r3, r3
 800bed2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bed4:	78fb      	ldrb	r3, [r7, #3]
 800bed6:	b2db      	uxtb	r3, r3
 800bed8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bedc:	b2da      	uxtb	r2, r3
 800bede:	4b31      	ldr	r3, [pc, #196]	@ (800bfa4 <xPortStartScheduler+0x134>)
 800bee0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bee2:	4b31      	ldr	r3, [pc, #196]	@ (800bfa8 <xPortStartScheduler+0x138>)
 800bee4:	2207      	movs	r2, #7
 800bee6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bee8:	e009      	b.n	800befe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800beea:	4b2f      	ldr	r3, [pc, #188]	@ (800bfa8 <xPortStartScheduler+0x138>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	3b01      	subs	r3, #1
 800bef0:	4a2d      	ldr	r2, [pc, #180]	@ (800bfa8 <xPortStartScheduler+0x138>)
 800bef2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bef4:	78fb      	ldrb	r3, [r7, #3]
 800bef6:	b2db      	uxtb	r3, r3
 800bef8:	005b      	lsls	r3, r3, #1
 800befa:	b2db      	uxtb	r3, r3
 800befc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800befe:	78fb      	ldrb	r3, [r7, #3]
 800bf00:	b2db      	uxtb	r3, r3
 800bf02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf06:	2b80      	cmp	r3, #128	@ 0x80
 800bf08:	d0ef      	beq.n	800beea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bf0a:	4b27      	ldr	r3, [pc, #156]	@ (800bfa8 <xPortStartScheduler+0x138>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	f1c3 0307 	rsb	r3, r3, #7
 800bf12:	2b04      	cmp	r3, #4
 800bf14:	d00b      	beq.n	800bf2e <xPortStartScheduler+0xbe>
	__asm volatile
 800bf16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf1a:	f383 8811 	msr	BASEPRI, r3
 800bf1e:	f3bf 8f6f 	isb	sy
 800bf22:	f3bf 8f4f 	dsb	sy
 800bf26:	60bb      	str	r3, [r7, #8]
}
 800bf28:	bf00      	nop
 800bf2a:	bf00      	nop
 800bf2c:	e7fd      	b.n	800bf2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bf2e:	4b1e      	ldr	r3, [pc, #120]	@ (800bfa8 <xPortStartScheduler+0x138>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	021b      	lsls	r3, r3, #8
 800bf34:	4a1c      	ldr	r2, [pc, #112]	@ (800bfa8 <xPortStartScheduler+0x138>)
 800bf36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bf38:	4b1b      	ldr	r3, [pc, #108]	@ (800bfa8 <xPortStartScheduler+0x138>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bf40:	4a19      	ldr	r2, [pc, #100]	@ (800bfa8 <xPortStartScheduler+0x138>)
 800bf42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	b2da      	uxtb	r2, r3
 800bf48:	697b      	ldr	r3, [r7, #20]
 800bf4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bf4c:	4b17      	ldr	r3, [pc, #92]	@ (800bfac <xPortStartScheduler+0x13c>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a16      	ldr	r2, [pc, #88]	@ (800bfac <xPortStartScheduler+0x13c>)
 800bf52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bf56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bf58:	4b14      	ldr	r3, [pc, #80]	@ (800bfac <xPortStartScheduler+0x13c>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	4a13      	ldr	r2, [pc, #76]	@ (800bfac <xPortStartScheduler+0x13c>)
 800bf5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bf62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bf64:	f000 f8da 	bl	800c11c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bf68:	4b11      	ldr	r3, [pc, #68]	@ (800bfb0 <xPortStartScheduler+0x140>)
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bf6e:	f000 f8f9 	bl	800c164 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bf72:	4b10      	ldr	r3, [pc, #64]	@ (800bfb4 <xPortStartScheduler+0x144>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	4a0f      	ldr	r2, [pc, #60]	@ (800bfb4 <xPortStartScheduler+0x144>)
 800bf78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bf7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bf7e:	f7ff ff63 	bl	800be48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bf82:	f001 fa0f 	bl	800d3a4 <vTaskSwitchContext>
	prvTaskExitError();
 800bf86:	f7ff ff17 	bl	800bdb8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bf8a:	2300      	movs	r3, #0
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3718      	adds	r7, #24
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	e000ed00 	.word	0xe000ed00
 800bf98:	410fc271 	.word	0x410fc271
 800bf9c:	410fc270 	.word	0x410fc270
 800bfa0:	e000e400 	.word	0xe000e400
 800bfa4:	24004784 	.word	0x24004784
 800bfa8:	24004788 	.word	0x24004788
 800bfac:	e000ed20 	.word	0xe000ed20
 800bfb0:	24000018 	.word	0x24000018
 800bfb4:	e000ef34 	.word	0xe000ef34

0800bfb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bfb8:	b480      	push	{r7}
 800bfba:	b083      	sub	sp, #12
 800bfbc:	af00      	add	r7, sp, #0
	__asm volatile
 800bfbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfc2:	f383 8811 	msr	BASEPRI, r3
 800bfc6:	f3bf 8f6f 	isb	sy
 800bfca:	f3bf 8f4f 	dsb	sy
 800bfce:	607b      	str	r3, [r7, #4]
}
 800bfd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bfd2:	4b10      	ldr	r3, [pc, #64]	@ (800c014 <vPortEnterCritical+0x5c>)
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	3301      	adds	r3, #1
 800bfd8:	4a0e      	ldr	r2, [pc, #56]	@ (800c014 <vPortEnterCritical+0x5c>)
 800bfda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bfdc:	4b0d      	ldr	r3, [pc, #52]	@ (800c014 <vPortEnterCritical+0x5c>)
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d110      	bne.n	800c006 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bfe4:	4b0c      	ldr	r3, [pc, #48]	@ (800c018 <vPortEnterCritical+0x60>)
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	b2db      	uxtb	r3, r3
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d00b      	beq.n	800c006 <vPortEnterCritical+0x4e>
	__asm volatile
 800bfee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bff2:	f383 8811 	msr	BASEPRI, r3
 800bff6:	f3bf 8f6f 	isb	sy
 800bffa:	f3bf 8f4f 	dsb	sy
 800bffe:	603b      	str	r3, [r7, #0]
}
 800c000:	bf00      	nop
 800c002:	bf00      	nop
 800c004:	e7fd      	b.n	800c002 <vPortEnterCritical+0x4a>
	}
}
 800c006:	bf00      	nop
 800c008:	370c      	adds	r7, #12
 800c00a:	46bd      	mov	sp, r7
 800c00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c010:	4770      	bx	lr
 800c012:	bf00      	nop
 800c014:	24000018 	.word	0x24000018
 800c018:	e000ed04 	.word	0xe000ed04

0800c01c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c01c:	b480      	push	{r7}
 800c01e:	b083      	sub	sp, #12
 800c020:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c022:	4b12      	ldr	r3, [pc, #72]	@ (800c06c <vPortExitCritical+0x50>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d10b      	bne.n	800c042 <vPortExitCritical+0x26>
	__asm volatile
 800c02a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c02e:	f383 8811 	msr	BASEPRI, r3
 800c032:	f3bf 8f6f 	isb	sy
 800c036:	f3bf 8f4f 	dsb	sy
 800c03a:	607b      	str	r3, [r7, #4]
}
 800c03c:	bf00      	nop
 800c03e:	bf00      	nop
 800c040:	e7fd      	b.n	800c03e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c042:	4b0a      	ldr	r3, [pc, #40]	@ (800c06c <vPortExitCritical+0x50>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	3b01      	subs	r3, #1
 800c048:	4a08      	ldr	r2, [pc, #32]	@ (800c06c <vPortExitCritical+0x50>)
 800c04a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c04c:	4b07      	ldr	r3, [pc, #28]	@ (800c06c <vPortExitCritical+0x50>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d105      	bne.n	800c060 <vPortExitCritical+0x44>
 800c054:	2300      	movs	r3, #0
 800c056:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c058:	683b      	ldr	r3, [r7, #0]
 800c05a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c05e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c060:	bf00      	nop
 800c062:	370c      	adds	r7, #12
 800c064:	46bd      	mov	sp, r7
 800c066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06a:	4770      	bx	lr
 800c06c:	24000018 	.word	0x24000018

0800c070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c070:	f3ef 8009 	mrs	r0, PSP
 800c074:	f3bf 8f6f 	isb	sy
 800c078:	4b15      	ldr	r3, [pc, #84]	@ (800c0d0 <pxCurrentTCBConst>)
 800c07a:	681a      	ldr	r2, [r3, #0]
 800c07c:	f01e 0f10 	tst.w	lr, #16
 800c080:	bf08      	it	eq
 800c082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c08a:	6010      	str	r0, [r2, #0]
 800c08c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c090:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c094:	f380 8811 	msr	BASEPRI, r0
 800c098:	f3bf 8f4f 	dsb	sy
 800c09c:	f3bf 8f6f 	isb	sy
 800c0a0:	f001 f980 	bl	800d3a4 <vTaskSwitchContext>
 800c0a4:	f04f 0000 	mov.w	r0, #0
 800c0a8:	f380 8811 	msr	BASEPRI, r0
 800c0ac:	bc09      	pop	{r0, r3}
 800c0ae:	6819      	ldr	r1, [r3, #0]
 800c0b0:	6808      	ldr	r0, [r1, #0]
 800c0b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0b6:	f01e 0f10 	tst.w	lr, #16
 800c0ba:	bf08      	it	eq
 800c0bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c0c0:	f380 8809 	msr	PSP, r0
 800c0c4:	f3bf 8f6f 	isb	sy
 800c0c8:	4770      	bx	lr
 800c0ca:	bf00      	nop
 800c0cc:	f3af 8000 	nop.w

0800c0d0 <pxCurrentTCBConst>:
 800c0d0:	240047cc 	.word	0x240047cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c0d4:	bf00      	nop
 800c0d6:	bf00      	nop

0800c0d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b082      	sub	sp, #8
 800c0dc:	af00      	add	r7, sp, #0
	__asm volatile
 800c0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0e2:	f383 8811 	msr	BASEPRI, r3
 800c0e6:	f3bf 8f6f 	isb	sy
 800c0ea:	f3bf 8f4f 	dsb	sy
 800c0ee:	607b      	str	r3, [r7, #4]
}
 800c0f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c0f2:	f001 f89d 	bl	800d230 <xTaskIncrementTick>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d003      	beq.n	800c104 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c0fc:	4b06      	ldr	r3, [pc, #24]	@ (800c118 <xPortSysTickHandler+0x40>)
 800c0fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c102:	601a      	str	r2, [r3, #0]
 800c104:	2300      	movs	r3, #0
 800c106:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	f383 8811 	msr	BASEPRI, r3
}
 800c10e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c110:	bf00      	nop
 800c112:	3708      	adds	r7, #8
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}
 800c118:	e000ed04 	.word	0xe000ed04

0800c11c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c11c:	b480      	push	{r7}
 800c11e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c120:	4b0b      	ldr	r3, [pc, #44]	@ (800c150 <vPortSetupTimerInterrupt+0x34>)
 800c122:	2200      	movs	r2, #0
 800c124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c126:	4b0b      	ldr	r3, [pc, #44]	@ (800c154 <vPortSetupTimerInterrupt+0x38>)
 800c128:	2200      	movs	r2, #0
 800c12a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c12c:	4b0a      	ldr	r3, [pc, #40]	@ (800c158 <vPortSetupTimerInterrupt+0x3c>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	4a0a      	ldr	r2, [pc, #40]	@ (800c15c <vPortSetupTimerInterrupt+0x40>)
 800c132:	fba2 2303 	umull	r2, r3, r2, r3
 800c136:	099b      	lsrs	r3, r3, #6
 800c138:	4a09      	ldr	r2, [pc, #36]	@ (800c160 <vPortSetupTimerInterrupt+0x44>)
 800c13a:	3b01      	subs	r3, #1
 800c13c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c13e:	4b04      	ldr	r3, [pc, #16]	@ (800c150 <vPortSetupTimerInterrupt+0x34>)
 800c140:	2207      	movs	r2, #7
 800c142:	601a      	str	r2, [r3, #0]
}
 800c144:	bf00      	nop
 800c146:	46bd      	mov	sp, r7
 800c148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14c:	4770      	bx	lr
 800c14e:	bf00      	nop
 800c150:	e000e010 	.word	0xe000e010
 800c154:	e000e018 	.word	0xe000e018
 800c158:	24000000 	.word	0x24000000
 800c15c:	10624dd3 	.word	0x10624dd3
 800c160:	e000e014 	.word	0xe000e014

0800c164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c164:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c174 <vPortEnableVFP+0x10>
 800c168:	6801      	ldr	r1, [r0, #0]
 800c16a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c16e:	6001      	str	r1, [r0, #0]
 800c170:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c172:	bf00      	nop
 800c174:	e000ed88 	.word	0xe000ed88

0800c178 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c178:	b480      	push	{r7}
 800c17a:	b085      	sub	sp, #20
 800c17c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c17e:	f3ef 8305 	mrs	r3, IPSR
 800c182:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	2b0f      	cmp	r3, #15
 800c188:	d915      	bls.n	800c1b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c18a:	4a18      	ldr	r2, [pc, #96]	@ (800c1ec <vPortValidateInterruptPriority+0x74>)
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	4413      	add	r3, r2
 800c190:	781b      	ldrb	r3, [r3, #0]
 800c192:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c194:	4b16      	ldr	r3, [pc, #88]	@ (800c1f0 <vPortValidateInterruptPriority+0x78>)
 800c196:	781b      	ldrb	r3, [r3, #0]
 800c198:	7afa      	ldrb	r2, [r7, #11]
 800c19a:	429a      	cmp	r2, r3
 800c19c:	d20b      	bcs.n	800c1b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c19e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1a2:	f383 8811 	msr	BASEPRI, r3
 800c1a6:	f3bf 8f6f 	isb	sy
 800c1aa:	f3bf 8f4f 	dsb	sy
 800c1ae:	607b      	str	r3, [r7, #4]
}
 800c1b0:	bf00      	nop
 800c1b2:	bf00      	nop
 800c1b4:	e7fd      	b.n	800c1b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c1b6:	4b0f      	ldr	r3, [pc, #60]	@ (800c1f4 <vPortValidateInterruptPriority+0x7c>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c1be:	4b0e      	ldr	r3, [pc, #56]	@ (800c1f8 <vPortValidateInterruptPriority+0x80>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	429a      	cmp	r2, r3
 800c1c4:	d90b      	bls.n	800c1de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c1c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ca:	f383 8811 	msr	BASEPRI, r3
 800c1ce:	f3bf 8f6f 	isb	sy
 800c1d2:	f3bf 8f4f 	dsb	sy
 800c1d6:	603b      	str	r3, [r7, #0]
}
 800c1d8:	bf00      	nop
 800c1da:	bf00      	nop
 800c1dc:	e7fd      	b.n	800c1da <vPortValidateInterruptPriority+0x62>
	}
 800c1de:	bf00      	nop
 800c1e0:	3714      	adds	r7, #20
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e8:	4770      	bx	lr
 800c1ea:	bf00      	nop
 800c1ec:	e000e3f0 	.word	0xe000e3f0
 800c1f0:	24004784 	.word	0x24004784
 800c1f4:	e000ed0c 	.word	0xe000ed0c
 800c1f8:	24004788 	.word	0x24004788

0800c1fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b084      	sub	sp, #16
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
 800c204:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d10b      	bne.n	800c228 <xQueueGenericReset+0x2c>
	__asm volatile
 800c210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c214:	f383 8811 	msr	BASEPRI, r3
 800c218:	f3bf 8f6f 	isb	sy
 800c21c:	f3bf 8f4f 	dsb	sy
 800c220:	60bb      	str	r3, [r7, #8]
}
 800c222:	bf00      	nop
 800c224:	bf00      	nop
 800c226:	e7fd      	b.n	800c224 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c228:	f7ff fec6 	bl	800bfb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	681a      	ldr	r2, [r3, #0]
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c234:	68f9      	ldr	r1, [r7, #12]
 800c236:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c238:	fb01 f303 	mul.w	r3, r1, r3
 800c23c:	441a      	add	r2, r3
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	2200      	movs	r2, #0
 800c246:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	681a      	ldr	r2, [r3, #0]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	681a      	ldr	r2, [r3, #0]
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c258:	3b01      	subs	r3, #1
 800c25a:	68f9      	ldr	r1, [r7, #12]
 800c25c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c25e:	fb01 f303 	mul.w	r3, r1, r3
 800c262:	441a      	add	r2, r3
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	22ff      	movs	r2, #255	@ 0xff
 800c26c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	22ff      	movs	r2, #255	@ 0xff
 800c274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d114      	bne.n	800c2a8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	691b      	ldr	r3, [r3, #16]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d01a      	beq.n	800c2bc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	3310      	adds	r3, #16
 800c28a:	4618      	mov	r0, r3
 800c28c:	f001 f942 	bl	800d514 <xTaskRemoveFromEventList>
 800c290:	4603      	mov	r3, r0
 800c292:	2b00      	cmp	r3, #0
 800c294:	d012      	beq.n	800c2bc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c296:	4b0d      	ldr	r3, [pc, #52]	@ (800c2cc <xQueueGenericReset+0xd0>)
 800c298:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c29c:	601a      	str	r2, [r3, #0]
 800c29e:	f3bf 8f4f 	dsb	sy
 800c2a2:	f3bf 8f6f 	isb	sy
 800c2a6:	e009      	b.n	800c2bc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	3310      	adds	r3, #16
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	f7ff fc9b 	bl	800bbe8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	3324      	adds	r3, #36	@ 0x24
 800c2b6:	4618      	mov	r0, r3
 800c2b8:	f7ff fc96 	bl	800bbe8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c2bc:	f7ff feae 	bl	800c01c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c2c0:	2301      	movs	r3, #1
}
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	3710      	adds	r7, #16
 800c2c6:	46bd      	mov	sp, r7
 800c2c8:	bd80      	pop	{r7, pc}
 800c2ca:	bf00      	nop
 800c2cc:	e000ed04 	.word	0xe000ed04

0800c2d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b08e      	sub	sp, #56	@ 0x38
 800c2d4:	af02      	add	r7, sp, #8
 800c2d6:	60f8      	str	r0, [r7, #12]
 800c2d8:	60b9      	str	r1, [r7, #8]
 800c2da:	607a      	str	r2, [r7, #4]
 800c2dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d10b      	bne.n	800c2fc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c2e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2e8:	f383 8811 	msr	BASEPRI, r3
 800c2ec:	f3bf 8f6f 	isb	sy
 800c2f0:	f3bf 8f4f 	dsb	sy
 800c2f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c2f6:	bf00      	nop
 800c2f8:	bf00      	nop
 800c2fa:	e7fd      	b.n	800c2f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d10b      	bne.n	800c31a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c306:	f383 8811 	msr	BASEPRI, r3
 800c30a:	f3bf 8f6f 	isb	sy
 800c30e:	f3bf 8f4f 	dsb	sy
 800c312:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c314:	bf00      	nop
 800c316:	bf00      	nop
 800c318:	e7fd      	b.n	800c316 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d002      	beq.n	800c326 <xQueueGenericCreateStatic+0x56>
 800c320:	68bb      	ldr	r3, [r7, #8]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d001      	beq.n	800c32a <xQueueGenericCreateStatic+0x5a>
 800c326:	2301      	movs	r3, #1
 800c328:	e000      	b.n	800c32c <xQueueGenericCreateStatic+0x5c>
 800c32a:	2300      	movs	r3, #0
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d10b      	bne.n	800c348 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c334:	f383 8811 	msr	BASEPRI, r3
 800c338:	f3bf 8f6f 	isb	sy
 800c33c:	f3bf 8f4f 	dsb	sy
 800c340:	623b      	str	r3, [r7, #32]
}
 800c342:	bf00      	nop
 800c344:	bf00      	nop
 800c346:	e7fd      	b.n	800c344 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d102      	bne.n	800c354 <xQueueGenericCreateStatic+0x84>
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d101      	bne.n	800c358 <xQueueGenericCreateStatic+0x88>
 800c354:	2301      	movs	r3, #1
 800c356:	e000      	b.n	800c35a <xQueueGenericCreateStatic+0x8a>
 800c358:	2300      	movs	r3, #0
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d10b      	bne.n	800c376 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c35e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c362:	f383 8811 	msr	BASEPRI, r3
 800c366:	f3bf 8f6f 	isb	sy
 800c36a:	f3bf 8f4f 	dsb	sy
 800c36e:	61fb      	str	r3, [r7, #28]
}
 800c370:	bf00      	nop
 800c372:	bf00      	nop
 800c374:	e7fd      	b.n	800c372 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c376:	2350      	movs	r3, #80	@ 0x50
 800c378:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	2b50      	cmp	r3, #80	@ 0x50
 800c37e:	d00b      	beq.n	800c398 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c384:	f383 8811 	msr	BASEPRI, r3
 800c388:	f3bf 8f6f 	isb	sy
 800c38c:	f3bf 8f4f 	dsb	sy
 800c390:	61bb      	str	r3, [r7, #24]
}
 800c392:	bf00      	nop
 800c394:	bf00      	nop
 800c396:	e7fd      	b.n	800c394 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c398:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c39e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d00d      	beq.n	800c3c0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c3a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c3ac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b2:	9300      	str	r3, [sp, #0]
 800c3b4:	4613      	mov	r3, r2
 800c3b6:	687a      	ldr	r2, [r7, #4]
 800c3b8:	68b9      	ldr	r1, [r7, #8]
 800c3ba:	68f8      	ldr	r0, [r7, #12]
 800c3bc:	f000 f805 	bl	800c3ca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c3c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	3730      	adds	r7, #48	@ 0x30
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}

0800c3ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c3ca:	b580      	push	{r7, lr}
 800c3cc:	b084      	sub	sp, #16
 800c3ce:	af00      	add	r7, sp, #0
 800c3d0:	60f8      	str	r0, [r7, #12]
 800c3d2:	60b9      	str	r1, [r7, #8]
 800c3d4:	607a      	str	r2, [r7, #4]
 800c3d6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d103      	bne.n	800c3e6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c3de:	69bb      	ldr	r3, [r7, #24]
 800c3e0:	69ba      	ldr	r2, [r7, #24]
 800c3e2:	601a      	str	r2, [r3, #0]
 800c3e4:	e002      	b.n	800c3ec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c3e6:	69bb      	ldr	r3, [r7, #24]
 800c3e8:	687a      	ldr	r2, [r7, #4]
 800c3ea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c3ec:	69bb      	ldr	r3, [r7, #24]
 800c3ee:	68fa      	ldr	r2, [r7, #12]
 800c3f0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c3f2:	69bb      	ldr	r3, [r7, #24]
 800c3f4:	68ba      	ldr	r2, [r7, #8]
 800c3f6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c3f8:	2101      	movs	r1, #1
 800c3fa:	69b8      	ldr	r0, [r7, #24]
 800c3fc:	f7ff fefe 	bl	800c1fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c400:	69bb      	ldr	r3, [r7, #24]
 800c402:	78fa      	ldrb	r2, [r7, #3]
 800c404:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c408:	bf00      	nop
 800c40a:	3710      	adds	r7, #16
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}

0800c410 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b08e      	sub	sp, #56	@ 0x38
 800c414:	af00      	add	r7, sp, #0
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	60b9      	str	r1, [r7, #8]
 800c41a:	607a      	str	r2, [r7, #4]
 800c41c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c41e:	2300      	movs	r3, #0
 800c420:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d10b      	bne.n	800c444 <xQueueGenericSend+0x34>
	__asm volatile
 800c42c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c430:	f383 8811 	msr	BASEPRI, r3
 800c434:	f3bf 8f6f 	isb	sy
 800c438:	f3bf 8f4f 	dsb	sy
 800c43c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c43e:	bf00      	nop
 800c440:	bf00      	nop
 800c442:	e7fd      	b.n	800c440 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d103      	bne.n	800c452 <xQueueGenericSend+0x42>
 800c44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c44c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d101      	bne.n	800c456 <xQueueGenericSend+0x46>
 800c452:	2301      	movs	r3, #1
 800c454:	e000      	b.n	800c458 <xQueueGenericSend+0x48>
 800c456:	2300      	movs	r3, #0
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d10b      	bne.n	800c474 <xQueueGenericSend+0x64>
	__asm volatile
 800c45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c460:	f383 8811 	msr	BASEPRI, r3
 800c464:	f3bf 8f6f 	isb	sy
 800c468:	f3bf 8f4f 	dsb	sy
 800c46c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c46e:	bf00      	nop
 800c470:	bf00      	nop
 800c472:	e7fd      	b.n	800c470 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	2b02      	cmp	r3, #2
 800c478:	d103      	bne.n	800c482 <xQueueGenericSend+0x72>
 800c47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c47e:	2b01      	cmp	r3, #1
 800c480:	d101      	bne.n	800c486 <xQueueGenericSend+0x76>
 800c482:	2301      	movs	r3, #1
 800c484:	e000      	b.n	800c488 <xQueueGenericSend+0x78>
 800c486:	2300      	movs	r3, #0
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d10b      	bne.n	800c4a4 <xQueueGenericSend+0x94>
	__asm volatile
 800c48c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c490:	f383 8811 	msr	BASEPRI, r3
 800c494:	f3bf 8f6f 	isb	sy
 800c498:	f3bf 8f4f 	dsb	sy
 800c49c:	623b      	str	r3, [r7, #32]
}
 800c49e:	bf00      	nop
 800c4a0:	bf00      	nop
 800c4a2:	e7fd      	b.n	800c4a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c4a4:	f001 f9fc 	bl	800d8a0 <xTaskGetSchedulerState>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d102      	bne.n	800c4b4 <xQueueGenericSend+0xa4>
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d101      	bne.n	800c4b8 <xQueueGenericSend+0xa8>
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	e000      	b.n	800c4ba <xQueueGenericSend+0xaa>
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d10b      	bne.n	800c4d6 <xQueueGenericSend+0xc6>
	__asm volatile
 800c4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4c2:	f383 8811 	msr	BASEPRI, r3
 800c4c6:	f3bf 8f6f 	isb	sy
 800c4ca:	f3bf 8f4f 	dsb	sy
 800c4ce:	61fb      	str	r3, [r7, #28]
}
 800c4d0:	bf00      	nop
 800c4d2:	bf00      	nop
 800c4d4:	e7fd      	b.n	800c4d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c4d6:	f7ff fd6f 	bl	800bfb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d302      	bcc.n	800c4ec <xQueueGenericSend+0xdc>
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	2b02      	cmp	r3, #2
 800c4ea:	d129      	bne.n	800c540 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c4ec:	683a      	ldr	r2, [r7, #0]
 800c4ee:	68b9      	ldr	r1, [r7, #8]
 800c4f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c4f2:	f000 fa0f 	bl	800c914 <prvCopyDataToQueue>
 800c4f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c4f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d010      	beq.n	800c522 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c502:	3324      	adds	r3, #36	@ 0x24
 800c504:	4618      	mov	r0, r3
 800c506:	f001 f805 	bl	800d514 <xTaskRemoveFromEventList>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d013      	beq.n	800c538 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c510:	4b3f      	ldr	r3, [pc, #252]	@ (800c610 <xQueueGenericSend+0x200>)
 800c512:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c516:	601a      	str	r2, [r3, #0]
 800c518:	f3bf 8f4f 	dsb	sy
 800c51c:	f3bf 8f6f 	isb	sy
 800c520:	e00a      	b.n	800c538 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c524:	2b00      	cmp	r3, #0
 800c526:	d007      	beq.n	800c538 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c528:	4b39      	ldr	r3, [pc, #228]	@ (800c610 <xQueueGenericSend+0x200>)
 800c52a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c52e:	601a      	str	r2, [r3, #0]
 800c530:	f3bf 8f4f 	dsb	sy
 800c534:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c538:	f7ff fd70 	bl	800c01c <vPortExitCritical>
				return pdPASS;
 800c53c:	2301      	movs	r3, #1
 800c53e:	e063      	b.n	800c608 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2b00      	cmp	r3, #0
 800c544:	d103      	bne.n	800c54e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c546:	f7ff fd69 	bl	800c01c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c54a:	2300      	movs	r3, #0
 800c54c:	e05c      	b.n	800c608 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c54e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c550:	2b00      	cmp	r3, #0
 800c552:	d106      	bne.n	800c562 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c554:	f107 0314 	add.w	r3, r7, #20
 800c558:	4618      	mov	r0, r3
 800c55a:	f001 f83f 	bl	800d5dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c55e:	2301      	movs	r3, #1
 800c560:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c562:	f7ff fd5b 	bl	800c01c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c566:	f000 fda7 	bl	800d0b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c56a:	f7ff fd25 	bl	800bfb8 <vPortEnterCritical>
 800c56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c570:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c574:	b25b      	sxtb	r3, r3
 800c576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c57a:	d103      	bne.n	800c584 <xQueueGenericSend+0x174>
 800c57c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c57e:	2200      	movs	r2, #0
 800c580:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c586:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c58a:	b25b      	sxtb	r3, r3
 800c58c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c590:	d103      	bne.n	800c59a <xQueueGenericSend+0x18a>
 800c592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c594:	2200      	movs	r2, #0
 800c596:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c59a:	f7ff fd3f 	bl	800c01c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c59e:	1d3a      	adds	r2, r7, #4
 800c5a0:	f107 0314 	add.w	r3, r7, #20
 800c5a4:	4611      	mov	r1, r2
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f001 f82e 	bl	800d608 <xTaskCheckForTimeOut>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d124      	bne.n	800c5fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c5b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c5b4:	f000 faa6 	bl	800cb04 <prvIsQueueFull>
 800c5b8:	4603      	mov	r3, r0
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d018      	beq.n	800c5f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5c0:	3310      	adds	r3, #16
 800c5c2:	687a      	ldr	r2, [r7, #4]
 800c5c4:	4611      	mov	r1, r2
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	f000 ff52 	bl	800d470 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c5cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c5ce:	f000 fa31 	bl	800ca34 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c5d2:	f000 fd7f 	bl	800d0d4 <xTaskResumeAll>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	f47f af7c 	bne.w	800c4d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c5de:	4b0c      	ldr	r3, [pc, #48]	@ (800c610 <xQueueGenericSend+0x200>)
 800c5e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c5e4:	601a      	str	r2, [r3, #0]
 800c5e6:	f3bf 8f4f 	dsb	sy
 800c5ea:	f3bf 8f6f 	isb	sy
 800c5ee:	e772      	b.n	800c4d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c5f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c5f2:	f000 fa1f 	bl	800ca34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c5f6:	f000 fd6d 	bl	800d0d4 <xTaskResumeAll>
 800c5fa:	e76c      	b.n	800c4d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c5fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c5fe:	f000 fa19 	bl	800ca34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c602:	f000 fd67 	bl	800d0d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c606:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c608:	4618      	mov	r0, r3
 800c60a:	3738      	adds	r7, #56	@ 0x38
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}
 800c610:	e000ed04 	.word	0xe000ed04

0800c614 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b090      	sub	sp, #64	@ 0x40
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	60b9      	str	r1, [r7, #8]
 800c61e:	607a      	str	r2, [r7, #4]
 800c620:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d10b      	bne.n	800c644 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c62c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c630:	f383 8811 	msr	BASEPRI, r3
 800c634:	f3bf 8f6f 	isb	sy
 800c638:	f3bf 8f4f 	dsb	sy
 800c63c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c63e:	bf00      	nop
 800c640:	bf00      	nop
 800c642:	e7fd      	b.n	800c640 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c644:	68bb      	ldr	r3, [r7, #8]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d103      	bne.n	800c652 <xQueueGenericSendFromISR+0x3e>
 800c64a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c64c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d101      	bne.n	800c656 <xQueueGenericSendFromISR+0x42>
 800c652:	2301      	movs	r3, #1
 800c654:	e000      	b.n	800c658 <xQueueGenericSendFromISR+0x44>
 800c656:	2300      	movs	r3, #0
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d10b      	bne.n	800c674 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c65c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c660:	f383 8811 	msr	BASEPRI, r3
 800c664:	f3bf 8f6f 	isb	sy
 800c668:	f3bf 8f4f 	dsb	sy
 800c66c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c66e:	bf00      	nop
 800c670:	bf00      	nop
 800c672:	e7fd      	b.n	800c670 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	2b02      	cmp	r3, #2
 800c678:	d103      	bne.n	800c682 <xQueueGenericSendFromISR+0x6e>
 800c67a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c67c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c67e:	2b01      	cmp	r3, #1
 800c680:	d101      	bne.n	800c686 <xQueueGenericSendFromISR+0x72>
 800c682:	2301      	movs	r3, #1
 800c684:	e000      	b.n	800c688 <xQueueGenericSendFromISR+0x74>
 800c686:	2300      	movs	r3, #0
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d10b      	bne.n	800c6a4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c690:	f383 8811 	msr	BASEPRI, r3
 800c694:	f3bf 8f6f 	isb	sy
 800c698:	f3bf 8f4f 	dsb	sy
 800c69c:	623b      	str	r3, [r7, #32]
}
 800c69e:	bf00      	nop
 800c6a0:	bf00      	nop
 800c6a2:	e7fd      	b.n	800c6a0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c6a4:	f7ff fd68 	bl	800c178 <vPortValidateInterruptPriority>
	__asm volatile
 800c6a8:	f3ef 8211 	mrs	r2, BASEPRI
 800c6ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6b0:	f383 8811 	msr	BASEPRI, r3
 800c6b4:	f3bf 8f6f 	isb	sy
 800c6b8:	f3bf 8f4f 	dsb	sy
 800c6bc:	61fa      	str	r2, [r7, #28]
 800c6be:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800c6c0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c6c2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c6c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c6c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d302      	bcc.n	800c6d6 <xQueueGenericSendFromISR+0xc2>
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	2b02      	cmp	r3, #2
 800c6d4:	d12f      	bne.n	800c736 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c6dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c6e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c6e6:	683a      	ldr	r2, [r7, #0]
 800c6e8:	68b9      	ldr	r1, [r7, #8]
 800c6ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c6ec:	f000 f912 	bl	800c914 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c6f0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c6f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6f8:	d112      	bne.n	800c720 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d016      	beq.n	800c730 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c704:	3324      	adds	r3, #36	@ 0x24
 800c706:	4618      	mov	r0, r3
 800c708:	f000 ff04 	bl	800d514 <xTaskRemoveFromEventList>
 800c70c:	4603      	mov	r3, r0
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d00e      	beq.n	800c730 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d00b      	beq.n	800c730 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	2201      	movs	r2, #1
 800c71c:	601a      	str	r2, [r3, #0]
 800c71e:	e007      	b.n	800c730 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c720:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c724:	3301      	adds	r3, #1
 800c726:	b2db      	uxtb	r3, r3
 800c728:	b25a      	sxtb	r2, r3
 800c72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c72c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c730:	2301      	movs	r3, #1
 800c732:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c734:	e001      	b.n	800c73a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c736:	2300      	movs	r3, #0
 800c738:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c73a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c73c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800c73e:	697b      	ldr	r3, [r7, #20]
 800c740:	f383 8811 	msr	BASEPRI, r3
}
 800c744:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3740      	adds	r7, #64	@ 0x40
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}

0800c750 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b08c      	sub	sp, #48	@ 0x30
 800c754:	af00      	add	r7, sp, #0
 800c756:	60f8      	str	r0, [r7, #12]
 800c758:	60b9      	str	r1, [r7, #8]
 800c75a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c75c:	2300      	movs	r3, #0
 800c75e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c766:	2b00      	cmp	r3, #0
 800c768:	d10b      	bne.n	800c782 <xQueueReceive+0x32>
	__asm volatile
 800c76a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c76e:	f383 8811 	msr	BASEPRI, r3
 800c772:	f3bf 8f6f 	isb	sy
 800c776:	f3bf 8f4f 	dsb	sy
 800c77a:	623b      	str	r3, [r7, #32]
}
 800c77c:	bf00      	nop
 800c77e:	bf00      	nop
 800c780:	e7fd      	b.n	800c77e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d103      	bne.n	800c790 <xQueueReceive+0x40>
 800c788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c78a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d101      	bne.n	800c794 <xQueueReceive+0x44>
 800c790:	2301      	movs	r3, #1
 800c792:	e000      	b.n	800c796 <xQueueReceive+0x46>
 800c794:	2300      	movs	r3, #0
 800c796:	2b00      	cmp	r3, #0
 800c798:	d10b      	bne.n	800c7b2 <xQueueReceive+0x62>
	__asm volatile
 800c79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c79e:	f383 8811 	msr	BASEPRI, r3
 800c7a2:	f3bf 8f6f 	isb	sy
 800c7a6:	f3bf 8f4f 	dsb	sy
 800c7aa:	61fb      	str	r3, [r7, #28]
}
 800c7ac:	bf00      	nop
 800c7ae:	bf00      	nop
 800c7b0:	e7fd      	b.n	800c7ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c7b2:	f001 f875 	bl	800d8a0 <xTaskGetSchedulerState>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d102      	bne.n	800c7c2 <xQueueReceive+0x72>
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d101      	bne.n	800c7c6 <xQueueReceive+0x76>
 800c7c2:	2301      	movs	r3, #1
 800c7c4:	e000      	b.n	800c7c8 <xQueueReceive+0x78>
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d10b      	bne.n	800c7e4 <xQueueReceive+0x94>
	__asm volatile
 800c7cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7d0:	f383 8811 	msr	BASEPRI, r3
 800c7d4:	f3bf 8f6f 	isb	sy
 800c7d8:	f3bf 8f4f 	dsb	sy
 800c7dc:	61bb      	str	r3, [r7, #24]
}
 800c7de:	bf00      	nop
 800c7e0:	bf00      	nop
 800c7e2:	e7fd      	b.n	800c7e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c7e4:	f7ff fbe8 	bl	800bfb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c7e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d01f      	beq.n	800c834 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c7f4:	68b9      	ldr	r1, [r7, #8]
 800c7f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c7f8:	f000 f8f6 	bl	800c9e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7fe:	1e5a      	subs	r2, r3, #1
 800c800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c802:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c806:	691b      	ldr	r3, [r3, #16]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d00f      	beq.n	800c82c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c80c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c80e:	3310      	adds	r3, #16
 800c810:	4618      	mov	r0, r3
 800c812:	f000 fe7f 	bl	800d514 <xTaskRemoveFromEventList>
 800c816:	4603      	mov	r3, r0
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d007      	beq.n	800c82c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c81c:	4b3c      	ldr	r3, [pc, #240]	@ (800c910 <xQueueReceive+0x1c0>)
 800c81e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c822:	601a      	str	r2, [r3, #0]
 800c824:	f3bf 8f4f 	dsb	sy
 800c828:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c82c:	f7ff fbf6 	bl	800c01c <vPortExitCritical>
				return pdPASS;
 800c830:	2301      	movs	r3, #1
 800c832:	e069      	b.n	800c908 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d103      	bne.n	800c842 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c83a:	f7ff fbef 	bl	800c01c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c83e:	2300      	movs	r3, #0
 800c840:	e062      	b.n	800c908 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c844:	2b00      	cmp	r3, #0
 800c846:	d106      	bne.n	800c856 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c848:	f107 0310 	add.w	r3, r7, #16
 800c84c:	4618      	mov	r0, r3
 800c84e:	f000 fec5 	bl	800d5dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c852:	2301      	movs	r3, #1
 800c854:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c856:	f7ff fbe1 	bl	800c01c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c85a:	f000 fc2d 	bl	800d0b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c85e:	f7ff fbab 	bl	800bfb8 <vPortEnterCritical>
 800c862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c864:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c868:	b25b      	sxtb	r3, r3
 800c86a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c86e:	d103      	bne.n	800c878 <xQueueReceive+0x128>
 800c870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c872:	2200      	movs	r2, #0
 800c874:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c87a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c87e:	b25b      	sxtb	r3, r3
 800c880:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c884:	d103      	bne.n	800c88e <xQueueReceive+0x13e>
 800c886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c888:	2200      	movs	r2, #0
 800c88a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c88e:	f7ff fbc5 	bl	800c01c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c892:	1d3a      	adds	r2, r7, #4
 800c894:	f107 0310 	add.w	r3, r7, #16
 800c898:	4611      	mov	r1, r2
 800c89a:	4618      	mov	r0, r3
 800c89c:	f000 feb4 	bl	800d608 <xTaskCheckForTimeOut>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d123      	bne.n	800c8ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c8a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8a8:	f000 f916 	bl	800cad8 <prvIsQueueEmpty>
 800c8ac:	4603      	mov	r3, r0
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d017      	beq.n	800c8e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c8b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8b4:	3324      	adds	r3, #36	@ 0x24
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	4611      	mov	r1, r2
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	f000 fdd8 	bl	800d470 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c8c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8c2:	f000 f8b7 	bl	800ca34 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c8c6:	f000 fc05 	bl	800d0d4 <xTaskResumeAll>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d189      	bne.n	800c7e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c8d0:	4b0f      	ldr	r3, [pc, #60]	@ (800c910 <xQueueReceive+0x1c0>)
 800c8d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8d6:	601a      	str	r2, [r3, #0]
 800c8d8:	f3bf 8f4f 	dsb	sy
 800c8dc:	f3bf 8f6f 	isb	sy
 800c8e0:	e780      	b.n	800c7e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c8e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8e4:	f000 f8a6 	bl	800ca34 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c8e8:	f000 fbf4 	bl	800d0d4 <xTaskResumeAll>
 800c8ec:	e77a      	b.n	800c7e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c8ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8f0:	f000 f8a0 	bl	800ca34 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c8f4:	f000 fbee 	bl	800d0d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c8f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c8fa:	f000 f8ed 	bl	800cad8 <prvIsQueueEmpty>
 800c8fe:	4603      	mov	r3, r0
 800c900:	2b00      	cmp	r3, #0
 800c902:	f43f af6f 	beq.w	800c7e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c906:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3730      	adds	r7, #48	@ 0x30
 800c90c:	46bd      	mov	sp, r7
 800c90e:	bd80      	pop	{r7, pc}
 800c910:	e000ed04 	.word	0xe000ed04

0800c914 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b086      	sub	sp, #24
 800c918:	af00      	add	r7, sp, #0
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	60b9      	str	r1, [r7, #8]
 800c91e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c920:	2300      	movs	r3, #0
 800c922:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c928:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d10d      	bne.n	800c94e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d14d      	bne.n	800c9d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	689b      	ldr	r3, [r3, #8]
 800c93e:	4618      	mov	r0, r3
 800c940:	f000 ffcc 	bl	800d8dc <xTaskPriorityDisinherit>
 800c944:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	2200      	movs	r2, #0
 800c94a:	609a      	str	r2, [r3, #8]
 800c94c:	e043      	b.n	800c9d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d119      	bne.n	800c988 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	6858      	ldr	r0, [r3, #4]
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c95c:	461a      	mov	r2, r3
 800c95e:	68b9      	ldr	r1, [r7, #8]
 800c960:	f001 fc72 	bl	800e248 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	685a      	ldr	r2, [r3, #4]
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c96c:	441a      	add	r2, r3
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	685a      	ldr	r2, [r3, #4]
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	689b      	ldr	r3, [r3, #8]
 800c97a:	429a      	cmp	r2, r3
 800c97c:	d32b      	bcc.n	800c9d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	681a      	ldr	r2, [r3, #0]
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	605a      	str	r2, [r3, #4]
 800c986:	e026      	b.n	800c9d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	68d8      	ldr	r0, [r3, #12]
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c990:	461a      	mov	r2, r3
 800c992:	68b9      	ldr	r1, [r7, #8]
 800c994:	f001 fc58 	bl	800e248 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	68da      	ldr	r2, [r3, #12]
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9a0:	425b      	negs	r3, r3
 800c9a2:	441a      	add	r2, r3
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	68da      	ldr	r2, [r3, #12]
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d207      	bcs.n	800c9c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	689a      	ldr	r2, [r3, #8]
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9bc:	425b      	negs	r3, r3
 800c9be:	441a      	add	r2, r3
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	2b02      	cmp	r3, #2
 800c9c8:	d105      	bne.n	800c9d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c9ca:	693b      	ldr	r3, [r7, #16]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d002      	beq.n	800c9d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c9d0:	693b      	ldr	r3, [r7, #16]
 800c9d2:	3b01      	subs	r3, #1
 800c9d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c9d6:	693b      	ldr	r3, [r7, #16]
 800c9d8:	1c5a      	adds	r2, r3, #1
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c9de:	697b      	ldr	r3, [r7, #20]
}
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	3718      	adds	r7, #24
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bd80      	pop	{r7, pc}

0800c9e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b082      	sub	sp, #8
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	6078      	str	r0, [r7, #4]
 800c9f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d018      	beq.n	800ca2c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	68da      	ldr	r2, [r3, #12]
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca02:	441a      	add	r2, r3
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	68da      	ldr	r2, [r3, #12]
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	689b      	ldr	r3, [r3, #8]
 800ca10:	429a      	cmp	r2, r3
 800ca12:	d303      	bcc.n	800ca1c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681a      	ldr	r2, [r3, #0]
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	68d9      	ldr	r1, [r3, #12]
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca24:	461a      	mov	r2, r3
 800ca26:	6838      	ldr	r0, [r7, #0]
 800ca28:	f001 fc0e 	bl	800e248 <memcpy>
	}
}
 800ca2c:	bf00      	nop
 800ca2e:	3708      	adds	r7, #8
 800ca30:	46bd      	mov	sp, r7
 800ca32:	bd80      	pop	{r7, pc}

0800ca34 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b084      	sub	sp, #16
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ca3c:	f7ff fabc 	bl	800bfb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca46:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ca48:	e011      	b.n	800ca6e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d012      	beq.n	800ca78 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	3324      	adds	r3, #36	@ 0x24
 800ca56:	4618      	mov	r0, r3
 800ca58:	f000 fd5c 	bl	800d514 <xTaskRemoveFromEventList>
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d001      	beq.n	800ca66 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ca62:	f000 fe35 	bl	800d6d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ca66:	7bfb      	ldrb	r3, [r7, #15]
 800ca68:	3b01      	subs	r3, #1
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ca6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	dce9      	bgt.n	800ca4a <prvUnlockQueue+0x16>
 800ca76:	e000      	b.n	800ca7a <prvUnlockQueue+0x46>
					break;
 800ca78:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	22ff      	movs	r2, #255	@ 0xff
 800ca7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ca82:	f7ff facb 	bl	800c01c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ca86:	f7ff fa97 	bl	800bfb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ca90:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca92:	e011      	b.n	800cab8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	691b      	ldr	r3, [r3, #16]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d012      	beq.n	800cac2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	3310      	adds	r3, #16
 800caa0:	4618      	mov	r0, r3
 800caa2:	f000 fd37 	bl	800d514 <xTaskRemoveFromEventList>
 800caa6:	4603      	mov	r3, r0
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d001      	beq.n	800cab0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800caac:	f000 fe10 	bl	800d6d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cab0:	7bbb      	ldrb	r3, [r7, #14]
 800cab2:	3b01      	subs	r3, #1
 800cab4:	b2db      	uxtb	r3, r3
 800cab6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cab8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	dce9      	bgt.n	800ca94 <prvUnlockQueue+0x60>
 800cac0:	e000      	b.n	800cac4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cac2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	22ff      	movs	r2, #255	@ 0xff
 800cac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800cacc:	f7ff faa6 	bl	800c01c <vPortExitCritical>
}
 800cad0:	bf00      	nop
 800cad2:	3710      	adds	r7, #16
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b084      	sub	sp, #16
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cae0:	f7ff fa6a 	bl	800bfb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d102      	bne.n	800caf2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800caec:	2301      	movs	r3, #1
 800caee:	60fb      	str	r3, [r7, #12]
 800caf0:	e001      	b.n	800caf6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800caf2:	2300      	movs	r3, #0
 800caf4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800caf6:	f7ff fa91 	bl	800c01c <vPortExitCritical>

	return xReturn;
 800cafa:	68fb      	ldr	r3, [r7, #12]
}
 800cafc:	4618      	mov	r0, r3
 800cafe:	3710      	adds	r7, #16
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}

0800cb04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b084      	sub	sp, #16
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cb0c:	f7ff fa54 	bl	800bfb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb18:	429a      	cmp	r2, r3
 800cb1a:	d102      	bne.n	800cb22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cb1c:	2301      	movs	r3, #1
 800cb1e:	60fb      	str	r3, [r7, #12]
 800cb20:	e001      	b.n	800cb26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cb22:	2300      	movs	r3, #0
 800cb24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cb26:	f7ff fa79 	bl	800c01c <vPortExitCritical>

	return xReturn;
 800cb2a:	68fb      	ldr	r3, [r7, #12]
}
 800cb2c:	4618      	mov	r0, r3
 800cb2e:	3710      	adds	r7, #16
 800cb30:	46bd      	mov	sp, r7
 800cb32:	bd80      	pop	{r7, pc}

0800cb34 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cb34:	b480      	push	{r7}
 800cb36:	b085      	sub	sp, #20
 800cb38:	af00      	add	r7, sp, #0
 800cb3a:	6078      	str	r0, [r7, #4]
 800cb3c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cb3e:	2300      	movs	r3, #0
 800cb40:	60fb      	str	r3, [r7, #12]
 800cb42:	e014      	b.n	800cb6e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cb44:	4a0f      	ldr	r2, [pc, #60]	@ (800cb84 <vQueueAddToRegistry+0x50>)
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d10b      	bne.n	800cb68 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800cb50:	490c      	ldr	r1, [pc, #48]	@ (800cb84 <vQueueAddToRegistry+0x50>)
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	683a      	ldr	r2, [r7, #0]
 800cb56:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800cb5a:	4a0a      	ldr	r2, [pc, #40]	@ (800cb84 <vQueueAddToRegistry+0x50>)
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	00db      	lsls	r3, r3, #3
 800cb60:	4413      	add	r3, r2
 800cb62:	687a      	ldr	r2, [r7, #4]
 800cb64:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800cb66:	e006      	b.n	800cb76 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	60fb      	str	r3, [r7, #12]
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2b07      	cmp	r3, #7
 800cb72:	d9e7      	bls.n	800cb44 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cb74:	bf00      	nop
 800cb76:	bf00      	nop
 800cb78:	3714      	adds	r7, #20
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr
 800cb82:	bf00      	nop
 800cb84:	2400478c 	.word	0x2400478c

0800cb88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b086      	sub	sp, #24
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	60f8      	str	r0, [r7, #12]
 800cb90:	60b9      	str	r1, [r7, #8]
 800cb92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cb98:	f7ff fa0e 	bl	800bfb8 <vPortEnterCritical>
 800cb9c:	697b      	ldr	r3, [r7, #20]
 800cb9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cba2:	b25b      	sxtb	r3, r3
 800cba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cba8:	d103      	bne.n	800cbb2 <vQueueWaitForMessageRestricted+0x2a>
 800cbaa:	697b      	ldr	r3, [r7, #20]
 800cbac:	2200      	movs	r2, #0
 800cbae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cbb8:	b25b      	sxtb	r3, r3
 800cbba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbbe:	d103      	bne.n	800cbc8 <vQueueWaitForMessageRestricted+0x40>
 800cbc0:	697b      	ldr	r3, [r7, #20]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cbc8:	f7ff fa28 	bl	800c01c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cbcc:	697b      	ldr	r3, [r7, #20]
 800cbce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d106      	bne.n	800cbe2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cbd4:	697b      	ldr	r3, [r7, #20]
 800cbd6:	3324      	adds	r3, #36	@ 0x24
 800cbd8:	687a      	ldr	r2, [r7, #4]
 800cbda:	68b9      	ldr	r1, [r7, #8]
 800cbdc:	4618      	mov	r0, r3
 800cbde:	f000 fc6d 	bl	800d4bc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cbe2:	6978      	ldr	r0, [r7, #20]
 800cbe4:	f7ff ff26 	bl	800ca34 <prvUnlockQueue>
	}
 800cbe8:	bf00      	nop
 800cbea:	3718      	adds	r7, #24
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}

0800cbf0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b08e      	sub	sp, #56	@ 0x38
 800cbf4:	af04      	add	r7, sp, #16
 800cbf6:	60f8      	str	r0, [r7, #12]
 800cbf8:	60b9      	str	r1, [r7, #8]
 800cbfa:	607a      	str	r2, [r7, #4]
 800cbfc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cbfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d10b      	bne.n	800cc1c <xTaskCreateStatic+0x2c>
	__asm volatile
 800cc04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc08:	f383 8811 	msr	BASEPRI, r3
 800cc0c:	f3bf 8f6f 	isb	sy
 800cc10:	f3bf 8f4f 	dsb	sy
 800cc14:	623b      	str	r3, [r7, #32]
}
 800cc16:	bf00      	nop
 800cc18:	bf00      	nop
 800cc1a:	e7fd      	b.n	800cc18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800cc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d10b      	bne.n	800cc3a <xTaskCreateStatic+0x4a>
	__asm volatile
 800cc22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc26:	f383 8811 	msr	BASEPRI, r3
 800cc2a:	f3bf 8f6f 	isb	sy
 800cc2e:	f3bf 8f4f 	dsb	sy
 800cc32:	61fb      	str	r3, [r7, #28]
}
 800cc34:	bf00      	nop
 800cc36:	bf00      	nop
 800cc38:	e7fd      	b.n	800cc36 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cc3a:	23a8      	movs	r3, #168	@ 0xa8
 800cc3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cc3e:	693b      	ldr	r3, [r7, #16]
 800cc40:	2ba8      	cmp	r3, #168	@ 0xa8
 800cc42:	d00b      	beq.n	800cc5c <xTaskCreateStatic+0x6c>
	__asm volatile
 800cc44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc48:	f383 8811 	msr	BASEPRI, r3
 800cc4c:	f3bf 8f6f 	isb	sy
 800cc50:	f3bf 8f4f 	dsb	sy
 800cc54:	61bb      	str	r3, [r7, #24]
}
 800cc56:	bf00      	nop
 800cc58:	bf00      	nop
 800cc5a:	e7fd      	b.n	800cc58 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cc5c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cc5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d01e      	beq.n	800cca2 <xTaskCreateStatic+0xb2>
 800cc64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d01b      	beq.n	800cca2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cc6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc6c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cc6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc72:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cc74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc76:	2202      	movs	r2, #2
 800cc78:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	9303      	str	r3, [sp, #12]
 800cc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc82:	9302      	str	r3, [sp, #8]
 800cc84:	f107 0314 	add.w	r3, r7, #20
 800cc88:	9301      	str	r3, [sp, #4]
 800cc8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc8c:	9300      	str	r3, [sp, #0]
 800cc8e:	683b      	ldr	r3, [r7, #0]
 800cc90:	687a      	ldr	r2, [r7, #4]
 800cc92:	68b9      	ldr	r1, [r7, #8]
 800cc94:	68f8      	ldr	r0, [r7, #12]
 800cc96:	f000 f851 	bl	800cd3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cc9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cc9c:	f000 f8f6 	bl	800ce8c <prvAddNewTaskToReadyList>
 800cca0:	e001      	b.n	800cca6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800cca2:	2300      	movs	r3, #0
 800cca4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cca6:	697b      	ldr	r3, [r7, #20]
	}
 800cca8:	4618      	mov	r0, r3
 800ccaa:	3728      	adds	r7, #40	@ 0x28
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}

0800ccb0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b08c      	sub	sp, #48	@ 0x30
 800ccb4:	af04      	add	r7, sp, #16
 800ccb6:	60f8      	str	r0, [r7, #12]
 800ccb8:	60b9      	str	r1, [r7, #8]
 800ccba:	603b      	str	r3, [r7, #0]
 800ccbc:	4613      	mov	r3, r2
 800ccbe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ccc0:	88fb      	ldrh	r3, [r7, #6]
 800ccc2:	009b      	lsls	r3, r3, #2
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f7fe fda1 	bl	800b80c <pvPortMalloc>
 800ccca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cccc:	697b      	ldr	r3, [r7, #20]
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d00e      	beq.n	800ccf0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ccd2:	20a8      	movs	r0, #168	@ 0xa8
 800ccd4:	f7fe fd9a 	bl	800b80c <pvPortMalloc>
 800ccd8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ccda:	69fb      	ldr	r3, [r7, #28]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d003      	beq.n	800cce8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cce0:	69fb      	ldr	r3, [r7, #28]
 800cce2:	697a      	ldr	r2, [r7, #20]
 800cce4:	631a      	str	r2, [r3, #48]	@ 0x30
 800cce6:	e005      	b.n	800ccf4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cce8:	6978      	ldr	r0, [r7, #20]
 800ccea:	f7fe fe5d 	bl	800b9a8 <vPortFree>
 800ccee:	e001      	b.n	800ccf4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ccf4:	69fb      	ldr	r3, [r7, #28]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d017      	beq.n	800cd2a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ccfa:	69fb      	ldr	r3, [r7, #28]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cd02:	88fa      	ldrh	r2, [r7, #6]
 800cd04:	2300      	movs	r3, #0
 800cd06:	9303      	str	r3, [sp, #12]
 800cd08:	69fb      	ldr	r3, [r7, #28]
 800cd0a:	9302      	str	r3, [sp, #8]
 800cd0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd0e:	9301      	str	r3, [sp, #4]
 800cd10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd12:	9300      	str	r3, [sp, #0]
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	68b9      	ldr	r1, [r7, #8]
 800cd18:	68f8      	ldr	r0, [r7, #12]
 800cd1a:	f000 f80f 	bl	800cd3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cd1e:	69f8      	ldr	r0, [r7, #28]
 800cd20:	f000 f8b4 	bl	800ce8c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cd24:	2301      	movs	r3, #1
 800cd26:	61bb      	str	r3, [r7, #24]
 800cd28:	e002      	b.n	800cd30 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cd2a:	f04f 33ff 	mov.w	r3, #4294967295
 800cd2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cd30:	69bb      	ldr	r3, [r7, #24]
	}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3720      	adds	r7, #32
 800cd36:	46bd      	mov	sp, r7
 800cd38:	bd80      	pop	{r7, pc}
	...

0800cd3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b088      	sub	sp, #32
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	60f8      	str	r0, [r7, #12]
 800cd44:	60b9      	str	r1, [r7, #8]
 800cd46:	607a      	str	r2, [r7, #4]
 800cd48:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cd4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd4c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	009b      	lsls	r3, r3, #2
 800cd52:	461a      	mov	r2, r3
 800cd54:	21a5      	movs	r1, #165	@ 0xa5
 800cd56:	f001 f9eb 	bl	800e130 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cd5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cd5e:	6879      	ldr	r1, [r7, #4]
 800cd60:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800cd64:	440b      	add	r3, r1
 800cd66:	009b      	lsls	r3, r3, #2
 800cd68:	4413      	add	r3, r2
 800cd6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cd6c:	69bb      	ldr	r3, [r7, #24]
 800cd6e:	f023 0307 	bic.w	r3, r3, #7
 800cd72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cd74:	69bb      	ldr	r3, [r7, #24]
 800cd76:	f003 0307 	and.w	r3, r3, #7
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d00b      	beq.n	800cd96 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800cd7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd82:	f383 8811 	msr	BASEPRI, r3
 800cd86:	f3bf 8f6f 	isb	sy
 800cd8a:	f3bf 8f4f 	dsb	sy
 800cd8e:	617b      	str	r3, [r7, #20]
}
 800cd90:	bf00      	nop
 800cd92:	bf00      	nop
 800cd94:	e7fd      	b.n	800cd92 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d01f      	beq.n	800cddc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	61fb      	str	r3, [r7, #28]
 800cda0:	e012      	b.n	800cdc8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cda2:	68ba      	ldr	r2, [r7, #8]
 800cda4:	69fb      	ldr	r3, [r7, #28]
 800cda6:	4413      	add	r3, r2
 800cda8:	7819      	ldrb	r1, [r3, #0]
 800cdaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cdac:	69fb      	ldr	r3, [r7, #28]
 800cdae:	4413      	add	r3, r2
 800cdb0:	3334      	adds	r3, #52	@ 0x34
 800cdb2:	460a      	mov	r2, r1
 800cdb4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cdb6:	68ba      	ldr	r2, [r7, #8]
 800cdb8:	69fb      	ldr	r3, [r7, #28]
 800cdba:	4413      	add	r3, r2
 800cdbc:	781b      	ldrb	r3, [r3, #0]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d006      	beq.n	800cdd0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cdc2:	69fb      	ldr	r3, [r7, #28]
 800cdc4:	3301      	adds	r3, #1
 800cdc6:	61fb      	str	r3, [r7, #28]
 800cdc8:	69fb      	ldr	r3, [r7, #28]
 800cdca:	2b0f      	cmp	r3, #15
 800cdcc:	d9e9      	bls.n	800cda2 <prvInitialiseNewTask+0x66>
 800cdce:	e000      	b.n	800cdd2 <prvInitialiseNewTask+0x96>
			{
				break;
 800cdd0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cdd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cdda:	e003      	b.n	800cde4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdde:	2200      	movs	r2, #0
 800cde0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cde4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cde6:	2b37      	cmp	r3, #55	@ 0x37
 800cde8:	d901      	bls.n	800cdee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cdea:	2337      	movs	r3, #55	@ 0x37
 800cdec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cdee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdf0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cdf2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cdf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cdf8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cdfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ce00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce02:	3304      	adds	r3, #4
 800ce04:	4618      	mov	r0, r3
 800ce06:	f7fe ff0f 	bl	800bc28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ce0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce0c:	3318      	adds	r3, #24
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f7fe ff0a 	bl	800bc28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ce14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ce1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce1c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ce20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ce24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce28:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ce2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ce32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce34:	2200      	movs	r2, #0
 800ce36:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ce3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce3c:	3354      	adds	r3, #84	@ 0x54
 800ce3e:	224c      	movs	r2, #76	@ 0x4c
 800ce40:	2100      	movs	r1, #0
 800ce42:	4618      	mov	r0, r3
 800ce44:	f001 f974 	bl	800e130 <memset>
 800ce48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce4a:	4a0d      	ldr	r2, [pc, #52]	@ (800ce80 <prvInitialiseNewTask+0x144>)
 800ce4c:	659a      	str	r2, [r3, #88]	@ 0x58
 800ce4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce50:	4a0c      	ldr	r2, [pc, #48]	@ (800ce84 <prvInitialiseNewTask+0x148>)
 800ce52:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ce54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce56:	4a0c      	ldr	r2, [pc, #48]	@ (800ce88 <prvInitialiseNewTask+0x14c>)
 800ce58:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ce5a:	683a      	ldr	r2, [r7, #0]
 800ce5c:	68f9      	ldr	r1, [r7, #12]
 800ce5e:	69b8      	ldr	r0, [r7, #24]
 800ce60:	f7fe ff76 	bl	800bd50 <pxPortInitialiseStack>
 800ce64:	4602      	mov	r2, r0
 800ce66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ce6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d002      	beq.n	800ce76 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ce70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ce76:	bf00      	nop
 800ce78:	3720      	adds	r7, #32
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bd80      	pop	{r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	24004dfc 	.word	0x24004dfc
 800ce84:	24004e64 	.word	0x24004e64
 800ce88:	24004ecc 	.word	0x24004ecc

0800ce8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b082      	sub	sp, #8
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ce94:	f7ff f890 	bl	800bfb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ce98:	4b2d      	ldr	r3, [pc, #180]	@ (800cf50 <prvAddNewTaskToReadyList+0xc4>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	3301      	adds	r3, #1
 800ce9e:	4a2c      	ldr	r2, [pc, #176]	@ (800cf50 <prvAddNewTaskToReadyList+0xc4>)
 800cea0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cea2:	4b2c      	ldr	r3, [pc, #176]	@ (800cf54 <prvAddNewTaskToReadyList+0xc8>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d109      	bne.n	800cebe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ceaa:	4a2a      	ldr	r2, [pc, #168]	@ (800cf54 <prvAddNewTaskToReadyList+0xc8>)
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ceb0:	4b27      	ldr	r3, [pc, #156]	@ (800cf50 <prvAddNewTaskToReadyList+0xc4>)
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	2b01      	cmp	r3, #1
 800ceb6:	d110      	bne.n	800ceda <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ceb8:	f000 fc2e 	bl	800d718 <prvInitialiseTaskLists>
 800cebc:	e00d      	b.n	800ceda <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cebe:	4b26      	ldr	r3, [pc, #152]	@ (800cf58 <prvAddNewTaskToReadyList+0xcc>)
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d109      	bne.n	800ceda <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cec6:	4b23      	ldr	r3, [pc, #140]	@ (800cf54 <prvAddNewTaskToReadyList+0xc8>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ced0:	429a      	cmp	r2, r3
 800ced2:	d802      	bhi.n	800ceda <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ced4:	4a1f      	ldr	r2, [pc, #124]	@ (800cf54 <prvAddNewTaskToReadyList+0xc8>)
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ceda:	4b20      	ldr	r3, [pc, #128]	@ (800cf5c <prvAddNewTaskToReadyList+0xd0>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	3301      	adds	r3, #1
 800cee0:	4a1e      	ldr	r2, [pc, #120]	@ (800cf5c <prvAddNewTaskToReadyList+0xd0>)
 800cee2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800cee4:	4b1d      	ldr	r3, [pc, #116]	@ (800cf5c <prvAddNewTaskToReadyList+0xd0>)
 800cee6:	681a      	ldr	r2, [r3, #0]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cef0:	4b1b      	ldr	r3, [pc, #108]	@ (800cf60 <prvAddNewTaskToReadyList+0xd4>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	429a      	cmp	r2, r3
 800cef6:	d903      	bls.n	800cf00 <prvAddNewTaskToReadyList+0x74>
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cefc:	4a18      	ldr	r2, [pc, #96]	@ (800cf60 <prvAddNewTaskToReadyList+0xd4>)
 800cefe:	6013      	str	r3, [r2, #0]
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf04:	4613      	mov	r3, r2
 800cf06:	009b      	lsls	r3, r3, #2
 800cf08:	4413      	add	r3, r2
 800cf0a:	009b      	lsls	r3, r3, #2
 800cf0c:	4a15      	ldr	r2, [pc, #84]	@ (800cf64 <prvAddNewTaskToReadyList+0xd8>)
 800cf0e:	441a      	add	r2, r3
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	3304      	adds	r3, #4
 800cf14:	4619      	mov	r1, r3
 800cf16:	4610      	mov	r0, r2
 800cf18:	f7fe fe93 	bl	800bc42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cf1c:	f7ff f87e 	bl	800c01c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cf20:	4b0d      	ldr	r3, [pc, #52]	@ (800cf58 <prvAddNewTaskToReadyList+0xcc>)
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d00e      	beq.n	800cf46 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cf28:	4b0a      	ldr	r3, [pc, #40]	@ (800cf54 <prvAddNewTaskToReadyList+0xc8>)
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf32:	429a      	cmp	r2, r3
 800cf34:	d207      	bcs.n	800cf46 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cf36:	4b0c      	ldr	r3, [pc, #48]	@ (800cf68 <prvAddNewTaskToReadyList+0xdc>)
 800cf38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf3c:	601a      	str	r2, [r3, #0]
 800cf3e:	f3bf 8f4f 	dsb	sy
 800cf42:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cf46:	bf00      	nop
 800cf48:	3708      	adds	r7, #8
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}
 800cf4e:	bf00      	nop
 800cf50:	24004ca0 	.word	0x24004ca0
 800cf54:	240047cc 	.word	0x240047cc
 800cf58:	24004cac 	.word	0x24004cac
 800cf5c:	24004cbc 	.word	0x24004cbc
 800cf60:	24004ca8 	.word	0x24004ca8
 800cf64:	240047d0 	.word	0x240047d0
 800cf68:	e000ed04 	.word	0xe000ed04

0800cf6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cf6c:	b580      	push	{r7, lr}
 800cf6e:	b084      	sub	sp, #16
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cf74:	2300      	movs	r3, #0
 800cf76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d018      	beq.n	800cfb0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cf7e:	4b14      	ldr	r3, [pc, #80]	@ (800cfd0 <vTaskDelay+0x64>)
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d00b      	beq.n	800cf9e <vTaskDelay+0x32>
	__asm volatile
 800cf86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf8a:	f383 8811 	msr	BASEPRI, r3
 800cf8e:	f3bf 8f6f 	isb	sy
 800cf92:	f3bf 8f4f 	dsb	sy
 800cf96:	60bb      	str	r3, [r7, #8]
}
 800cf98:	bf00      	nop
 800cf9a:	bf00      	nop
 800cf9c:	e7fd      	b.n	800cf9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800cf9e:	f000 f88b 	bl	800d0b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cfa2:	2100      	movs	r1, #0
 800cfa4:	6878      	ldr	r0, [r7, #4]
 800cfa6:	f000 fd09 	bl	800d9bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cfaa:	f000 f893 	bl	800d0d4 <xTaskResumeAll>
 800cfae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d107      	bne.n	800cfc6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800cfb6:	4b07      	ldr	r3, [pc, #28]	@ (800cfd4 <vTaskDelay+0x68>)
 800cfb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cfbc:	601a      	str	r2, [r3, #0]
 800cfbe:	f3bf 8f4f 	dsb	sy
 800cfc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cfc6:	bf00      	nop
 800cfc8:	3710      	adds	r7, #16
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}
 800cfce:	bf00      	nop
 800cfd0:	24004cc8 	.word	0x24004cc8
 800cfd4:	e000ed04 	.word	0xe000ed04

0800cfd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b08a      	sub	sp, #40	@ 0x28
 800cfdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cfde:	2300      	movs	r3, #0
 800cfe0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cfe6:	463a      	mov	r2, r7
 800cfe8:	1d39      	adds	r1, r7, #4
 800cfea:	f107 0308 	add.w	r3, r7, #8
 800cfee:	4618      	mov	r0, r3
 800cff0:	f7fe fbd8 	bl	800b7a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cff4:	6839      	ldr	r1, [r7, #0]
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	68ba      	ldr	r2, [r7, #8]
 800cffa:	9202      	str	r2, [sp, #8]
 800cffc:	9301      	str	r3, [sp, #4]
 800cffe:	2300      	movs	r3, #0
 800d000:	9300      	str	r3, [sp, #0]
 800d002:	2300      	movs	r3, #0
 800d004:	460a      	mov	r2, r1
 800d006:	4924      	ldr	r1, [pc, #144]	@ (800d098 <vTaskStartScheduler+0xc0>)
 800d008:	4824      	ldr	r0, [pc, #144]	@ (800d09c <vTaskStartScheduler+0xc4>)
 800d00a:	f7ff fdf1 	bl	800cbf0 <xTaskCreateStatic>
 800d00e:	4603      	mov	r3, r0
 800d010:	4a23      	ldr	r2, [pc, #140]	@ (800d0a0 <vTaskStartScheduler+0xc8>)
 800d012:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d014:	4b22      	ldr	r3, [pc, #136]	@ (800d0a0 <vTaskStartScheduler+0xc8>)
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d002      	beq.n	800d022 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d01c:	2301      	movs	r3, #1
 800d01e:	617b      	str	r3, [r7, #20]
 800d020:	e001      	b.n	800d026 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d022:	2300      	movs	r3, #0
 800d024:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d026:	697b      	ldr	r3, [r7, #20]
 800d028:	2b01      	cmp	r3, #1
 800d02a:	d102      	bne.n	800d032 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d02c:	f000 fd1a 	bl	800da64 <xTimerCreateTimerTask>
 800d030:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d032:	697b      	ldr	r3, [r7, #20]
 800d034:	2b01      	cmp	r3, #1
 800d036:	d11b      	bne.n	800d070 <vTaskStartScheduler+0x98>
	__asm volatile
 800d038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d03c:	f383 8811 	msr	BASEPRI, r3
 800d040:	f3bf 8f6f 	isb	sy
 800d044:	f3bf 8f4f 	dsb	sy
 800d048:	613b      	str	r3, [r7, #16]
}
 800d04a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d04c:	4b15      	ldr	r3, [pc, #84]	@ (800d0a4 <vTaskStartScheduler+0xcc>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	3354      	adds	r3, #84	@ 0x54
 800d052:	4a15      	ldr	r2, [pc, #84]	@ (800d0a8 <vTaskStartScheduler+0xd0>)
 800d054:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d056:	4b15      	ldr	r3, [pc, #84]	@ (800d0ac <vTaskStartScheduler+0xd4>)
 800d058:	f04f 32ff 	mov.w	r2, #4294967295
 800d05c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d05e:	4b14      	ldr	r3, [pc, #80]	@ (800d0b0 <vTaskStartScheduler+0xd8>)
 800d060:	2201      	movs	r2, #1
 800d062:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d064:	4b13      	ldr	r3, [pc, #76]	@ (800d0b4 <vTaskStartScheduler+0xdc>)
 800d066:	2200      	movs	r2, #0
 800d068:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d06a:	f7fe ff01 	bl	800be70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d06e:	e00f      	b.n	800d090 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d070:	697b      	ldr	r3, [r7, #20]
 800d072:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d076:	d10b      	bne.n	800d090 <vTaskStartScheduler+0xb8>
	__asm volatile
 800d078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d07c:	f383 8811 	msr	BASEPRI, r3
 800d080:	f3bf 8f6f 	isb	sy
 800d084:	f3bf 8f4f 	dsb	sy
 800d088:	60fb      	str	r3, [r7, #12]
}
 800d08a:	bf00      	nop
 800d08c:	bf00      	nop
 800d08e:	e7fd      	b.n	800d08c <vTaskStartScheduler+0xb4>
}
 800d090:	bf00      	nop
 800d092:	3718      	adds	r7, #24
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}
 800d098:	0800e3f4 	.word	0x0800e3f4
 800d09c:	0800d6e9 	.word	0x0800d6e9
 800d0a0:	24004cc4 	.word	0x24004cc4
 800d0a4:	240047cc 	.word	0x240047cc
 800d0a8:	2400001c 	.word	0x2400001c
 800d0ac:	24004cc0 	.word	0x24004cc0
 800d0b0:	24004cac 	.word	0x24004cac
 800d0b4:	24004ca4 	.word	0x24004ca4

0800d0b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d0bc:	4b04      	ldr	r3, [pc, #16]	@ (800d0d0 <vTaskSuspendAll+0x18>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	3301      	adds	r3, #1
 800d0c2:	4a03      	ldr	r2, [pc, #12]	@ (800d0d0 <vTaskSuspendAll+0x18>)
 800d0c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d0c6:	bf00      	nop
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ce:	4770      	bx	lr
 800d0d0:	24004cc8 	.word	0x24004cc8

0800d0d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b084      	sub	sp, #16
 800d0d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d0da:	2300      	movs	r3, #0
 800d0dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d0de:	2300      	movs	r3, #0
 800d0e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d0e2:	4b42      	ldr	r3, [pc, #264]	@ (800d1ec <xTaskResumeAll+0x118>)
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d10b      	bne.n	800d102 <xTaskResumeAll+0x2e>
	__asm volatile
 800d0ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0ee:	f383 8811 	msr	BASEPRI, r3
 800d0f2:	f3bf 8f6f 	isb	sy
 800d0f6:	f3bf 8f4f 	dsb	sy
 800d0fa:	603b      	str	r3, [r7, #0]
}
 800d0fc:	bf00      	nop
 800d0fe:	bf00      	nop
 800d100:	e7fd      	b.n	800d0fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d102:	f7fe ff59 	bl	800bfb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d106:	4b39      	ldr	r3, [pc, #228]	@ (800d1ec <xTaskResumeAll+0x118>)
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	3b01      	subs	r3, #1
 800d10c:	4a37      	ldr	r2, [pc, #220]	@ (800d1ec <xTaskResumeAll+0x118>)
 800d10e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d110:	4b36      	ldr	r3, [pc, #216]	@ (800d1ec <xTaskResumeAll+0x118>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d162      	bne.n	800d1de <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d118:	4b35      	ldr	r3, [pc, #212]	@ (800d1f0 <xTaskResumeAll+0x11c>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d05e      	beq.n	800d1de <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d120:	e02f      	b.n	800d182 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d122:	4b34      	ldr	r3, [pc, #208]	@ (800d1f4 <xTaskResumeAll+0x120>)
 800d124:	68db      	ldr	r3, [r3, #12]
 800d126:	68db      	ldr	r3, [r3, #12]
 800d128:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	3318      	adds	r3, #24
 800d12e:	4618      	mov	r0, r3
 800d130:	f7fe fde4 	bl	800bcfc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	3304      	adds	r3, #4
 800d138:	4618      	mov	r0, r3
 800d13a:	f7fe fddf 	bl	800bcfc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d142:	4b2d      	ldr	r3, [pc, #180]	@ (800d1f8 <xTaskResumeAll+0x124>)
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	429a      	cmp	r2, r3
 800d148:	d903      	bls.n	800d152 <xTaskResumeAll+0x7e>
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d14e:	4a2a      	ldr	r2, [pc, #168]	@ (800d1f8 <xTaskResumeAll+0x124>)
 800d150:	6013      	str	r3, [r2, #0]
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d156:	4613      	mov	r3, r2
 800d158:	009b      	lsls	r3, r3, #2
 800d15a:	4413      	add	r3, r2
 800d15c:	009b      	lsls	r3, r3, #2
 800d15e:	4a27      	ldr	r2, [pc, #156]	@ (800d1fc <xTaskResumeAll+0x128>)
 800d160:	441a      	add	r2, r3
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	3304      	adds	r3, #4
 800d166:	4619      	mov	r1, r3
 800d168:	4610      	mov	r0, r2
 800d16a:	f7fe fd6a 	bl	800bc42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d172:	4b23      	ldr	r3, [pc, #140]	@ (800d200 <xTaskResumeAll+0x12c>)
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d178:	429a      	cmp	r2, r3
 800d17a:	d302      	bcc.n	800d182 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d17c:	4b21      	ldr	r3, [pc, #132]	@ (800d204 <xTaskResumeAll+0x130>)
 800d17e:	2201      	movs	r2, #1
 800d180:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d182:	4b1c      	ldr	r3, [pc, #112]	@ (800d1f4 <xTaskResumeAll+0x120>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d1cb      	bne.n	800d122 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d001      	beq.n	800d194 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d190:	f000 fb66 	bl	800d860 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d194:	4b1c      	ldr	r3, [pc, #112]	@ (800d208 <xTaskResumeAll+0x134>)
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d010      	beq.n	800d1c2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d1a0:	f000 f846 	bl	800d230 <xTaskIncrementTick>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d002      	beq.n	800d1b0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d1aa:	4b16      	ldr	r3, [pc, #88]	@ (800d204 <xTaskResumeAll+0x130>)
 800d1ac:	2201      	movs	r2, #1
 800d1ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	3b01      	subs	r3, #1
 800d1b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d1f1      	bne.n	800d1a0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800d1bc:	4b12      	ldr	r3, [pc, #72]	@ (800d208 <xTaskResumeAll+0x134>)
 800d1be:	2200      	movs	r2, #0
 800d1c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d1c2:	4b10      	ldr	r3, [pc, #64]	@ (800d204 <xTaskResumeAll+0x130>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d009      	beq.n	800d1de <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d1ce:	4b0f      	ldr	r3, [pc, #60]	@ (800d20c <xTaskResumeAll+0x138>)
 800d1d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d1d4:	601a      	str	r2, [r3, #0]
 800d1d6:	f3bf 8f4f 	dsb	sy
 800d1da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d1de:	f7fe ff1d 	bl	800c01c <vPortExitCritical>

	return xAlreadyYielded;
 800d1e2:	68bb      	ldr	r3, [r7, #8]
}
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	3710      	adds	r7, #16
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	bd80      	pop	{r7, pc}
 800d1ec:	24004cc8 	.word	0x24004cc8
 800d1f0:	24004ca0 	.word	0x24004ca0
 800d1f4:	24004c60 	.word	0x24004c60
 800d1f8:	24004ca8 	.word	0x24004ca8
 800d1fc:	240047d0 	.word	0x240047d0
 800d200:	240047cc 	.word	0x240047cc
 800d204:	24004cb4 	.word	0x24004cb4
 800d208:	24004cb0 	.word	0x24004cb0
 800d20c:	e000ed04 	.word	0xe000ed04

0800d210 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d210:	b480      	push	{r7}
 800d212:	b083      	sub	sp, #12
 800d214:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d216:	4b05      	ldr	r3, [pc, #20]	@ (800d22c <xTaskGetTickCount+0x1c>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d21c:	687b      	ldr	r3, [r7, #4]
}
 800d21e:	4618      	mov	r0, r3
 800d220:	370c      	adds	r7, #12
 800d222:	46bd      	mov	sp, r7
 800d224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d228:	4770      	bx	lr
 800d22a:	bf00      	nop
 800d22c:	24004ca4 	.word	0x24004ca4

0800d230 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b086      	sub	sp, #24
 800d234:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d236:	2300      	movs	r3, #0
 800d238:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d23a:	4b4f      	ldr	r3, [pc, #316]	@ (800d378 <xTaskIncrementTick+0x148>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	f040 8090 	bne.w	800d364 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d244:	4b4d      	ldr	r3, [pc, #308]	@ (800d37c <xTaskIncrementTick+0x14c>)
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	3301      	adds	r3, #1
 800d24a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d24c:	4a4b      	ldr	r2, [pc, #300]	@ (800d37c <xTaskIncrementTick+0x14c>)
 800d24e:	693b      	ldr	r3, [r7, #16]
 800d250:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d252:	693b      	ldr	r3, [r7, #16]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d121      	bne.n	800d29c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800d258:	4b49      	ldr	r3, [pc, #292]	@ (800d380 <xTaskIncrementTick+0x150>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d00b      	beq.n	800d27a <xTaskIncrementTick+0x4a>
	__asm volatile
 800d262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d266:	f383 8811 	msr	BASEPRI, r3
 800d26a:	f3bf 8f6f 	isb	sy
 800d26e:	f3bf 8f4f 	dsb	sy
 800d272:	603b      	str	r3, [r7, #0]
}
 800d274:	bf00      	nop
 800d276:	bf00      	nop
 800d278:	e7fd      	b.n	800d276 <xTaskIncrementTick+0x46>
 800d27a:	4b41      	ldr	r3, [pc, #260]	@ (800d380 <xTaskIncrementTick+0x150>)
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	60fb      	str	r3, [r7, #12]
 800d280:	4b40      	ldr	r3, [pc, #256]	@ (800d384 <xTaskIncrementTick+0x154>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	4a3e      	ldr	r2, [pc, #248]	@ (800d380 <xTaskIncrementTick+0x150>)
 800d286:	6013      	str	r3, [r2, #0]
 800d288:	4a3e      	ldr	r2, [pc, #248]	@ (800d384 <xTaskIncrementTick+0x154>)
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	6013      	str	r3, [r2, #0]
 800d28e:	4b3e      	ldr	r3, [pc, #248]	@ (800d388 <xTaskIncrementTick+0x158>)
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	3301      	adds	r3, #1
 800d294:	4a3c      	ldr	r2, [pc, #240]	@ (800d388 <xTaskIncrementTick+0x158>)
 800d296:	6013      	str	r3, [r2, #0]
 800d298:	f000 fae2 	bl	800d860 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d29c:	4b3b      	ldr	r3, [pc, #236]	@ (800d38c <xTaskIncrementTick+0x15c>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	693a      	ldr	r2, [r7, #16]
 800d2a2:	429a      	cmp	r2, r3
 800d2a4:	d349      	bcc.n	800d33a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d2a6:	4b36      	ldr	r3, [pc, #216]	@ (800d380 <xTaskIncrementTick+0x150>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d104      	bne.n	800d2ba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2b0:	4b36      	ldr	r3, [pc, #216]	@ (800d38c <xTaskIncrementTick+0x15c>)
 800d2b2:	f04f 32ff 	mov.w	r2, #4294967295
 800d2b6:	601a      	str	r2, [r3, #0]
					break;
 800d2b8:	e03f      	b.n	800d33a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2ba:	4b31      	ldr	r3, [pc, #196]	@ (800d380 <xTaskIncrementTick+0x150>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	68db      	ldr	r3, [r3, #12]
 800d2c0:	68db      	ldr	r3, [r3, #12]
 800d2c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d2c4:	68bb      	ldr	r3, [r7, #8]
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d2ca:	693a      	ldr	r2, [r7, #16]
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	d203      	bcs.n	800d2da <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d2d2:	4a2e      	ldr	r2, [pc, #184]	@ (800d38c <xTaskIncrementTick+0x15c>)
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d2d8:	e02f      	b.n	800d33a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d2da:	68bb      	ldr	r3, [r7, #8]
 800d2dc:	3304      	adds	r3, #4
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7fe fd0c 	bl	800bcfc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d2e4:	68bb      	ldr	r3, [r7, #8]
 800d2e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d004      	beq.n	800d2f6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	3318      	adds	r3, #24
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7fe fd03 	bl	800bcfc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2fa:	4b25      	ldr	r3, [pc, #148]	@ (800d390 <xTaskIncrementTick+0x160>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	429a      	cmp	r2, r3
 800d300:	d903      	bls.n	800d30a <xTaskIncrementTick+0xda>
 800d302:	68bb      	ldr	r3, [r7, #8]
 800d304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d306:	4a22      	ldr	r2, [pc, #136]	@ (800d390 <xTaskIncrementTick+0x160>)
 800d308:	6013      	str	r3, [r2, #0]
 800d30a:	68bb      	ldr	r3, [r7, #8]
 800d30c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d30e:	4613      	mov	r3, r2
 800d310:	009b      	lsls	r3, r3, #2
 800d312:	4413      	add	r3, r2
 800d314:	009b      	lsls	r3, r3, #2
 800d316:	4a1f      	ldr	r2, [pc, #124]	@ (800d394 <xTaskIncrementTick+0x164>)
 800d318:	441a      	add	r2, r3
 800d31a:	68bb      	ldr	r3, [r7, #8]
 800d31c:	3304      	adds	r3, #4
 800d31e:	4619      	mov	r1, r3
 800d320:	4610      	mov	r0, r2
 800d322:	f7fe fc8e 	bl	800bc42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d326:	68bb      	ldr	r3, [r7, #8]
 800d328:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d32a:	4b1b      	ldr	r3, [pc, #108]	@ (800d398 <xTaskIncrementTick+0x168>)
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d330:	429a      	cmp	r2, r3
 800d332:	d3b8      	bcc.n	800d2a6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800d334:	2301      	movs	r3, #1
 800d336:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d338:	e7b5      	b.n	800d2a6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d33a:	4b17      	ldr	r3, [pc, #92]	@ (800d398 <xTaskIncrementTick+0x168>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d340:	4914      	ldr	r1, [pc, #80]	@ (800d394 <xTaskIncrementTick+0x164>)
 800d342:	4613      	mov	r3, r2
 800d344:	009b      	lsls	r3, r3, #2
 800d346:	4413      	add	r3, r2
 800d348:	009b      	lsls	r3, r3, #2
 800d34a:	440b      	add	r3, r1
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	2b01      	cmp	r3, #1
 800d350:	d901      	bls.n	800d356 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800d352:	2301      	movs	r3, #1
 800d354:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d356:	4b11      	ldr	r3, [pc, #68]	@ (800d39c <xTaskIncrementTick+0x16c>)
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d007      	beq.n	800d36e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800d35e:	2301      	movs	r3, #1
 800d360:	617b      	str	r3, [r7, #20]
 800d362:	e004      	b.n	800d36e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d364:	4b0e      	ldr	r3, [pc, #56]	@ (800d3a0 <xTaskIncrementTick+0x170>)
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	3301      	adds	r3, #1
 800d36a:	4a0d      	ldr	r2, [pc, #52]	@ (800d3a0 <xTaskIncrementTick+0x170>)
 800d36c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d36e:	697b      	ldr	r3, [r7, #20]
}
 800d370:	4618      	mov	r0, r3
 800d372:	3718      	adds	r7, #24
 800d374:	46bd      	mov	sp, r7
 800d376:	bd80      	pop	{r7, pc}
 800d378:	24004cc8 	.word	0x24004cc8
 800d37c:	24004ca4 	.word	0x24004ca4
 800d380:	24004c58 	.word	0x24004c58
 800d384:	24004c5c 	.word	0x24004c5c
 800d388:	24004cb8 	.word	0x24004cb8
 800d38c:	24004cc0 	.word	0x24004cc0
 800d390:	24004ca8 	.word	0x24004ca8
 800d394:	240047d0 	.word	0x240047d0
 800d398:	240047cc 	.word	0x240047cc
 800d39c:	24004cb4 	.word	0x24004cb4
 800d3a0:	24004cb0 	.word	0x24004cb0

0800d3a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d3a4:	b480      	push	{r7}
 800d3a6:	b085      	sub	sp, #20
 800d3a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d3aa:	4b2b      	ldr	r3, [pc, #172]	@ (800d458 <vTaskSwitchContext+0xb4>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d003      	beq.n	800d3ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d3b2:	4b2a      	ldr	r3, [pc, #168]	@ (800d45c <vTaskSwitchContext+0xb8>)
 800d3b4:	2201      	movs	r2, #1
 800d3b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d3b8:	e047      	b.n	800d44a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d3ba:	4b28      	ldr	r3, [pc, #160]	@ (800d45c <vTaskSwitchContext+0xb8>)
 800d3bc:	2200      	movs	r2, #0
 800d3be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3c0:	4b27      	ldr	r3, [pc, #156]	@ (800d460 <vTaskSwitchContext+0xbc>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	60fb      	str	r3, [r7, #12]
 800d3c6:	e011      	b.n	800d3ec <vTaskSwitchContext+0x48>
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d10b      	bne.n	800d3e6 <vTaskSwitchContext+0x42>
	__asm volatile
 800d3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3d2:	f383 8811 	msr	BASEPRI, r3
 800d3d6:	f3bf 8f6f 	isb	sy
 800d3da:	f3bf 8f4f 	dsb	sy
 800d3de:	607b      	str	r3, [r7, #4]
}
 800d3e0:	bf00      	nop
 800d3e2:	bf00      	nop
 800d3e4:	e7fd      	b.n	800d3e2 <vTaskSwitchContext+0x3e>
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	3b01      	subs	r3, #1
 800d3ea:	60fb      	str	r3, [r7, #12]
 800d3ec:	491d      	ldr	r1, [pc, #116]	@ (800d464 <vTaskSwitchContext+0xc0>)
 800d3ee:	68fa      	ldr	r2, [r7, #12]
 800d3f0:	4613      	mov	r3, r2
 800d3f2:	009b      	lsls	r3, r3, #2
 800d3f4:	4413      	add	r3, r2
 800d3f6:	009b      	lsls	r3, r3, #2
 800d3f8:	440b      	add	r3, r1
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d0e3      	beq.n	800d3c8 <vTaskSwitchContext+0x24>
 800d400:	68fa      	ldr	r2, [r7, #12]
 800d402:	4613      	mov	r3, r2
 800d404:	009b      	lsls	r3, r3, #2
 800d406:	4413      	add	r3, r2
 800d408:	009b      	lsls	r3, r3, #2
 800d40a:	4a16      	ldr	r2, [pc, #88]	@ (800d464 <vTaskSwitchContext+0xc0>)
 800d40c:	4413      	add	r3, r2
 800d40e:	60bb      	str	r3, [r7, #8]
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	685b      	ldr	r3, [r3, #4]
 800d414:	685a      	ldr	r2, [r3, #4]
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	605a      	str	r2, [r3, #4]
 800d41a:	68bb      	ldr	r3, [r7, #8]
 800d41c:	685a      	ldr	r2, [r3, #4]
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	3308      	adds	r3, #8
 800d422:	429a      	cmp	r2, r3
 800d424:	d104      	bne.n	800d430 <vTaskSwitchContext+0x8c>
 800d426:	68bb      	ldr	r3, [r7, #8]
 800d428:	685b      	ldr	r3, [r3, #4]
 800d42a:	685a      	ldr	r2, [r3, #4]
 800d42c:	68bb      	ldr	r3, [r7, #8]
 800d42e:	605a      	str	r2, [r3, #4]
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	68db      	ldr	r3, [r3, #12]
 800d436:	4a0c      	ldr	r2, [pc, #48]	@ (800d468 <vTaskSwitchContext+0xc4>)
 800d438:	6013      	str	r3, [r2, #0]
 800d43a:	4a09      	ldr	r2, [pc, #36]	@ (800d460 <vTaskSwitchContext+0xbc>)
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d440:	4b09      	ldr	r3, [pc, #36]	@ (800d468 <vTaskSwitchContext+0xc4>)
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	3354      	adds	r3, #84	@ 0x54
 800d446:	4a09      	ldr	r2, [pc, #36]	@ (800d46c <vTaskSwitchContext+0xc8>)
 800d448:	6013      	str	r3, [r2, #0]
}
 800d44a:	bf00      	nop
 800d44c:	3714      	adds	r7, #20
 800d44e:	46bd      	mov	sp, r7
 800d450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d454:	4770      	bx	lr
 800d456:	bf00      	nop
 800d458:	24004cc8 	.word	0x24004cc8
 800d45c:	24004cb4 	.word	0x24004cb4
 800d460:	24004ca8 	.word	0x24004ca8
 800d464:	240047d0 	.word	0x240047d0
 800d468:	240047cc 	.word	0x240047cc
 800d46c:	2400001c 	.word	0x2400001c

0800d470 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b084      	sub	sp, #16
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
 800d478:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d10b      	bne.n	800d498 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800d480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d484:	f383 8811 	msr	BASEPRI, r3
 800d488:	f3bf 8f6f 	isb	sy
 800d48c:	f3bf 8f4f 	dsb	sy
 800d490:	60fb      	str	r3, [r7, #12]
}
 800d492:	bf00      	nop
 800d494:	bf00      	nop
 800d496:	e7fd      	b.n	800d494 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d498:	4b07      	ldr	r3, [pc, #28]	@ (800d4b8 <vTaskPlaceOnEventList+0x48>)
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	3318      	adds	r3, #24
 800d49e:	4619      	mov	r1, r3
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f7fe fbf2 	bl	800bc8a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d4a6:	2101      	movs	r1, #1
 800d4a8:	6838      	ldr	r0, [r7, #0]
 800d4aa:	f000 fa87 	bl	800d9bc <prvAddCurrentTaskToDelayedList>
}
 800d4ae:	bf00      	nop
 800d4b0:	3710      	adds	r7, #16
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	bd80      	pop	{r7, pc}
 800d4b6:	bf00      	nop
 800d4b8:	240047cc 	.word	0x240047cc

0800d4bc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b086      	sub	sp, #24
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	60f8      	str	r0, [r7, #12]
 800d4c4:	60b9      	str	r1, [r7, #8]
 800d4c6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d10b      	bne.n	800d4e6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800d4ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4d2:	f383 8811 	msr	BASEPRI, r3
 800d4d6:	f3bf 8f6f 	isb	sy
 800d4da:	f3bf 8f4f 	dsb	sy
 800d4de:	617b      	str	r3, [r7, #20]
}
 800d4e0:	bf00      	nop
 800d4e2:	bf00      	nop
 800d4e4:	e7fd      	b.n	800d4e2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d4e6:	4b0a      	ldr	r3, [pc, #40]	@ (800d510 <vTaskPlaceOnEventListRestricted+0x54>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	3318      	adds	r3, #24
 800d4ec:	4619      	mov	r1, r3
 800d4ee:	68f8      	ldr	r0, [r7, #12]
 800d4f0:	f7fe fba7 	bl	800bc42 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d002      	beq.n	800d500 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800d4fa:	f04f 33ff 	mov.w	r3, #4294967295
 800d4fe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d500:	6879      	ldr	r1, [r7, #4]
 800d502:	68b8      	ldr	r0, [r7, #8]
 800d504:	f000 fa5a 	bl	800d9bc <prvAddCurrentTaskToDelayedList>
	}
 800d508:	bf00      	nop
 800d50a:	3718      	adds	r7, #24
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	240047cc 	.word	0x240047cc

0800d514 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b086      	sub	sp, #24
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	68db      	ldr	r3, [r3, #12]
 800d520:	68db      	ldr	r3, [r3, #12]
 800d522:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d10b      	bne.n	800d542 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800d52a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d52e:	f383 8811 	msr	BASEPRI, r3
 800d532:	f3bf 8f6f 	isb	sy
 800d536:	f3bf 8f4f 	dsb	sy
 800d53a:	60fb      	str	r3, [r7, #12]
}
 800d53c:	bf00      	nop
 800d53e:	bf00      	nop
 800d540:	e7fd      	b.n	800d53e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	3318      	adds	r3, #24
 800d546:	4618      	mov	r0, r3
 800d548:	f7fe fbd8 	bl	800bcfc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d54c:	4b1d      	ldr	r3, [pc, #116]	@ (800d5c4 <xTaskRemoveFromEventList+0xb0>)
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	2b00      	cmp	r3, #0
 800d552:	d11d      	bne.n	800d590 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d554:	693b      	ldr	r3, [r7, #16]
 800d556:	3304      	adds	r3, #4
 800d558:	4618      	mov	r0, r3
 800d55a:	f7fe fbcf 	bl	800bcfc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d55e:	693b      	ldr	r3, [r7, #16]
 800d560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d562:	4b19      	ldr	r3, [pc, #100]	@ (800d5c8 <xTaskRemoveFromEventList+0xb4>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	429a      	cmp	r2, r3
 800d568:	d903      	bls.n	800d572 <xTaskRemoveFromEventList+0x5e>
 800d56a:	693b      	ldr	r3, [r7, #16]
 800d56c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d56e:	4a16      	ldr	r2, [pc, #88]	@ (800d5c8 <xTaskRemoveFromEventList+0xb4>)
 800d570:	6013      	str	r3, [r2, #0]
 800d572:	693b      	ldr	r3, [r7, #16]
 800d574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d576:	4613      	mov	r3, r2
 800d578:	009b      	lsls	r3, r3, #2
 800d57a:	4413      	add	r3, r2
 800d57c:	009b      	lsls	r3, r3, #2
 800d57e:	4a13      	ldr	r2, [pc, #76]	@ (800d5cc <xTaskRemoveFromEventList+0xb8>)
 800d580:	441a      	add	r2, r3
 800d582:	693b      	ldr	r3, [r7, #16]
 800d584:	3304      	adds	r3, #4
 800d586:	4619      	mov	r1, r3
 800d588:	4610      	mov	r0, r2
 800d58a:	f7fe fb5a 	bl	800bc42 <vListInsertEnd>
 800d58e:	e005      	b.n	800d59c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d590:	693b      	ldr	r3, [r7, #16]
 800d592:	3318      	adds	r3, #24
 800d594:	4619      	mov	r1, r3
 800d596:	480e      	ldr	r0, [pc, #56]	@ (800d5d0 <xTaskRemoveFromEventList+0xbc>)
 800d598:	f7fe fb53 	bl	800bc42 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d59c:	693b      	ldr	r3, [r7, #16]
 800d59e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d5a0:	4b0c      	ldr	r3, [pc, #48]	@ (800d5d4 <xTaskRemoveFromEventList+0xc0>)
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d905      	bls.n	800d5b6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d5ae:	4b0a      	ldr	r3, [pc, #40]	@ (800d5d8 <xTaskRemoveFromEventList+0xc4>)
 800d5b0:	2201      	movs	r2, #1
 800d5b2:	601a      	str	r2, [r3, #0]
 800d5b4:	e001      	b.n	800d5ba <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d5ba:	697b      	ldr	r3, [r7, #20]
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	3718      	adds	r7, #24
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}
 800d5c4:	24004cc8 	.word	0x24004cc8
 800d5c8:	24004ca8 	.word	0x24004ca8
 800d5cc:	240047d0 	.word	0x240047d0
 800d5d0:	24004c60 	.word	0x24004c60
 800d5d4:	240047cc 	.word	0x240047cc
 800d5d8:	24004cb4 	.word	0x24004cb4

0800d5dc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b083      	sub	sp, #12
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d5e4:	4b06      	ldr	r3, [pc, #24]	@ (800d600 <vTaskInternalSetTimeOutState+0x24>)
 800d5e6:	681a      	ldr	r2, [r3, #0]
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d5ec:	4b05      	ldr	r3, [pc, #20]	@ (800d604 <vTaskInternalSetTimeOutState+0x28>)
 800d5ee:	681a      	ldr	r2, [r3, #0]
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	605a      	str	r2, [r3, #4]
}
 800d5f4:	bf00      	nop
 800d5f6:	370c      	adds	r7, #12
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fe:	4770      	bx	lr
 800d600:	24004cb8 	.word	0x24004cb8
 800d604:	24004ca4 	.word	0x24004ca4

0800d608 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b088      	sub	sp, #32
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
 800d610:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d10b      	bne.n	800d630 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800d618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d61c:	f383 8811 	msr	BASEPRI, r3
 800d620:	f3bf 8f6f 	isb	sy
 800d624:	f3bf 8f4f 	dsb	sy
 800d628:	613b      	str	r3, [r7, #16]
}
 800d62a:	bf00      	nop
 800d62c:	bf00      	nop
 800d62e:	e7fd      	b.n	800d62c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d630:	683b      	ldr	r3, [r7, #0]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d10b      	bne.n	800d64e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800d636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d63a:	f383 8811 	msr	BASEPRI, r3
 800d63e:	f3bf 8f6f 	isb	sy
 800d642:	f3bf 8f4f 	dsb	sy
 800d646:	60fb      	str	r3, [r7, #12]
}
 800d648:	bf00      	nop
 800d64a:	bf00      	nop
 800d64c:	e7fd      	b.n	800d64a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800d64e:	f7fe fcb3 	bl	800bfb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d652:	4b1d      	ldr	r3, [pc, #116]	@ (800d6c8 <xTaskCheckForTimeOut+0xc0>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	685b      	ldr	r3, [r3, #4]
 800d65c:	69ba      	ldr	r2, [r7, #24]
 800d65e:	1ad3      	subs	r3, r2, r3
 800d660:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d662:	683b      	ldr	r3, [r7, #0]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d66a:	d102      	bne.n	800d672 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d66c:	2300      	movs	r3, #0
 800d66e:	61fb      	str	r3, [r7, #28]
 800d670:	e023      	b.n	800d6ba <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681a      	ldr	r2, [r3, #0]
 800d676:	4b15      	ldr	r3, [pc, #84]	@ (800d6cc <xTaskCheckForTimeOut+0xc4>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	429a      	cmp	r2, r3
 800d67c:	d007      	beq.n	800d68e <xTaskCheckForTimeOut+0x86>
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	685b      	ldr	r3, [r3, #4]
 800d682:	69ba      	ldr	r2, [r7, #24]
 800d684:	429a      	cmp	r2, r3
 800d686:	d302      	bcc.n	800d68e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d688:	2301      	movs	r3, #1
 800d68a:	61fb      	str	r3, [r7, #28]
 800d68c:	e015      	b.n	800d6ba <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d68e:	683b      	ldr	r3, [r7, #0]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	697a      	ldr	r2, [r7, #20]
 800d694:	429a      	cmp	r2, r3
 800d696:	d20b      	bcs.n	800d6b0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	681a      	ldr	r2, [r3, #0]
 800d69c:	697b      	ldr	r3, [r7, #20]
 800d69e:	1ad2      	subs	r2, r2, r3
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f7ff ff99 	bl	800d5dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d6aa:	2300      	movs	r3, #0
 800d6ac:	61fb      	str	r3, [r7, #28]
 800d6ae:	e004      	b.n	800d6ba <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d6b0:	683b      	ldr	r3, [r7, #0]
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d6ba:	f7fe fcaf 	bl	800c01c <vPortExitCritical>

	return xReturn;
 800d6be:	69fb      	ldr	r3, [r7, #28]
}
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	3720      	adds	r7, #32
 800d6c4:	46bd      	mov	sp, r7
 800d6c6:	bd80      	pop	{r7, pc}
 800d6c8:	24004ca4 	.word	0x24004ca4
 800d6cc:	24004cb8 	.word	0x24004cb8

0800d6d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d6d0:	b480      	push	{r7}
 800d6d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d6d4:	4b03      	ldr	r3, [pc, #12]	@ (800d6e4 <vTaskMissedYield+0x14>)
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	601a      	str	r2, [r3, #0]
}
 800d6da:	bf00      	nop
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e2:	4770      	bx	lr
 800d6e4:	24004cb4 	.word	0x24004cb4

0800d6e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b082      	sub	sp, #8
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d6f0:	f000 f852 	bl	800d798 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d6f4:	4b06      	ldr	r3, [pc, #24]	@ (800d710 <prvIdleTask+0x28>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d9f9      	bls.n	800d6f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d6fc:	4b05      	ldr	r3, [pc, #20]	@ (800d714 <prvIdleTask+0x2c>)
 800d6fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d702:	601a      	str	r2, [r3, #0]
 800d704:	f3bf 8f4f 	dsb	sy
 800d708:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d70c:	e7f0      	b.n	800d6f0 <prvIdleTask+0x8>
 800d70e:	bf00      	nop
 800d710:	240047d0 	.word	0x240047d0
 800d714:	e000ed04 	.word	0xe000ed04

0800d718 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b082      	sub	sp, #8
 800d71c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d71e:	2300      	movs	r3, #0
 800d720:	607b      	str	r3, [r7, #4]
 800d722:	e00c      	b.n	800d73e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d724:	687a      	ldr	r2, [r7, #4]
 800d726:	4613      	mov	r3, r2
 800d728:	009b      	lsls	r3, r3, #2
 800d72a:	4413      	add	r3, r2
 800d72c:	009b      	lsls	r3, r3, #2
 800d72e:	4a12      	ldr	r2, [pc, #72]	@ (800d778 <prvInitialiseTaskLists+0x60>)
 800d730:	4413      	add	r3, r2
 800d732:	4618      	mov	r0, r3
 800d734:	f7fe fa58 	bl	800bbe8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	3301      	adds	r3, #1
 800d73c:	607b      	str	r3, [r7, #4]
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	2b37      	cmp	r3, #55	@ 0x37
 800d742:	d9ef      	bls.n	800d724 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d744:	480d      	ldr	r0, [pc, #52]	@ (800d77c <prvInitialiseTaskLists+0x64>)
 800d746:	f7fe fa4f 	bl	800bbe8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d74a:	480d      	ldr	r0, [pc, #52]	@ (800d780 <prvInitialiseTaskLists+0x68>)
 800d74c:	f7fe fa4c 	bl	800bbe8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d750:	480c      	ldr	r0, [pc, #48]	@ (800d784 <prvInitialiseTaskLists+0x6c>)
 800d752:	f7fe fa49 	bl	800bbe8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d756:	480c      	ldr	r0, [pc, #48]	@ (800d788 <prvInitialiseTaskLists+0x70>)
 800d758:	f7fe fa46 	bl	800bbe8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d75c:	480b      	ldr	r0, [pc, #44]	@ (800d78c <prvInitialiseTaskLists+0x74>)
 800d75e:	f7fe fa43 	bl	800bbe8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d762:	4b0b      	ldr	r3, [pc, #44]	@ (800d790 <prvInitialiseTaskLists+0x78>)
 800d764:	4a05      	ldr	r2, [pc, #20]	@ (800d77c <prvInitialiseTaskLists+0x64>)
 800d766:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d768:	4b0a      	ldr	r3, [pc, #40]	@ (800d794 <prvInitialiseTaskLists+0x7c>)
 800d76a:	4a05      	ldr	r2, [pc, #20]	@ (800d780 <prvInitialiseTaskLists+0x68>)
 800d76c:	601a      	str	r2, [r3, #0]
}
 800d76e:	bf00      	nop
 800d770:	3708      	adds	r7, #8
 800d772:	46bd      	mov	sp, r7
 800d774:	bd80      	pop	{r7, pc}
 800d776:	bf00      	nop
 800d778:	240047d0 	.word	0x240047d0
 800d77c:	24004c30 	.word	0x24004c30
 800d780:	24004c44 	.word	0x24004c44
 800d784:	24004c60 	.word	0x24004c60
 800d788:	24004c74 	.word	0x24004c74
 800d78c:	24004c8c 	.word	0x24004c8c
 800d790:	24004c58 	.word	0x24004c58
 800d794:	24004c5c 	.word	0x24004c5c

0800d798 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b082      	sub	sp, #8
 800d79c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d79e:	e019      	b.n	800d7d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d7a0:	f7fe fc0a 	bl	800bfb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7a4:	4b10      	ldr	r3, [pc, #64]	@ (800d7e8 <prvCheckTasksWaitingTermination+0x50>)
 800d7a6:	68db      	ldr	r3, [r3, #12]
 800d7a8:	68db      	ldr	r3, [r3, #12]
 800d7aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	3304      	adds	r3, #4
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	f7fe faa3 	bl	800bcfc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d7b6:	4b0d      	ldr	r3, [pc, #52]	@ (800d7ec <prvCheckTasksWaitingTermination+0x54>)
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	3b01      	subs	r3, #1
 800d7bc:	4a0b      	ldr	r2, [pc, #44]	@ (800d7ec <prvCheckTasksWaitingTermination+0x54>)
 800d7be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d7c0:	4b0b      	ldr	r3, [pc, #44]	@ (800d7f0 <prvCheckTasksWaitingTermination+0x58>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	3b01      	subs	r3, #1
 800d7c6:	4a0a      	ldr	r2, [pc, #40]	@ (800d7f0 <prvCheckTasksWaitingTermination+0x58>)
 800d7c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d7ca:	f7fe fc27 	bl	800c01c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f000 f810 	bl	800d7f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d7d4:	4b06      	ldr	r3, [pc, #24]	@ (800d7f0 <prvCheckTasksWaitingTermination+0x58>)
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d1e1      	bne.n	800d7a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d7dc:	bf00      	nop
 800d7de:	bf00      	nop
 800d7e0:	3708      	adds	r7, #8
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}
 800d7e6:	bf00      	nop
 800d7e8:	24004c74 	.word	0x24004c74
 800d7ec:	24004ca0 	.word	0x24004ca0
 800d7f0:	24004c88 	.word	0x24004c88

0800d7f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b084      	sub	sp, #16
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	3354      	adds	r3, #84	@ 0x54
 800d800:	4618      	mov	r0, r3
 800d802:	f000 fc9d 	bl	800e140 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d108      	bne.n	800d822 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d814:	4618      	mov	r0, r3
 800d816:	f7fe f8c7 	bl	800b9a8 <vPortFree>
				vPortFree( pxTCB );
 800d81a:	6878      	ldr	r0, [r7, #4]
 800d81c:	f7fe f8c4 	bl	800b9a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d820:	e019      	b.n	800d856 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d828:	2b01      	cmp	r3, #1
 800d82a:	d103      	bne.n	800d834 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d82c:	6878      	ldr	r0, [r7, #4]
 800d82e:	f7fe f8bb 	bl	800b9a8 <vPortFree>
	}
 800d832:	e010      	b.n	800d856 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800d83a:	2b02      	cmp	r3, #2
 800d83c:	d00b      	beq.n	800d856 <prvDeleteTCB+0x62>
	__asm volatile
 800d83e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d842:	f383 8811 	msr	BASEPRI, r3
 800d846:	f3bf 8f6f 	isb	sy
 800d84a:	f3bf 8f4f 	dsb	sy
 800d84e:	60fb      	str	r3, [r7, #12]
}
 800d850:	bf00      	nop
 800d852:	bf00      	nop
 800d854:	e7fd      	b.n	800d852 <prvDeleteTCB+0x5e>
	}
 800d856:	bf00      	nop
 800d858:	3710      	adds	r7, #16
 800d85a:	46bd      	mov	sp, r7
 800d85c:	bd80      	pop	{r7, pc}
	...

0800d860 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d860:	b480      	push	{r7}
 800d862:	b083      	sub	sp, #12
 800d864:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d866:	4b0c      	ldr	r3, [pc, #48]	@ (800d898 <prvResetNextTaskUnblockTime+0x38>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d104      	bne.n	800d87a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d870:	4b0a      	ldr	r3, [pc, #40]	@ (800d89c <prvResetNextTaskUnblockTime+0x3c>)
 800d872:	f04f 32ff 	mov.w	r2, #4294967295
 800d876:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d878:	e008      	b.n	800d88c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d87a:	4b07      	ldr	r3, [pc, #28]	@ (800d898 <prvResetNextTaskUnblockTime+0x38>)
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	68db      	ldr	r3, [r3, #12]
 800d880:	68db      	ldr	r3, [r3, #12]
 800d882:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	685b      	ldr	r3, [r3, #4]
 800d888:	4a04      	ldr	r2, [pc, #16]	@ (800d89c <prvResetNextTaskUnblockTime+0x3c>)
 800d88a:	6013      	str	r3, [r2, #0]
}
 800d88c:	bf00      	nop
 800d88e:	370c      	adds	r7, #12
 800d890:	46bd      	mov	sp, r7
 800d892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d896:	4770      	bx	lr
 800d898:	24004c58 	.word	0x24004c58
 800d89c:	24004cc0 	.word	0x24004cc0

0800d8a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d8a0:	b480      	push	{r7}
 800d8a2:	b083      	sub	sp, #12
 800d8a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d8a6:	4b0b      	ldr	r3, [pc, #44]	@ (800d8d4 <xTaskGetSchedulerState+0x34>)
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d102      	bne.n	800d8b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d8ae:	2301      	movs	r3, #1
 800d8b0:	607b      	str	r3, [r7, #4]
 800d8b2:	e008      	b.n	800d8c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d8b4:	4b08      	ldr	r3, [pc, #32]	@ (800d8d8 <xTaskGetSchedulerState+0x38>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d102      	bne.n	800d8c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d8bc:	2302      	movs	r3, #2
 800d8be:	607b      	str	r3, [r7, #4]
 800d8c0:	e001      	b.n	800d8c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d8c6:	687b      	ldr	r3, [r7, #4]
	}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	370c      	adds	r7, #12
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d2:	4770      	bx	lr
 800d8d4:	24004cac 	.word	0x24004cac
 800d8d8:	24004cc8 	.word	0x24004cc8

0800d8dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b086      	sub	sp, #24
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d058      	beq.n	800d9a4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d8f2:	4b2f      	ldr	r3, [pc, #188]	@ (800d9b0 <xTaskPriorityDisinherit+0xd4>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	693a      	ldr	r2, [r7, #16]
 800d8f8:	429a      	cmp	r2, r3
 800d8fa:	d00b      	beq.n	800d914 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800d8fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d900:	f383 8811 	msr	BASEPRI, r3
 800d904:	f3bf 8f6f 	isb	sy
 800d908:	f3bf 8f4f 	dsb	sy
 800d90c:	60fb      	str	r3, [r7, #12]
}
 800d90e:	bf00      	nop
 800d910:	bf00      	nop
 800d912:	e7fd      	b.n	800d910 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d10b      	bne.n	800d934 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800d91c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d920:	f383 8811 	msr	BASEPRI, r3
 800d924:	f3bf 8f6f 	isb	sy
 800d928:	f3bf 8f4f 	dsb	sy
 800d92c:	60bb      	str	r3, [r7, #8]
}
 800d92e:	bf00      	nop
 800d930:	bf00      	nop
 800d932:	e7fd      	b.n	800d930 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800d934:	693b      	ldr	r3, [r7, #16]
 800d936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d938:	1e5a      	subs	r2, r3, #1
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d93e:	693b      	ldr	r3, [r7, #16]
 800d940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d942:	693b      	ldr	r3, [r7, #16]
 800d944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d946:	429a      	cmp	r2, r3
 800d948:	d02c      	beq.n	800d9a4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d128      	bne.n	800d9a4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d952:	693b      	ldr	r3, [r7, #16]
 800d954:	3304      	adds	r3, #4
 800d956:	4618      	mov	r0, r3
 800d958:	f7fe f9d0 	bl	800bcfc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d960:	693b      	ldr	r3, [r7, #16]
 800d962:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d964:	693b      	ldr	r3, [r7, #16]
 800d966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d968:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d96c:	693b      	ldr	r3, [r7, #16]
 800d96e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d970:	693b      	ldr	r3, [r7, #16]
 800d972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d974:	4b0f      	ldr	r3, [pc, #60]	@ (800d9b4 <xTaskPriorityDisinherit+0xd8>)
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	429a      	cmp	r2, r3
 800d97a:	d903      	bls.n	800d984 <xTaskPriorityDisinherit+0xa8>
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d980:	4a0c      	ldr	r2, [pc, #48]	@ (800d9b4 <xTaskPriorityDisinherit+0xd8>)
 800d982:	6013      	str	r3, [r2, #0]
 800d984:	693b      	ldr	r3, [r7, #16]
 800d986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d988:	4613      	mov	r3, r2
 800d98a:	009b      	lsls	r3, r3, #2
 800d98c:	4413      	add	r3, r2
 800d98e:	009b      	lsls	r3, r3, #2
 800d990:	4a09      	ldr	r2, [pc, #36]	@ (800d9b8 <xTaskPriorityDisinherit+0xdc>)
 800d992:	441a      	add	r2, r3
 800d994:	693b      	ldr	r3, [r7, #16]
 800d996:	3304      	adds	r3, #4
 800d998:	4619      	mov	r1, r3
 800d99a:	4610      	mov	r0, r2
 800d99c:	f7fe f951 	bl	800bc42 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d9a4:	697b      	ldr	r3, [r7, #20]
	}
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	3718      	adds	r7, #24
 800d9aa:	46bd      	mov	sp, r7
 800d9ac:	bd80      	pop	{r7, pc}
 800d9ae:	bf00      	nop
 800d9b0:	240047cc 	.word	0x240047cc
 800d9b4:	24004ca8 	.word	0x24004ca8
 800d9b8:	240047d0 	.word	0x240047d0

0800d9bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b084      	sub	sp, #16
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d9c6:	4b21      	ldr	r3, [pc, #132]	@ (800da4c <prvAddCurrentTaskToDelayedList+0x90>)
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d9cc:	4b20      	ldr	r3, [pc, #128]	@ (800da50 <prvAddCurrentTaskToDelayedList+0x94>)
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	3304      	adds	r3, #4
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	f7fe f992 	bl	800bcfc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9de:	d10a      	bne.n	800d9f6 <prvAddCurrentTaskToDelayedList+0x3a>
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d007      	beq.n	800d9f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d9e6:	4b1a      	ldr	r3, [pc, #104]	@ (800da50 <prvAddCurrentTaskToDelayedList+0x94>)
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	3304      	adds	r3, #4
 800d9ec:	4619      	mov	r1, r3
 800d9ee:	4819      	ldr	r0, [pc, #100]	@ (800da54 <prvAddCurrentTaskToDelayedList+0x98>)
 800d9f0:	f7fe f927 	bl	800bc42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d9f4:	e026      	b.n	800da44 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d9f6:	68fa      	ldr	r2, [r7, #12]
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	4413      	add	r3, r2
 800d9fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d9fe:	4b14      	ldr	r3, [pc, #80]	@ (800da50 <prvAddCurrentTaskToDelayedList+0x94>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	68ba      	ldr	r2, [r7, #8]
 800da04:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800da06:	68ba      	ldr	r2, [r7, #8]
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	429a      	cmp	r2, r3
 800da0c:	d209      	bcs.n	800da22 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da0e:	4b12      	ldr	r3, [pc, #72]	@ (800da58 <prvAddCurrentTaskToDelayedList+0x9c>)
 800da10:	681a      	ldr	r2, [r3, #0]
 800da12:	4b0f      	ldr	r3, [pc, #60]	@ (800da50 <prvAddCurrentTaskToDelayedList+0x94>)
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	3304      	adds	r3, #4
 800da18:	4619      	mov	r1, r3
 800da1a:	4610      	mov	r0, r2
 800da1c:	f7fe f935 	bl	800bc8a <vListInsert>
}
 800da20:	e010      	b.n	800da44 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da22:	4b0e      	ldr	r3, [pc, #56]	@ (800da5c <prvAddCurrentTaskToDelayedList+0xa0>)
 800da24:	681a      	ldr	r2, [r3, #0]
 800da26:	4b0a      	ldr	r3, [pc, #40]	@ (800da50 <prvAddCurrentTaskToDelayedList+0x94>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	3304      	adds	r3, #4
 800da2c:	4619      	mov	r1, r3
 800da2e:	4610      	mov	r0, r2
 800da30:	f7fe f92b 	bl	800bc8a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800da34:	4b0a      	ldr	r3, [pc, #40]	@ (800da60 <prvAddCurrentTaskToDelayedList+0xa4>)
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	68ba      	ldr	r2, [r7, #8]
 800da3a:	429a      	cmp	r2, r3
 800da3c:	d202      	bcs.n	800da44 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800da3e:	4a08      	ldr	r2, [pc, #32]	@ (800da60 <prvAddCurrentTaskToDelayedList+0xa4>)
 800da40:	68bb      	ldr	r3, [r7, #8]
 800da42:	6013      	str	r3, [r2, #0]
}
 800da44:	bf00      	nop
 800da46:	3710      	adds	r7, #16
 800da48:	46bd      	mov	sp, r7
 800da4a:	bd80      	pop	{r7, pc}
 800da4c:	24004ca4 	.word	0x24004ca4
 800da50:	240047cc 	.word	0x240047cc
 800da54:	24004c8c 	.word	0x24004c8c
 800da58:	24004c5c 	.word	0x24004c5c
 800da5c:	24004c58 	.word	0x24004c58
 800da60:	24004cc0 	.word	0x24004cc0

0800da64 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800da64:	b580      	push	{r7, lr}
 800da66:	b08a      	sub	sp, #40	@ 0x28
 800da68:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800da6a:	2300      	movs	r3, #0
 800da6c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800da6e:	f000 fb13 	bl	800e098 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800da72:	4b1d      	ldr	r3, [pc, #116]	@ (800dae8 <xTimerCreateTimerTask+0x84>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d021      	beq.n	800dabe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800da7a:	2300      	movs	r3, #0
 800da7c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800da7e:	2300      	movs	r3, #0
 800da80:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800da82:	1d3a      	adds	r2, r7, #4
 800da84:	f107 0108 	add.w	r1, r7, #8
 800da88:	f107 030c 	add.w	r3, r7, #12
 800da8c:	4618      	mov	r0, r3
 800da8e:	f7fd fea3 	bl	800b7d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800da92:	6879      	ldr	r1, [r7, #4]
 800da94:	68bb      	ldr	r3, [r7, #8]
 800da96:	68fa      	ldr	r2, [r7, #12]
 800da98:	9202      	str	r2, [sp, #8]
 800da9a:	9301      	str	r3, [sp, #4]
 800da9c:	2302      	movs	r3, #2
 800da9e:	9300      	str	r3, [sp, #0]
 800daa0:	2300      	movs	r3, #0
 800daa2:	460a      	mov	r2, r1
 800daa4:	4911      	ldr	r1, [pc, #68]	@ (800daec <xTimerCreateTimerTask+0x88>)
 800daa6:	4812      	ldr	r0, [pc, #72]	@ (800daf0 <xTimerCreateTimerTask+0x8c>)
 800daa8:	f7ff f8a2 	bl	800cbf0 <xTaskCreateStatic>
 800daac:	4603      	mov	r3, r0
 800daae:	4a11      	ldr	r2, [pc, #68]	@ (800daf4 <xTimerCreateTimerTask+0x90>)
 800dab0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800dab2:	4b10      	ldr	r3, [pc, #64]	@ (800daf4 <xTimerCreateTimerTask+0x90>)
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d001      	beq.n	800dabe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800daba:	2301      	movs	r3, #1
 800dabc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800dabe:	697b      	ldr	r3, [r7, #20]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d10b      	bne.n	800dadc <xTimerCreateTimerTask+0x78>
	__asm volatile
 800dac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dac8:	f383 8811 	msr	BASEPRI, r3
 800dacc:	f3bf 8f6f 	isb	sy
 800dad0:	f3bf 8f4f 	dsb	sy
 800dad4:	613b      	str	r3, [r7, #16]
}
 800dad6:	bf00      	nop
 800dad8:	bf00      	nop
 800dada:	e7fd      	b.n	800dad8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800dadc:	697b      	ldr	r3, [r7, #20]
}
 800dade:	4618      	mov	r0, r3
 800dae0:	3718      	adds	r7, #24
 800dae2:	46bd      	mov	sp, r7
 800dae4:	bd80      	pop	{r7, pc}
 800dae6:	bf00      	nop
 800dae8:	24004cfc 	.word	0x24004cfc
 800daec:	0800e3fc 	.word	0x0800e3fc
 800daf0:	0800dc31 	.word	0x0800dc31
 800daf4:	24004d00 	.word	0x24004d00

0800daf8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b08a      	sub	sp, #40	@ 0x28
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	60f8      	str	r0, [r7, #12]
 800db00:	60b9      	str	r1, [r7, #8]
 800db02:	607a      	str	r2, [r7, #4]
 800db04:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800db06:	2300      	movs	r3, #0
 800db08:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d10b      	bne.n	800db28 <xTimerGenericCommand+0x30>
	__asm volatile
 800db10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db14:	f383 8811 	msr	BASEPRI, r3
 800db18:	f3bf 8f6f 	isb	sy
 800db1c:	f3bf 8f4f 	dsb	sy
 800db20:	623b      	str	r3, [r7, #32]
}
 800db22:	bf00      	nop
 800db24:	bf00      	nop
 800db26:	e7fd      	b.n	800db24 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800db28:	4b19      	ldr	r3, [pc, #100]	@ (800db90 <xTimerGenericCommand+0x98>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d02a      	beq.n	800db86 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	2b05      	cmp	r3, #5
 800db40:	dc18      	bgt.n	800db74 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800db42:	f7ff fead 	bl	800d8a0 <xTaskGetSchedulerState>
 800db46:	4603      	mov	r3, r0
 800db48:	2b02      	cmp	r3, #2
 800db4a:	d109      	bne.n	800db60 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800db4c:	4b10      	ldr	r3, [pc, #64]	@ (800db90 <xTimerGenericCommand+0x98>)
 800db4e:	6818      	ldr	r0, [r3, #0]
 800db50:	f107 0110 	add.w	r1, r7, #16
 800db54:	2300      	movs	r3, #0
 800db56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db58:	f7fe fc5a 	bl	800c410 <xQueueGenericSend>
 800db5c:	6278      	str	r0, [r7, #36]	@ 0x24
 800db5e:	e012      	b.n	800db86 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800db60:	4b0b      	ldr	r3, [pc, #44]	@ (800db90 <xTimerGenericCommand+0x98>)
 800db62:	6818      	ldr	r0, [r3, #0]
 800db64:	f107 0110 	add.w	r1, r7, #16
 800db68:	2300      	movs	r3, #0
 800db6a:	2200      	movs	r2, #0
 800db6c:	f7fe fc50 	bl	800c410 <xQueueGenericSend>
 800db70:	6278      	str	r0, [r7, #36]	@ 0x24
 800db72:	e008      	b.n	800db86 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800db74:	4b06      	ldr	r3, [pc, #24]	@ (800db90 <xTimerGenericCommand+0x98>)
 800db76:	6818      	ldr	r0, [r3, #0]
 800db78:	f107 0110 	add.w	r1, r7, #16
 800db7c:	2300      	movs	r3, #0
 800db7e:	683a      	ldr	r2, [r7, #0]
 800db80:	f7fe fd48 	bl	800c614 <xQueueGenericSendFromISR>
 800db84:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800db86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800db88:	4618      	mov	r0, r3
 800db8a:	3728      	adds	r7, #40	@ 0x28
 800db8c:	46bd      	mov	sp, r7
 800db8e:	bd80      	pop	{r7, pc}
 800db90:	24004cfc 	.word	0x24004cfc

0800db94 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b088      	sub	sp, #32
 800db98:	af02      	add	r7, sp, #8
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db9e:	4b23      	ldr	r3, [pc, #140]	@ (800dc2c <prvProcessExpiredTimer+0x98>)
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	68db      	ldr	r3, [r3, #12]
 800dba4:	68db      	ldr	r3, [r3, #12]
 800dba6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dba8:	697b      	ldr	r3, [r7, #20]
 800dbaa:	3304      	adds	r3, #4
 800dbac:	4618      	mov	r0, r3
 800dbae:	f7fe f8a5 	bl	800bcfc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dbb2:	697b      	ldr	r3, [r7, #20]
 800dbb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dbb8:	f003 0304 	and.w	r3, r3, #4
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d023      	beq.n	800dc08 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800dbc0:	697b      	ldr	r3, [r7, #20]
 800dbc2:	699a      	ldr	r2, [r3, #24]
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	18d1      	adds	r1, r2, r3
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	683a      	ldr	r2, [r7, #0]
 800dbcc:	6978      	ldr	r0, [r7, #20]
 800dbce:	f000 f8d5 	bl	800dd7c <prvInsertTimerInActiveList>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d020      	beq.n	800dc1a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dbd8:	2300      	movs	r3, #0
 800dbda:	9300      	str	r3, [sp, #0]
 800dbdc:	2300      	movs	r3, #0
 800dbde:	687a      	ldr	r2, [r7, #4]
 800dbe0:	2100      	movs	r1, #0
 800dbe2:	6978      	ldr	r0, [r7, #20]
 800dbe4:	f7ff ff88 	bl	800daf8 <xTimerGenericCommand>
 800dbe8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800dbea:	693b      	ldr	r3, [r7, #16]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d114      	bne.n	800dc1a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800dbf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbf4:	f383 8811 	msr	BASEPRI, r3
 800dbf8:	f3bf 8f6f 	isb	sy
 800dbfc:	f3bf 8f4f 	dsb	sy
 800dc00:	60fb      	str	r3, [r7, #12]
}
 800dc02:	bf00      	nop
 800dc04:	bf00      	nop
 800dc06:	e7fd      	b.n	800dc04 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dc08:	697b      	ldr	r3, [r7, #20]
 800dc0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dc0e:	f023 0301 	bic.w	r3, r3, #1
 800dc12:	b2da      	uxtb	r2, r3
 800dc14:	697b      	ldr	r3, [r7, #20]
 800dc16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dc1a:	697b      	ldr	r3, [r7, #20]
 800dc1c:	6a1b      	ldr	r3, [r3, #32]
 800dc1e:	6978      	ldr	r0, [r7, #20]
 800dc20:	4798      	blx	r3
}
 800dc22:	bf00      	nop
 800dc24:	3718      	adds	r7, #24
 800dc26:	46bd      	mov	sp, r7
 800dc28:	bd80      	pop	{r7, pc}
 800dc2a:	bf00      	nop
 800dc2c:	24004cf4 	.word	0x24004cf4

0800dc30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b084      	sub	sp, #16
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dc38:	f107 0308 	add.w	r3, r7, #8
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	f000 f859 	bl	800dcf4 <prvGetNextExpireTime>
 800dc42:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	4619      	mov	r1, r3
 800dc48:	68f8      	ldr	r0, [r7, #12]
 800dc4a:	f000 f805 	bl	800dc58 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800dc4e:	f000 f8d7 	bl	800de00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800dc52:	bf00      	nop
 800dc54:	e7f0      	b.n	800dc38 <prvTimerTask+0x8>
	...

0800dc58 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b084      	sub	sp, #16
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	6078      	str	r0, [r7, #4]
 800dc60:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800dc62:	f7ff fa29 	bl	800d0b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800dc66:	f107 0308 	add.w	r3, r7, #8
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f000 f866 	bl	800dd3c <prvSampleTimeNow>
 800dc70:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d130      	bne.n	800dcda <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800dc78:	683b      	ldr	r3, [r7, #0]
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d10a      	bne.n	800dc94 <prvProcessTimerOrBlockTask+0x3c>
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	429a      	cmp	r2, r3
 800dc84:	d806      	bhi.n	800dc94 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800dc86:	f7ff fa25 	bl	800d0d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800dc8a:	68f9      	ldr	r1, [r7, #12]
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f7ff ff81 	bl	800db94 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800dc92:	e024      	b.n	800dcde <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d008      	beq.n	800dcac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800dc9a:	4b13      	ldr	r3, [pc, #76]	@ (800dce8 <prvProcessTimerOrBlockTask+0x90>)
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d101      	bne.n	800dca8 <prvProcessTimerOrBlockTask+0x50>
 800dca4:	2301      	movs	r3, #1
 800dca6:	e000      	b.n	800dcaa <prvProcessTimerOrBlockTask+0x52>
 800dca8:	2300      	movs	r3, #0
 800dcaa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800dcac:	4b0f      	ldr	r3, [pc, #60]	@ (800dcec <prvProcessTimerOrBlockTask+0x94>)
 800dcae:	6818      	ldr	r0, [r3, #0]
 800dcb0:	687a      	ldr	r2, [r7, #4]
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	1ad3      	subs	r3, r2, r3
 800dcb6:	683a      	ldr	r2, [r7, #0]
 800dcb8:	4619      	mov	r1, r3
 800dcba:	f7fe ff65 	bl	800cb88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800dcbe:	f7ff fa09 	bl	800d0d4 <xTaskResumeAll>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d10a      	bne.n	800dcde <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800dcc8:	4b09      	ldr	r3, [pc, #36]	@ (800dcf0 <prvProcessTimerOrBlockTask+0x98>)
 800dcca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dcce:	601a      	str	r2, [r3, #0]
 800dcd0:	f3bf 8f4f 	dsb	sy
 800dcd4:	f3bf 8f6f 	isb	sy
}
 800dcd8:	e001      	b.n	800dcde <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800dcda:	f7ff f9fb 	bl	800d0d4 <xTaskResumeAll>
}
 800dcde:	bf00      	nop
 800dce0:	3710      	adds	r7, #16
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}
 800dce6:	bf00      	nop
 800dce8:	24004cf8 	.word	0x24004cf8
 800dcec:	24004cfc 	.word	0x24004cfc
 800dcf0:	e000ed04 	.word	0xe000ed04

0800dcf4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800dcf4:	b480      	push	{r7}
 800dcf6:	b085      	sub	sp, #20
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800dcfc:	4b0e      	ldr	r3, [pc, #56]	@ (800dd38 <prvGetNextExpireTime+0x44>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d101      	bne.n	800dd0a <prvGetNextExpireTime+0x16>
 800dd06:	2201      	movs	r2, #1
 800dd08:	e000      	b.n	800dd0c <prvGetNextExpireTime+0x18>
 800dd0a:	2200      	movs	r2, #0
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d105      	bne.n	800dd24 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dd18:	4b07      	ldr	r3, [pc, #28]	@ (800dd38 <prvGetNextExpireTime+0x44>)
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	68db      	ldr	r3, [r3, #12]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	60fb      	str	r3, [r7, #12]
 800dd22:	e001      	b.n	800dd28 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800dd24:	2300      	movs	r3, #0
 800dd26:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800dd28:	68fb      	ldr	r3, [r7, #12]
}
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	3714      	adds	r7, #20
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd34:	4770      	bx	lr
 800dd36:	bf00      	nop
 800dd38:	24004cf4 	.word	0x24004cf4

0800dd3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b084      	sub	sp, #16
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800dd44:	f7ff fa64 	bl	800d210 <xTaskGetTickCount>
 800dd48:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800dd4a:	4b0b      	ldr	r3, [pc, #44]	@ (800dd78 <prvSampleTimeNow+0x3c>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	68fa      	ldr	r2, [r7, #12]
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d205      	bcs.n	800dd60 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800dd54:	f000 f93a 	bl	800dfcc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	2201      	movs	r2, #1
 800dd5c:	601a      	str	r2, [r3, #0]
 800dd5e:	e002      	b.n	800dd66 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	2200      	movs	r2, #0
 800dd64:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800dd66:	4a04      	ldr	r2, [pc, #16]	@ (800dd78 <prvSampleTimeNow+0x3c>)
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800dd6c:	68fb      	ldr	r3, [r7, #12]
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	3710      	adds	r7, #16
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}
 800dd76:	bf00      	nop
 800dd78:	24004d04 	.word	0x24004d04

0800dd7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	b086      	sub	sp, #24
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	60f8      	str	r0, [r7, #12]
 800dd84:	60b9      	str	r1, [r7, #8]
 800dd86:	607a      	str	r2, [r7, #4]
 800dd88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	68ba      	ldr	r2, [r7, #8]
 800dd92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	68fa      	ldr	r2, [r7, #12]
 800dd98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800dd9a:	68ba      	ldr	r2, [r7, #8]
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	429a      	cmp	r2, r3
 800dda0:	d812      	bhi.n	800ddc8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dda2:	687a      	ldr	r2, [r7, #4]
 800dda4:	683b      	ldr	r3, [r7, #0]
 800dda6:	1ad2      	subs	r2, r2, r3
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	699b      	ldr	r3, [r3, #24]
 800ddac:	429a      	cmp	r2, r3
 800ddae:	d302      	bcc.n	800ddb6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ddb0:	2301      	movs	r3, #1
 800ddb2:	617b      	str	r3, [r7, #20]
 800ddb4:	e01b      	b.n	800ddee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ddb6:	4b10      	ldr	r3, [pc, #64]	@ (800ddf8 <prvInsertTimerInActiveList+0x7c>)
 800ddb8:	681a      	ldr	r2, [r3, #0]
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	3304      	adds	r3, #4
 800ddbe:	4619      	mov	r1, r3
 800ddc0:	4610      	mov	r0, r2
 800ddc2:	f7fd ff62 	bl	800bc8a <vListInsert>
 800ddc6:	e012      	b.n	800ddee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ddc8:	687a      	ldr	r2, [r7, #4]
 800ddca:	683b      	ldr	r3, [r7, #0]
 800ddcc:	429a      	cmp	r2, r3
 800ddce:	d206      	bcs.n	800ddde <prvInsertTimerInActiveList+0x62>
 800ddd0:	68ba      	ldr	r2, [r7, #8]
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	429a      	cmp	r2, r3
 800ddd6:	d302      	bcc.n	800ddde <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ddd8:	2301      	movs	r3, #1
 800ddda:	617b      	str	r3, [r7, #20]
 800dddc:	e007      	b.n	800ddee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ddde:	4b07      	ldr	r3, [pc, #28]	@ (800ddfc <prvInsertTimerInActiveList+0x80>)
 800dde0:	681a      	ldr	r2, [r3, #0]
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	3304      	adds	r3, #4
 800dde6:	4619      	mov	r1, r3
 800dde8:	4610      	mov	r0, r2
 800ddea:	f7fd ff4e 	bl	800bc8a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ddee:	697b      	ldr	r3, [r7, #20]
}
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	3718      	adds	r7, #24
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	bd80      	pop	{r7, pc}
 800ddf8:	24004cf8 	.word	0x24004cf8
 800ddfc:	24004cf4 	.word	0x24004cf4

0800de00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b08e      	sub	sp, #56	@ 0x38
 800de04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800de06:	e0ce      	b.n	800dfa6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	da19      	bge.n	800de42 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800de0e:	1d3b      	adds	r3, r7, #4
 800de10:	3304      	adds	r3, #4
 800de12:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800de14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de16:	2b00      	cmp	r3, #0
 800de18:	d10b      	bne.n	800de32 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800de1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de1e:	f383 8811 	msr	BASEPRI, r3
 800de22:	f3bf 8f6f 	isb	sy
 800de26:	f3bf 8f4f 	dsb	sy
 800de2a:	61fb      	str	r3, [r7, #28]
}
 800de2c:	bf00      	nop
 800de2e:	bf00      	nop
 800de30:	e7fd      	b.n	800de2e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800de32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de38:	6850      	ldr	r0, [r2, #4]
 800de3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800de3c:	6892      	ldr	r2, [r2, #8]
 800de3e:	4611      	mov	r1, r2
 800de40:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2b00      	cmp	r3, #0
 800de46:	f2c0 80ae 	blt.w	800dfa6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800de4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de50:	695b      	ldr	r3, [r3, #20]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d004      	beq.n	800de60 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800de56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de58:	3304      	adds	r3, #4
 800de5a:	4618      	mov	r0, r3
 800de5c:	f7fd ff4e 	bl	800bcfc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800de60:	463b      	mov	r3, r7
 800de62:	4618      	mov	r0, r3
 800de64:	f7ff ff6a 	bl	800dd3c <prvSampleTimeNow>
 800de68:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2b09      	cmp	r3, #9
 800de6e:	f200 8097 	bhi.w	800dfa0 <prvProcessReceivedCommands+0x1a0>
 800de72:	a201      	add	r2, pc, #4	@ (adr r2, 800de78 <prvProcessReceivedCommands+0x78>)
 800de74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de78:	0800dea1 	.word	0x0800dea1
 800de7c:	0800dea1 	.word	0x0800dea1
 800de80:	0800dea1 	.word	0x0800dea1
 800de84:	0800df17 	.word	0x0800df17
 800de88:	0800df2b 	.word	0x0800df2b
 800de8c:	0800df77 	.word	0x0800df77
 800de90:	0800dea1 	.word	0x0800dea1
 800de94:	0800dea1 	.word	0x0800dea1
 800de98:	0800df17 	.word	0x0800df17
 800de9c:	0800df2b 	.word	0x0800df2b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800dea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dea2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800dea6:	f043 0301 	orr.w	r3, r3, #1
 800deaa:	b2da      	uxtb	r2, r3
 800deac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800deb2:	68ba      	ldr	r2, [r7, #8]
 800deb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deb6:	699b      	ldr	r3, [r3, #24]
 800deb8:	18d1      	adds	r1, r2, r3
 800deba:	68bb      	ldr	r3, [r7, #8]
 800debc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800debe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dec0:	f7ff ff5c 	bl	800dd7c <prvInsertTimerInActiveList>
 800dec4:	4603      	mov	r3, r0
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d06c      	beq.n	800dfa4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800deca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800decc:	6a1b      	ldr	r3, [r3, #32]
 800dece:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ded0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ded2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ded4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ded8:	f003 0304 	and.w	r3, r3, #4
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d061      	beq.n	800dfa4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800dee0:	68ba      	ldr	r2, [r7, #8]
 800dee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dee4:	699b      	ldr	r3, [r3, #24]
 800dee6:	441a      	add	r2, r3
 800dee8:	2300      	movs	r3, #0
 800deea:	9300      	str	r3, [sp, #0]
 800deec:	2300      	movs	r3, #0
 800deee:	2100      	movs	r1, #0
 800def0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800def2:	f7ff fe01 	bl	800daf8 <xTimerGenericCommand>
 800def6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800def8:	6a3b      	ldr	r3, [r7, #32]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d152      	bne.n	800dfa4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800defe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df02:	f383 8811 	msr	BASEPRI, r3
 800df06:	f3bf 8f6f 	isb	sy
 800df0a:	f3bf 8f4f 	dsb	sy
 800df0e:	61bb      	str	r3, [r7, #24]
}
 800df10:	bf00      	nop
 800df12:	bf00      	nop
 800df14:	e7fd      	b.n	800df12 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df1c:	f023 0301 	bic.w	r3, r3, #1
 800df20:	b2da      	uxtb	r2, r3
 800df22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800df28:	e03d      	b.n	800dfa6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df30:	f043 0301 	orr.w	r3, r3, #1
 800df34:	b2da      	uxtb	r2, r3
 800df36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800df3c:	68ba      	ldr	r2, [r7, #8]
 800df3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df40:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800df42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df44:	699b      	ldr	r3, [r3, #24]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d10b      	bne.n	800df62 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800df4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df4e:	f383 8811 	msr	BASEPRI, r3
 800df52:	f3bf 8f6f 	isb	sy
 800df56:	f3bf 8f4f 	dsb	sy
 800df5a:	617b      	str	r3, [r7, #20]
}
 800df5c:	bf00      	nop
 800df5e:	bf00      	nop
 800df60:	e7fd      	b.n	800df5e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800df62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df64:	699a      	ldr	r2, [r3, #24]
 800df66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df68:	18d1      	adds	r1, r2, r3
 800df6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800df70:	f7ff ff04 	bl	800dd7c <prvInsertTimerInActiveList>
					break;
 800df74:	e017      	b.n	800dfa6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800df76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df7c:	f003 0302 	and.w	r3, r3, #2
 800df80:	2b00      	cmp	r3, #0
 800df82:	d103      	bne.n	800df8c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800df84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800df86:	f7fd fd0f 	bl	800b9a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800df8a:	e00c      	b.n	800dfa6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800df92:	f023 0301 	bic.w	r3, r3, #1
 800df96:	b2da      	uxtb	r2, r3
 800df98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800df9e:	e002      	b.n	800dfa6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800dfa0:	bf00      	nop
 800dfa2:	e000      	b.n	800dfa6 <prvProcessReceivedCommands+0x1a6>
					break;
 800dfa4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800dfa6:	4b08      	ldr	r3, [pc, #32]	@ (800dfc8 <prvProcessReceivedCommands+0x1c8>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	1d39      	adds	r1, r7, #4
 800dfac:	2200      	movs	r2, #0
 800dfae:	4618      	mov	r0, r3
 800dfb0:	f7fe fbce 	bl	800c750 <xQueueReceive>
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	f47f af26 	bne.w	800de08 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800dfbc:	bf00      	nop
 800dfbe:	bf00      	nop
 800dfc0:	3730      	adds	r7, #48	@ 0x30
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}
 800dfc6:	bf00      	nop
 800dfc8:	24004cfc 	.word	0x24004cfc

0800dfcc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800dfcc:	b580      	push	{r7, lr}
 800dfce:	b088      	sub	sp, #32
 800dfd0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800dfd2:	e049      	b.n	800e068 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800dfd4:	4b2e      	ldr	r3, [pc, #184]	@ (800e090 <prvSwitchTimerLists+0xc4>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	68db      	ldr	r3, [r3, #12]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dfde:	4b2c      	ldr	r3, [pc, #176]	@ (800e090 <prvSwitchTimerLists+0xc4>)
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	68db      	ldr	r3, [r3, #12]
 800dfe4:	68db      	ldr	r3, [r3, #12]
 800dfe6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	3304      	adds	r3, #4
 800dfec:	4618      	mov	r0, r3
 800dfee:	f7fd fe85 	bl	800bcfc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	6a1b      	ldr	r3, [r3, #32]
 800dff6:	68f8      	ldr	r0, [r7, #12]
 800dff8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e000:	f003 0304 	and.w	r3, r3, #4
 800e004:	2b00      	cmp	r3, #0
 800e006:	d02f      	beq.n	800e068 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	699b      	ldr	r3, [r3, #24]
 800e00c:	693a      	ldr	r2, [r7, #16]
 800e00e:	4413      	add	r3, r2
 800e010:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e012:	68ba      	ldr	r2, [r7, #8]
 800e014:	693b      	ldr	r3, [r7, #16]
 800e016:	429a      	cmp	r2, r3
 800e018:	d90e      	bls.n	800e038 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	68ba      	ldr	r2, [r7, #8]
 800e01e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	68fa      	ldr	r2, [r7, #12]
 800e024:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e026:	4b1a      	ldr	r3, [pc, #104]	@ (800e090 <prvSwitchTimerLists+0xc4>)
 800e028:	681a      	ldr	r2, [r3, #0]
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	3304      	adds	r3, #4
 800e02e:	4619      	mov	r1, r3
 800e030:	4610      	mov	r0, r2
 800e032:	f7fd fe2a 	bl	800bc8a <vListInsert>
 800e036:	e017      	b.n	800e068 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e038:	2300      	movs	r3, #0
 800e03a:	9300      	str	r3, [sp, #0]
 800e03c:	2300      	movs	r3, #0
 800e03e:	693a      	ldr	r2, [r7, #16]
 800e040:	2100      	movs	r1, #0
 800e042:	68f8      	ldr	r0, [r7, #12]
 800e044:	f7ff fd58 	bl	800daf8 <xTimerGenericCommand>
 800e048:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d10b      	bne.n	800e068 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800e050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e054:	f383 8811 	msr	BASEPRI, r3
 800e058:	f3bf 8f6f 	isb	sy
 800e05c:	f3bf 8f4f 	dsb	sy
 800e060:	603b      	str	r3, [r7, #0]
}
 800e062:	bf00      	nop
 800e064:	bf00      	nop
 800e066:	e7fd      	b.n	800e064 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e068:	4b09      	ldr	r3, [pc, #36]	@ (800e090 <prvSwitchTimerLists+0xc4>)
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d1b0      	bne.n	800dfd4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e072:	4b07      	ldr	r3, [pc, #28]	@ (800e090 <prvSwitchTimerLists+0xc4>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e078:	4b06      	ldr	r3, [pc, #24]	@ (800e094 <prvSwitchTimerLists+0xc8>)
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	4a04      	ldr	r2, [pc, #16]	@ (800e090 <prvSwitchTimerLists+0xc4>)
 800e07e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e080:	4a04      	ldr	r2, [pc, #16]	@ (800e094 <prvSwitchTimerLists+0xc8>)
 800e082:	697b      	ldr	r3, [r7, #20]
 800e084:	6013      	str	r3, [r2, #0]
}
 800e086:	bf00      	nop
 800e088:	3718      	adds	r7, #24
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
 800e08e:	bf00      	nop
 800e090:	24004cf4 	.word	0x24004cf4
 800e094:	24004cf8 	.word	0x24004cf8

0800e098 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b082      	sub	sp, #8
 800e09c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e09e:	f7fd ff8b 	bl	800bfb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e0a2:	4b15      	ldr	r3, [pc, #84]	@ (800e0f8 <prvCheckForValidListAndQueue+0x60>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d120      	bne.n	800e0ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e0aa:	4814      	ldr	r0, [pc, #80]	@ (800e0fc <prvCheckForValidListAndQueue+0x64>)
 800e0ac:	f7fd fd9c 	bl	800bbe8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e0b0:	4813      	ldr	r0, [pc, #76]	@ (800e100 <prvCheckForValidListAndQueue+0x68>)
 800e0b2:	f7fd fd99 	bl	800bbe8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e0b6:	4b13      	ldr	r3, [pc, #76]	@ (800e104 <prvCheckForValidListAndQueue+0x6c>)
 800e0b8:	4a10      	ldr	r2, [pc, #64]	@ (800e0fc <prvCheckForValidListAndQueue+0x64>)
 800e0ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e0bc:	4b12      	ldr	r3, [pc, #72]	@ (800e108 <prvCheckForValidListAndQueue+0x70>)
 800e0be:	4a10      	ldr	r2, [pc, #64]	@ (800e100 <prvCheckForValidListAndQueue+0x68>)
 800e0c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	9300      	str	r3, [sp, #0]
 800e0c6:	4b11      	ldr	r3, [pc, #68]	@ (800e10c <prvCheckForValidListAndQueue+0x74>)
 800e0c8:	4a11      	ldr	r2, [pc, #68]	@ (800e110 <prvCheckForValidListAndQueue+0x78>)
 800e0ca:	2110      	movs	r1, #16
 800e0cc:	200a      	movs	r0, #10
 800e0ce:	f7fe f8ff 	bl	800c2d0 <xQueueGenericCreateStatic>
 800e0d2:	4603      	mov	r3, r0
 800e0d4:	4a08      	ldr	r2, [pc, #32]	@ (800e0f8 <prvCheckForValidListAndQueue+0x60>)
 800e0d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e0d8:	4b07      	ldr	r3, [pc, #28]	@ (800e0f8 <prvCheckForValidListAndQueue+0x60>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d005      	beq.n	800e0ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e0e0:	4b05      	ldr	r3, [pc, #20]	@ (800e0f8 <prvCheckForValidListAndQueue+0x60>)
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	490b      	ldr	r1, [pc, #44]	@ (800e114 <prvCheckForValidListAndQueue+0x7c>)
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	f7fe fd24 	bl	800cb34 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e0ec:	f7fd ff96 	bl	800c01c <vPortExitCritical>
}
 800e0f0:	bf00      	nop
 800e0f2:	46bd      	mov	sp, r7
 800e0f4:	bd80      	pop	{r7, pc}
 800e0f6:	bf00      	nop
 800e0f8:	24004cfc 	.word	0x24004cfc
 800e0fc:	24004ccc 	.word	0x24004ccc
 800e100:	24004ce0 	.word	0x24004ce0
 800e104:	24004cf4 	.word	0x24004cf4
 800e108:	24004cf8 	.word	0x24004cf8
 800e10c:	24004da8 	.word	0x24004da8
 800e110:	24004d08 	.word	0x24004d08
 800e114:	0800e404 	.word	0x0800e404

0800e118 <__malloc_lock>:
 800e118:	4801      	ldr	r0, [pc, #4]	@ (800e120 <__malloc_lock+0x8>)
 800e11a:	f000 b893 	b.w	800e244 <__retarget_lock_acquire_recursive>
 800e11e:	bf00      	nop
 800e120:	24004f34 	.word	0x24004f34

0800e124 <__malloc_unlock>:
 800e124:	4801      	ldr	r0, [pc, #4]	@ (800e12c <__malloc_unlock+0x8>)
 800e126:	f000 b88e 	b.w	800e246 <__retarget_lock_release_recursive>
 800e12a:	bf00      	nop
 800e12c:	24004f34 	.word	0x24004f34

0800e130 <memset>:
 800e130:	4402      	add	r2, r0
 800e132:	4603      	mov	r3, r0
 800e134:	4293      	cmp	r3, r2
 800e136:	d100      	bne.n	800e13a <memset+0xa>
 800e138:	4770      	bx	lr
 800e13a:	f803 1b01 	strb.w	r1, [r3], #1
 800e13e:	e7f9      	b.n	800e134 <memset+0x4>

0800e140 <_reclaim_reent>:
 800e140:	4b2d      	ldr	r3, [pc, #180]	@ (800e1f8 <_reclaim_reent+0xb8>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	4283      	cmp	r3, r0
 800e146:	b570      	push	{r4, r5, r6, lr}
 800e148:	4604      	mov	r4, r0
 800e14a:	d053      	beq.n	800e1f4 <_reclaim_reent+0xb4>
 800e14c:	69c3      	ldr	r3, [r0, #28]
 800e14e:	b31b      	cbz	r3, 800e198 <_reclaim_reent+0x58>
 800e150:	68db      	ldr	r3, [r3, #12]
 800e152:	b163      	cbz	r3, 800e16e <_reclaim_reent+0x2e>
 800e154:	2500      	movs	r5, #0
 800e156:	69e3      	ldr	r3, [r4, #28]
 800e158:	68db      	ldr	r3, [r3, #12]
 800e15a:	5959      	ldr	r1, [r3, r5]
 800e15c:	b9b1      	cbnz	r1, 800e18c <_reclaim_reent+0x4c>
 800e15e:	3504      	adds	r5, #4
 800e160:	2d80      	cmp	r5, #128	@ 0x80
 800e162:	d1f8      	bne.n	800e156 <_reclaim_reent+0x16>
 800e164:	69e3      	ldr	r3, [r4, #28]
 800e166:	4620      	mov	r0, r4
 800e168:	68d9      	ldr	r1, [r3, #12]
 800e16a:	f000 f87b 	bl	800e264 <_free_r>
 800e16e:	69e3      	ldr	r3, [r4, #28]
 800e170:	6819      	ldr	r1, [r3, #0]
 800e172:	b111      	cbz	r1, 800e17a <_reclaim_reent+0x3a>
 800e174:	4620      	mov	r0, r4
 800e176:	f000 f875 	bl	800e264 <_free_r>
 800e17a:	69e3      	ldr	r3, [r4, #28]
 800e17c:	689d      	ldr	r5, [r3, #8]
 800e17e:	b15d      	cbz	r5, 800e198 <_reclaim_reent+0x58>
 800e180:	4629      	mov	r1, r5
 800e182:	4620      	mov	r0, r4
 800e184:	682d      	ldr	r5, [r5, #0]
 800e186:	f000 f86d 	bl	800e264 <_free_r>
 800e18a:	e7f8      	b.n	800e17e <_reclaim_reent+0x3e>
 800e18c:	680e      	ldr	r6, [r1, #0]
 800e18e:	4620      	mov	r0, r4
 800e190:	f000 f868 	bl	800e264 <_free_r>
 800e194:	4631      	mov	r1, r6
 800e196:	e7e1      	b.n	800e15c <_reclaim_reent+0x1c>
 800e198:	6961      	ldr	r1, [r4, #20]
 800e19a:	b111      	cbz	r1, 800e1a2 <_reclaim_reent+0x62>
 800e19c:	4620      	mov	r0, r4
 800e19e:	f000 f861 	bl	800e264 <_free_r>
 800e1a2:	69e1      	ldr	r1, [r4, #28]
 800e1a4:	b111      	cbz	r1, 800e1ac <_reclaim_reent+0x6c>
 800e1a6:	4620      	mov	r0, r4
 800e1a8:	f000 f85c 	bl	800e264 <_free_r>
 800e1ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e1ae:	b111      	cbz	r1, 800e1b6 <_reclaim_reent+0x76>
 800e1b0:	4620      	mov	r0, r4
 800e1b2:	f000 f857 	bl	800e264 <_free_r>
 800e1b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e1b8:	b111      	cbz	r1, 800e1c0 <_reclaim_reent+0x80>
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	f000 f852 	bl	800e264 <_free_r>
 800e1c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e1c2:	b111      	cbz	r1, 800e1ca <_reclaim_reent+0x8a>
 800e1c4:	4620      	mov	r0, r4
 800e1c6:	f000 f84d 	bl	800e264 <_free_r>
 800e1ca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e1cc:	b111      	cbz	r1, 800e1d4 <_reclaim_reent+0x94>
 800e1ce:	4620      	mov	r0, r4
 800e1d0:	f000 f848 	bl	800e264 <_free_r>
 800e1d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e1d6:	b111      	cbz	r1, 800e1de <_reclaim_reent+0x9e>
 800e1d8:	4620      	mov	r0, r4
 800e1da:	f000 f843 	bl	800e264 <_free_r>
 800e1de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e1e0:	b111      	cbz	r1, 800e1e8 <_reclaim_reent+0xa8>
 800e1e2:	4620      	mov	r0, r4
 800e1e4:	f000 f83e 	bl	800e264 <_free_r>
 800e1e8:	6a23      	ldr	r3, [r4, #32]
 800e1ea:	b11b      	cbz	r3, 800e1f4 <_reclaim_reent+0xb4>
 800e1ec:	4620      	mov	r0, r4
 800e1ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e1f2:	4718      	bx	r3
 800e1f4:	bd70      	pop	{r4, r5, r6, pc}
 800e1f6:	bf00      	nop
 800e1f8:	2400001c 	.word	0x2400001c

0800e1fc <__libc_init_array>:
 800e1fc:	b570      	push	{r4, r5, r6, lr}
 800e1fe:	4d0d      	ldr	r5, [pc, #52]	@ (800e234 <__libc_init_array+0x38>)
 800e200:	4c0d      	ldr	r4, [pc, #52]	@ (800e238 <__libc_init_array+0x3c>)
 800e202:	1b64      	subs	r4, r4, r5
 800e204:	10a4      	asrs	r4, r4, #2
 800e206:	2600      	movs	r6, #0
 800e208:	42a6      	cmp	r6, r4
 800e20a:	d109      	bne.n	800e220 <__libc_init_array+0x24>
 800e20c:	4d0b      	ldr	r5, [pc, #44]	@ (800e23c <__libc_init_array+0x40>)
 800e20e:	4c0c      	ldr	r4, [pc, #48]	@ (800e240 <__libc_init_array+0x44>)
 800e210:	f000 f872 	bl	800e2f8 <_init>
 800e214:	1b64      	subs	r4, r4, r5
 800e216:	10a4      	asrs	r4, r4, #2
 800e218:	2600      	movs	r6, #0
 800e21a:	42a6      	cmp	r6, r4
 800e21c:	d105      	bne.n	800e22a <__libc_init_array+0x2e>
 800e21e:	bd70      	pop	{r4, r5, r6, pc}
 800e220:	f855 3b04 	ldr.w	r3, [r5], #4
 800e224:	4798      	blx	r3
 800e226:	3601      	adds	r6, #1
 800e228:	e7ee      	b.n	800e208 <__libc_init_array+0xc>
 800e22a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e22e:	4798      	blx	r3
 800e230:	3601      	adds	r6, #1
 800e232:	e7f2      	b.n	800e21a <__libc_init_array+0x1e>
 800e234:	0800e4c8 	.word	0x0800e4c8
 800e238:	0800e4c8 	.word	0x0800e4c8
 800e23c:	0800e4c8 	.word	0x0800e4c8
 800e240:	0800e4cc 	.word	0x0800e4cc

0800e244 <__retarget_lock_acquire_recursive>:
 800e244:	4770      	bx	lr

0800e246 <__retarget_lock_release_recursive>:
 800e246:	4770      	bx	lr

0800e248 <memcpy>:
 800e248:	440a      	add	r2, r1
 800e24a:	4291      	cmp	r1, r2
 800e24c:	f100 33ff 	add.w	r3, r0, #4294967295
 800e250:	d100      	bne.n	800e254 <memcpy+0xc>
 800e252:	4770      	bx	lr
 800e254:	b510      	push	{r4, lr}
 800e256:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e25a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e25e:	4291      	cmp	r1, r2
 800e260:	d1f9      	bne.n	800e256 <memcpy+0xe>
 800e262:	bd10      	pop	{r4, pc}

0800e264 <_free_r>:
 800e264:	b538      	push	{r3, r4, r5, lr}
 800e266:	4605      	mov	r5, r0
 800e268:	2900      	cmp	r1, #0
 800e26a:	d041      	beq.n	800e2f0 <_free_r+0x8c>
 800e26c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e270:	1f0c      	subs	r4, r1, #4
 800e272:	2b00      	cmp	r3, #0
 800e274:	bfb8      	it	lt
 800e276:	18e4      	addlt	r4, r4, r3
 800e278:	f7ff ff4e 	bl	800e118 <__malloc_lock>
 800e27c:	4a1d      	ldr	r2, [pc, #116]	@ (800e2f4 <_free_r+0x90>)
 800e27e:	6813      	ldr	r3, [r2, #0]
 800e280:	b933      	cbnz	r3, 800e290 <_free_r+0x2c>
 800e282:	6063      	str	r3, [r4, #4]
 800e284:	6014      	str	r4, [r2, #0]
 800e286:	4628      	mov	r0, r5
 800e288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e28c:	f7ff bf4a 	b.w	800e124 <__malloc_unlock>
 800e290:	42a3      	cmp	r3, r4
 800e292:	d908      	bls.n	800e2a6 <_free_r+0x42>
 800e294:	6820      	ldr	r0, [r4, #0]
 800e296:	1821      	adds	r1, r4, r0
 800e298:	428b      	cmp	r3, r1
 800e29a:	bf01      	itttt	eq
 800e29c:	6819      	ldreq	r1, [r3, #0]
 800e29e:	685b      	ldreq	r3, [r3, #4]
 800e2a0:	1809      	addeq	r1, r1, r0
 800e2a2:	6021      	streq	r1, [r4, #0]
 800e2a4:	e7ed      	b.n	800e282 <_free_r+0x1e>
 800e2a6:	461a      	mov	r2, r3
 800e2a8:	685b      	ldr	r3, [r3, #4]
 800e2aa:	b10b      	cbz	r3, 800e2b0 <_free_r+0x4c>
 800e2ac:	42a3      	cmp	r3, r4
 800e2ae:	d9fa      	bls.n	800e2a6 <_free_r+0x42>
 800e2b0:	6811      	ldr	r1, [r2, #0]
 800e2b2:	1850      	adds	r0, r2, r1
 800e2b4:	42a0      	cmp	r0, r4
 800e2b6:	d10b      	bne.n	800e2d0 <_free_r+0x6c>
 800e2b8:	6820      	ldr	r0, [r4, #0]
 800e2ba:	4401      	add	r1, r0
 800e2bc:	1850      	adds	r0, r2, r1
 800e2be:	4283      	cmp	r3, r0
 800e2c0:	6011      	str	r1, [r2, #0]
 800e2c2:	d1e0      	bne.n	800e286 <_free_r+0x22>
 800e2c4:	6818      	ldr	r0, [r3, #0]
 800e2c6:	685b      	ldr	r3, [r3, #4]
 800e2c8:	6053      	str	r3, [r2, #4]
 800e2ca:	4408      	add	r0, r1
 800e2cc:	6010      	str	r0, [r2, #0]
 800e2ce:	e7da      	b.n	800e286 <_free_r+0x22>
 800e2d0:	d902      	bls.n	800e2d8 <_free_r+0x74>
 800e2d2:	230c      	movs	r3, #12
 800e2d4:	602b      	str	r3, [r5, #0]
 800e2d6:	e7d6      	b.n	800e286 <_free_r+0x22>
 800e2d8:	6820      	ldr	r0, [r4, #0]
 800e2da:	1821      	adds	r1, r4, r0
 800e2dc:	428b      	cmp	r3, r1
 800e2de:	bf04      	itt	eq
 800e2e0:	6819      	ldreq	r1, [r3, #0]
 800e2e2:	685b      	ldreq	r3, [r3, #4]
 800e2e4:	6063      	str	r3, [r4, #4]
 800e2e6:	bf04      	itt	eq
 800e2e8:	1809      	addeq	r1, r1, r0
 800e2ea:	6021      	streq	r1, [r4, #0]
 800e2ec:	6054      	str	r4, [r2, #4]
 800e2ee:	e7ca      	b.n	800e286 <_free_r+0x22>
 800e2f0:	bd38      	pop	{r3, r4, r5, pc}
 800e2f2:	bf00      	nop
 800e2f4:	24004df8 	.word	0x24004df8

0800e2f8 <_init>:
 800e2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e2fa:	bf00      	nop
 800e2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e2fe:	bc08      	pop	{r3}
 800e300:	469e      	mov	lr, r3
 800e302:	4770      	bx	lr

0800e304 <_fini>:
 800e304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e306:	bf00      	nop
 800e308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e30a:	bc08      	pop	{r3}
 800e30c:	469e      	mov	lr, r3
 800e30e:	4770      	bx	lr
