// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_add_patch_214 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n_patches,
        n_patches_ap_vld,
        n_patches_read,
        patches_superpoints_0_address0,
        patches_superpoints_0_ce0,
        patches_superpoints_0_we0,
        patches_superpoints_0_d0,
        patches_superpoints_0_q0,
        patches_superpoints_1_address0,
        patches_superpoints_1_ce0,
        patches_superpoints_1_we0,
        patches_superpoints_1_d0,
        patches_superpoints_1_q0,
        patches_superpoints_2_address0,
        patches_superpoints_2_ce0,
        patches_superpoints_2_we0,
        patches_superpoints_2_d0,
        patches_superpoints_2_q0,
        patches_superpoints_3_address0,
        patches_superpoints_3_ce0,
        patches_superpoints_3_we0,
        patches_superpoints_3_d0,
        patches_superpoints_3_q0,
        patches_superpoints_4_address0,
        patches_superpoints_4_ce0,
        patches_superpoints_4_we0,
        patches_superpoints_4_d0,
        patches_superpoints_4_q0,
        patches_superpoints_5_address0,
        patches_superpoints_5_ce0,
        patches_superpoints_5_we0,
        patches_superpoints_5_d0,
        patches_superpoints_5_q0,
        patches_superpoints_6_address0,
        patches_superpoints_6_ce0,
        patches_superpoints_6_we0,
        patches_superpoints_6_d0,
        patches_superpoints_6_q0,
        patches_superpoints_7_address0,
        patches_superpoints_7_ce0,
        patches_superpoints_7_we0,
        patches_superpoints_7_d0,
        patches_superpoints_7_q0,
        patches_superpoints_8_address0,
        patches_superpoints_8_ce0,
        patches_superpoints_8_we0,
        patches_superpoints_8_d0,
        patches_superpoints_8_q0,
        patches_superpoints_9_address0,
        patches_superpoints_9_ce0,
        patches_superpoints_9_we0,
        patches_superpoints_9_d0,
        patches_superpoints_9_q0,
        patches_superpoints_10_address0,
        patches_superpoints_10_ce0,
        patches_superpoints_10_we0,
        patches_superpoints_10_d0,
        patches_superpoints_10_q0,
        patches_superpoints_11_address0,
        patches_superpoints_11_ce0,
        patches_superpoints_11_we0,
        patches_superpoints_11_d0,
        patches_superpoints_11_q0,
        patches_superpoints_12_address0,
        patches_superpoints_12_ce0,
        patches_superpoints_12_we0,
        patches_superpoints_12_d0,
        patches_superpoints_12_q0,
        patches_superpoints_13_address0,
        patches_superpoints_13_ce0,
        patches_superpoints_13_we0,
        patches_superpoints_13_d0,
        patches_superpoints_13_q0,
        patches_superpoints_14_address0,
        patches_superpoints_14_ce0,
        patches_superpoints_14_we0,
        patches_superpoints_14_d0,
        patches_superpoints_14_q0,
        patches_superpoints_15_address0,
        patches_superpoints_15_ce0,
        patches_superpoints_15_we0,
        patches_superpoints_15_d0,
        patches_superpoints_15_q0,
        patches_superpoints_16_address0,
        patches_superpoints_16_ce0,
        patches_superpoints_16_we0,
        patches_superpoints_16_d0,
        patches_superpoints_16_q0,
        patches_superpoints_17_address0,
        patches_superpoints_17_ce0,
        patches_superpoints_17_we0,
        patches_superpoints_17_d0,
        patches_superpoints_17_q0,
        patches_superpoints_18_address0,
        patches_superpoints_18_ce0,
        patches_superpoints_18_we0,
        patches_superpoints_18_d0,
        patches_superpoints_18_q0,
        patches_superpoints_19_address0,
        patches_superpoints_19_ce0,
        patches_superpoints_19_we0,
        patches_superpoints_19_d0,
        patches_superpoints_19_q0,
        patches_superpoints_20_address0,
        patches_superpoints_20_ce0,
        patches_superpoints_20_we0,
        patches_superpoints_20_d0,
        patches_superpoints_20_q0,
        patches_superpoints_21_address0,
        patches_superpoints_21_ce0,
        patches_superpoints_21_we0,
        patches_superpoints_21_d0,
        patches_superpoints_21_q0,
        patches_superpoints_22_address0,
        patches_superpoints_22_ce0,
        patches_superpoints_22_we0,
        patches_superpoints_22_d0,
        patches_superpoints_22_q0,
        patches_superpoints_23_address0,
        patches_superpoints_23_ce0,
        patches_superpoints_23_we0,
        patches_superpoints_23_d0,
        patches_superpoints_23_q0,
        patches_superpoints_24_address0,
        patches_superpoints_24_ce0,
        patches_superpoints_24_we0,
        patches_superpoints_24_d0,
        patches_superpoints_24_q0,
        patches_superpoints_25_address0,
        patches_superpoints_25_ce0,
        patches_superpoints_25_we0,
        patches_superpoints_25_d0,
        patches_superpoints_25_q0,
        patches_superpoints_26_address0,
        patches_superpoints_26_ce0,
        patches_superpoints_26_we0,
        patches_superpoints_26_d0,
        patches_superpoints_26_q0,
        patches_superpoints_27_address0,
        patches_superpoints_27_ce0,
        patches_superpoints_27_we0,
        patches_superpoints_27_d0,
        patches_superpoints_27_q0,
        patches_superpoints_28_address0,
        patches_superpoints_28_ce0,
        patches_superpoints_28_we0,
        patches_superpoints_28_d0,
        patches_superpoints_28_q0,
        patches_superpoints_29_address0,
        patches_superpoints_29_ce0,
        patches_superpoints_29_we0,
        patches_superpoints_29_d0,
        patches_superpoints_29_q0,
        patches_superpoints_30_address0,
        patches_superpoints_30_ce0,
        patches_superpoints_30_we0,
        patches_superpoints_30_d0,
        patches_superpoints_30_q0,
        patches_superpoints_31_address0,
        patches_superpoints_31_ce0,
        patches_superpoints_31_we0,
        patches_superpoints_31_d0,
        patches_superpoints_31_q0,
        patches_parameters_0_address0,
        patches_parameters_0_ce0,
        patches_parameters_0_we0,
        patches_parameters_0_d0,
        patches_parameters_0_q0,
        patches_parameters_1_address0,
        patches_parameters_1_ce0,
        patches_parameters_1_we0,
        patches_parameters_1_d0,
        patches_parameters_1_q0,
        patches_parameters_2_address0,
        patches_parameters_2_ce0,
        patches_parameters_2_we0,
        patches_parameters_2_d0,
        patches_parameters_2_q0,
        patches_parameters_3_address0,
        patches_parameters_3_ce0,
        patches_parameters_3_we0,
        patches_parameters_3_d0,
        patches_parameters_3_q0,
        patches_parameters_4_address0,
        patches_parameters_4_ce0,
        patches_parameters_4_we0,
        patches_parameters_4_d0,
        patches_parameters_4_q0,
        patches_parameters_5_address0,
        patches_parameters_5_ce0,
        patches_parameters_5_we0,
        patches_parameters_5_d0,
        patches_parameters_5_q0,
        patches_parameters_6_address0,
        patches_parameters_6_ce0,
        patches_parameters_6_we0,
        patches_parameters_6_d0,
        patches_parameters_6_q0,
        patches_parameters_7_address0,
        patches_parameters_7_ce0,
        patches_parameters_7_we0,
        patches_parameters_7_d0,
        patches_parameters_7_q0,
        patches_parameters_8_address0,
        patches_parameters_8_ce0,
        patches_parameters_8_we0,
        patches_parameters_8_d0,
        patches_parameters_8_q0,
        patches_parameters_9_address0,
        patches_parameters_9_ce0,
        patches_parameters_9_we0,
        patches_parameters_9_d0,
        patches_parameters_9_q0,
        patches_parameters_10_address0,
        patches_parameters_10_ce0,
        patches_parameters_10_we0,
        patches_parameters_10_d0,
        patches_parameters_10_q0,
        patches_parameters_11_address0,
        patches_parameters_11_ce0,
        patches_parameters_11_we0,
        patches_parameters_11_d0,
        patches_parameters_11_q0,
        patches_parameters_12_address0,
        patches_parameters_12_ce0,
        patches_parameters_12_we0,
        patches_parameters_12_d0,
        patches_parameters_12_q0,
        patches_parameters_13_address0,
        patches_parameters_13_ce0,
        patches_parameters_13_we0,
        patches_parameters_13_d0,
        patches_parameters_13_q0,
        patches_parameters_14_address0,
        patches_parameters_14_ce0,
        patches_parameters_14_we0,
        patches_parameters_14_d0,
        patches_parameters_14_q0,
        patches_parameters_15_address0,
        patches_parameters_15_ce0,
        patches_parameters_15_we0,
        patches_parameters_15_d0,
        patches_parameters_15_q0,
        patches_parameters_16_address0,
        patches_parameters_16_ce0,
        patches_parameters_16_we0,
        patches_parameters_16_d0,
        patches_parameters_16_q0,
        patches_parameters_17_address0,
        patches_parameters_17_ce0,
        patches_parameters_17_we0,
        patches_parameters_17_d0,
        patches_parameters_17_q0,
        patches_parameters_18_address0,
        patches_parameters_18_ce0,
        patches_parameters_18_we0,
        patches_parameters_18_d0,
        patches_parameters_18_q0,
        patches_parameters_19_address0,
        patches_parameters_19_ce0,
        patches_parameters_19_we0,
        patches_parameters_19_d0,
        patches_parameters_19_q0,
        patches_parameters_20_address0,
        patches_parameters_20_ce0,
        patches_parameters_20_we0,
        patches_parameters_20_d0,
        patches_parameters_20_q0,
        patches_parameters_21_address0,
        patches_parameters_21_ce0,
        patches_parameters_21_we0,
        patches_parameters_21_d0,
        patches_parameters_21_q0,
        patches_parameters_22_address0,
        patches_parameters_22_ce0,
        patches_parameters_22_we0,
        patches_parameters_22_d0,
        patches_parameters_22_q0,
        patches_parameters_23_address0,
        patches_parameters_23_ce0,
        patches_parameters_23_we0,
        patches_parameters_23_d0,
        patches_parameters_23_q0,
        patches_parameters_24_address0,
        patches_parameters_24_ce0,
        patches_parameters_24_we0,
        patches_parameters_24_d0,
        patches_parameters_24_q0,
        patches_parameters_25_address0,
        patches_parameters_25_ce0,
        patches_parameters_25_we0,
        patches_parameters_25_d0,
        patches_parameters_25_q0,
        patches_parameters_26_address0,
        patches_parameters_26_ce0,
        patches_parameters_26_we0,
        patches_parameters_26_d0,
        patches_parameters_26_q0,
        patches_parameters_27_address0,
        patches_parameters_27_ce0,
        patches_parameters_27_we0,
        patches_parameters_27_d0,
        patches_parameters_27_q0,
        patches_parameters_28_address0,
        patches_parameters_28_ce0,
        patches_parameters_28_we0,
        patches_parameters_28_d0,
        patches_parameters_28_q0,
        patches_parameters_29_address0,
        patches_parameters_29_ce0,
        patches_parameters_29_we0,
        patches_parameters_29_d0,
        patches_parameters_29_q0,
        patches_parameters_30_address0,
        patches_parameters_30_ce0,
        patches_parameters_30_we0,
        patches_parameters_30_d0,
        patches_parameters_30_q0,
        patches_parameters_31_address0,
        patches_parameters_31_ce0,
        patches_parameters_31_we0,
        patches_parameters_31_d0,
        patches_parameters_31_q0,
        wp_superpoints_address0,
        wp_superpoints_ce0,
        wp_superpoints_q0,
        wp_superpoints_address1,
        wp_superpoints_ce1,
        wp_superpoints_q1,
        wp_superpoints1_address0,
        wp_superpoints1_ce0,
        wp_superpoints1_q0,
        wp_superpoints1_address1,
        wp_superpoints1_ce1,
        wp_superpoints1_q1,
        wp_superpoints2_address0,
        wp_superpoints2_ce0,
        wp_superpoints2_q0,
        wp_superpoints2_address1,
        wp_superpoints2_ce1,
        wp_superpoints2_q1,
        wp_superpoints3_address0,
        wp_superpoints3_ce0,
        wp_superpoints3_q0,
        wp_superpoints3_address1,
        wp_superpoints3_ce1,
        wp_superpoints3_q1,
        wp_superpoints4_address0,
        wp_superpoints4_ce0,
        wp_superpoints4_q0,
        wp_superpoints4_address1,
        wp_superpoints4_ce1,
        wp_superpoints4_q1,
        wp_parameters_address0,
        wp_parameters_ce0,
        wp_parameters_q0,
        wp_parameters5_address0,
        wp_parameters5_ce0,
        wp_parameters5_q0,
        wp_parameters6_address0,
        wp_parameters6_ce0,
        wp_parameters6_q0,
        wp_parameters7_address0,
        wp_parameters7_ce0,
        wp_parameters7_q0,
        wp_parameters8_address0,
        wp_parameters8_ce0,
        wp_parameters8_q0
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_pp1_stage0 = 16'd128;
parameter    ap_ST_fsm_state10 = 16'd256;
parameter    ap_ST_fsm_pp2_stage0 = 16'd512;
parameter    ap_ST_fsm_state13 = 16'd1024;
parameter    ap_ST_fsm_state14 = 16'd2048;
parameter    ap_ST_fsm_pp3_stage0 = 16'd4096;
parameter    ap_ST_fsm_state17 = 16'd8192;
parameter    ap_ST_fsm_pp4_stage0 = 16'd16384;
parameter    ap_ST_fsm_state20 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] n_patches;
output   n_patches_ap_vld;
input  [31:0] n_patches_read;
output  [7:0] patches_superpoints_0_address0;
output   patches_superpoints_0_ce0;
output   patches_superpoints_0_we0;
output  [63:0] patches_superpoints_0_d0;
input  [63:0] patches_superpoints_0_q0;
output  [7:0] patches_superpoints_1_address0;
output   patches_superpoints_1_ce0;
output   patches_superpoints_1_we0;
output  [63:0] patches_superpoints_1_d0;
input  [63:0] patches_superpoints_1_q0;
output  [7:0] patches_superpoints_2_address0;
output   patches_superpoints_2_ce0;
output   patches_superpoints_2_we0;
output  [63:0] patches_superpoints_2_d0;
input  [63:0] patches_superpoints_2_q0;
output  [7:0] patches_superpoints_3_address0;
output   patches_superpoints_3_ce0;
output   patches_superpoints_3_we0;
output  [63:0] patches_superpoints_3_d0;
input  [63:0] patches_superpoints_3_q0;
output  [7:0] patches_superpoints_4_address0;
output   patches_superpoints_4_ce0;
output   patches_superpoints_4_we0;
output  [63:0] patches_superpoints_4_d0;
input  [63:0] patches_superpoints_4_q0;
output  [7:0] patches_superpoints_5_address0;
output   patches_superpoints_5_ce0;
output   patches_superpoints_5_we0;
output  [63:0] patches_superpoints_5_d0;
input  [63:0] patches_superpoints_5_q0;
output  [7:0] patches_superpoints_6_address0;
output   patches_superpoints_6_ce0;
output   patches_superpoints_6_we0;
output  [63:0] patches_superpoints_6_d0;
input  [63:0] patches_superpoints_6_q0;
output  [7:0] patches_superpoints_7_address0;
output   patches_superpoints_7_ce0;
output   patches_superpoints_7_we0;
output  [63:0] patches_superpoints_7_d0;
input  [63:0] patches_superpoints_7_q0;
output  [7:0] patches_superpoints_8_address0;
output   patches_superpoints_8_ce0;
output   patches_superpoints_8_we0;
output  [63:0] patches_superpoints_8_d0;
input  [63:0] patches_superpoints_8_q0;
output  [7:0] patches_superpoints_9_address0;
output   patches_superpoints_9_ce0;
output   patches_superpoints_9_we0;
output  [63:0] patches_superpoints_9_d0;
input  [63:0] patches_superpoints_9_q0;
output  [7:0] patches_superpoints_10_address0;
output   patches_superpoints_10_ce0;
output   patches_superpoints_10_we0;
output  [63:0] patches_superpoints_10_d0;
input  [63:0] patches_superpoints_10_q0;
output  [7:0] patches_superpoints_11_address0;
output   patches_superpoints_11_ce0;
output   patches_superpoints_11_we0;
output  [63:0] patches_superpoints_11_d0;
input  [63:0] patches_superpoints_11_q0;
output  [7:0] patches_superpoints_12_address0;
output   patches_superpoints_12_ce0;
output   patches_superpoints_12_we0;
output  [63:0] patches_superpoints_12_d0;
input  [63:0] patches_superpoints_12_q0;
output  [7:0] patches_superpoints_13_address0;
output   patches_superpoints_13_ce0;
output   patches_superpoints_13_we0;
output  [63:0] patches_superpoints_13_d0;
input  [63:0] patches_superpoints_13_q0;
output  [7:0] patches_superpoints_14_address0;
output   patches_superpoints_14_ce0;
output   patches_superpoints_14_we0;
output  [63:0] patches_superpoints_14_d0;
input  [63:0] patches_superpoints_14_q0;
output  [7:0] patches_superpoints_15_address0;
output   patches_superpoints_15_ce0;
output   patches_superpoints_15_we0;
output  [63:0] patches_superpoints_15_d0;
input  [63:0] patches_superpoints_15_q0;
output  [7:0] patches_superpoints_16_address0;
output   patches_superpoints_16_ce0;
output   patches_superpoints_16_we0;
output  [63:0] patches_superpoints_16_d0;
input  [63:0] patches_superpoints_16_q0;
output  [7:0] patches_superpoints_17_address0;
output   patches_superpoints_17_ce0;
output   patches_superpoints_17_we0;
output  [63:0] patches_superpoints_17_d0;
input  [63:0] patches_superpoints_17_q0;
output  [7:0] patches_superpoints_18_address0;
output   patches_superpoints_18_ce0;
output   patches_superpoints_18_we0;
output  [63:0] patches_superpoints_18_d0;
input  [63:0] patches_superpoints_18_q0;
output  [7:0] patches_superpoints_19_address0;
output   patches_superpoints_19_ce0;
output   patches_superpoints_19_we0;
output  [63:0] patches_superpoints_19_d0;
input  [63:0] patches_superpoints_19_q0;
output  [7:0] patches_superpoints_20_address0;
output   patches_superpoints_20_ce0;
output   patches_superpoints_20_we0;
output  [63:0] patches_superpoints_20_d0;
input  [63:0] patches_superpoints_20_q0;
output  [7:0] patches_superpoints_21_address0;
output   patches_superpoints_21_ce0;
output   patches_superpoints_21_we0;
output  [63:0] patches_superpoints_21_d0;
input  [63:0] patches_superpoints_21_q0;
output  [7:0] patches_superpoints_22_address0;
output   patches_superpoints_22_ce0;
output   patches_superpoints_22_we0;
output  [63:0] patches_superpoints_22_d0;
input  [63:0] patches_superpoints_22_q0;
output  [7:0] patches_superpoints_23_address0;
output   patches_superpoints_23_ce0;
output   patches_superpoints_23_we0;
output  [63:0] patches_superpoints_23_d0;
input  [63:0] patches_superpoints_23_q0;
output  [7:0] patches_superpoints_24_address0;
output   patches_superpoints_24_ce0;
output   patches_superpoints_24_we0;
output  [63:0] patches_superpoints_24_d0;
input  [63:0] patches_superpoints_24_q0;
output  [7:0] patches_superpoints_25_address0;
output   patches_superpoints_25_ce0;
output   patches_superpoints_25_we0;
output  [63:0] patches_superpoints_25_d0;
input  [63:0] patches_superpoints_25_q0;
output  [7:0] patches_superpoints_26_address0;
output   patches_superpoints_26_ce0;
output   patches_superpoints_26_we0;
output  [63:0] patches_superpoints_26_d0;
input  [63:0] patches_superpoints_26_q0;
output  [7:0] patches_superpoints_27_address0;
output   patches_superpoints_27_ce0;
output   patches_superpoints_27_we0;
output  [63:0] patches_superpoints_27_d0;
input  [63:0] patches_superpoints_27_q0;
output  [7:0] patches_superpoints_28_address0;
output   patches_superpoints_28_ce0;
output   patches_superpoints_28_we0;
output  [63:0] patches_superpoints_28_d0;
input  [63:0] patches_superpoints_28_q0;
output  [7:0] patches_superpoints_29_address0;
output   patches_superpoints_29_ce0;
output   patches_superpoints_29_we0;
output  [63:0] patches_superpoints_29_d0;
input  [63:0] patches_superpoints_29_q0;
output  [7:0] patches_superpoints_30_address0;
output   patches_superpoints_30_ce0;
output   patches_superpoints_30_we0;
output  [63:0] patches_superpoints_30_d0;
input  [63:0] patches_superpoints_30_q0;
output  [7:0] patches_superpoints_31_address0;
output   patches_superpoints_31_ce0;
output   patches_superpoints_31_we0;
output  [63:0] patches_superpoints_31_d0;
input  [63:0] patches_superpoints_31_q0;
output  [6:0] patches_parameters_0_address0;
output   patches_parameters_0_ce0;
output   patches_parameters_0_we0;
output  [63:0] patches_parameters_0_d0;
input  [63:0] patches_parameters_0_q0;
output  [6:0] patches_parameters_1_address0;
output   patches_parameters_1_ce0;
output   patches_parameters_1_we0;
output  [63:0] patches_parameters_1_d0;
input  [63:0] patches_parameters_1_q0;
output  [6:0] patches_parameters_2_address0;
output   patches_parameters_2_ce0;
output   patches_parameters_2_we0;
output  [63:0] patches_parameters_2_d0;
input  [63:0] patches_parameters_2_q0;
output  [6:0] patches_parameters_3_address0;
output   patches_parameters_3_ce0;
output   patches_parameters_3_we0;
output  [63:0] patches_parameters_3_d0;
input  [63:0] patches_parameters_3_q0;
output  [6:0] patches_parameters_4_address0;
output   patches_parameters_4_ce0;
output   patches_parameters_4_we0;
output  [63:0] patches_parameters_4_d0;
input  [63:0] patches_parameters_4_q0;
output  [6:0] patches_parameters_5_address0;
output   patches_parameters_5_ce0;
output   patches_parameters_5_we0;
output  [63:0] patches_parameters_5_d0;
input  [63:0] patches_parameters_5_q0;
output  [6:0] patches_parameters_6_address0;
output   patches_parameters_6_ce0;
output   patches_parameters_6_we0;
output  [63:0] patches_parameters_6_d0;
input  [63:0] patches_parameters_6_q0;
output  [6:0] patches_parameters_7_address0;
output   patches_parameters_7_ce0;
output   patches_parameters_7_we0;
output  [63:0] patches_parameters_7_d0;
input  [63:0] patches_parameters_7_q0;
output  [6:0] patches_parameters_8_address0;
output   patches_parameters_8_ce0;
output   patches_parameters_8_we0;
output  [63:0] patches_parameters_8_d0;
input  [63:0] patches_parameters_8_q0;
output  [6:0] patches_parameters_9_address0;
output   patches_parameters_9_ce0;
output   patches_parameters_9_we0;
output  [63:0] patches_parameters_9_d0;
input  [63:0] patches_parameters_9_q0;
output  [6:0] patches_parameters_10_address0;
output   patches_parameters_10_ce0;
output   patches_parameters_10_we0;
output  [63:0] patches_parameters_10_d0;
input  [63:0] patches_parameters_10_q0;
output  [6:0] patches_parameters_11_address0;
output   patches_parameters_11_ce0;
output   patches_parameters_11_we0;
output  [63:0] patches_parameters_11_d0;
input  [63:0] patches_parameters_11_q0;
output  [6:0] patches_parameters_12_address0;
output   patches_parameters_12_ce0;
output   patches_parameters_12_we0;
output  [63:0] patches_parameters_12_d0;
input  [63:0] patches_parameters_12_q0;
output  [6:0] patches_parameters_13_address0;
output   patches_parameters_13_ce0;
output   patches_parameters_13_we0;
output  [63:0] patches_parameters_13_d0;
input  [63:0] patches_parameters_13_q0;
output  [6:0] patches_parameters_14_address0;
output   patches_parameters_14_ce0;
output   patches_parameters_14_we0;
output  [63:0] patches_parameters_14_d0;
input  [63:0] patches_parameters_14_q0;
output  [6:0] patches_parameters_15_address0;
output   patches_parameters_15_ce0;
output   patches_parameters_15_we0;
output  [63:0] patches_parameters_15_d0;
input  [63:0] patches_parameters_15_q0;
output  [6:0] patches_parameters_16_address0;
output   patches_parameters_16_ce0;
output   patches_parameters_16_we0;
output  [63:0] patches_parameters_16_d0;
input  [63:0] patches_parameters_16_q0;
output  [6:0] patches_parameters_17_address0;
output   patches_parameters_17_ce0;
output   patches_parameters_17_we0;
output  [63:0] patches_parameters_17_d0;
input  [63:0] patches_parameters_17_q0;
output  [6:0] patches_parameters_18_address0;
output   patches_parameters_18_ce0;
output   patches_parameters_18_we0;
output  [63:0] patches_parameters_18_d0;
input  [63:0] patches_parameters_18_q0;
output  [6:0] patches_parameters_19_address0;
output   patches_parameters_19_ce0;
output   patches_parameters_19_we0;
output  [63:0] patches_parameters_19_d0;
input  [63:0] patches_parameters_19_q0;
output  [6:0] patches_parameters_20_address0;
output   patches_parameters_20_ce0;
output   patches_parameters_20_we0;
output  [63:0] patches_parameters_20_d0;
input  [63:0] patches_parameters_20_q0;
output  [6:0] patches_parameters_21_address0;
output   patches_parameters_21_ce0;
output   patches_parameters_21_we0;
output  [63:0] patches_parameters_21_d0;
input  [63:0] patches_parameters_21_q0;
output  [6:0] patches_parameters_22_address0;
output   patches_parameters_22_ce0;
output   patches_parameters_22_we0;
output  [63:0] patches_parameters_22_d0;
input  [63:0] patches_parameters_22_q0;
output  [6:0] patches_parameters_23_address0;
output   patches_parameters_23_ce0;
output   patches_parameters_23_we0;
output  [63:0] patches_parameters_23_d0;
input  [63:0] patches_parameters_23_q0;
output  [6:0] patches_parameters_24_address0;
output   patches_parameters_24_ce0;
output   patches_parameters_24_we0;
output  [63:0] patches_parameters_24_d0;
input  [63:0] patches_parameters_24_q0;
output  [6:0] patches_parameters_25_address0;
output   patches_parameters_25_ce0;
output   patches_parameters_25_we0;
output  [63:0] patches_parameters_25_d0;
input  [63:0] patches_parameters_25_q0;
output  [6:0] patches_parameters_26_address0;
output   patches_parameters_26_ce0;
output   patches_parameters_26_we0;
output  [63:0] patches_parameters_26_d0;
input  [63:0] patches_parameters_26_q0;
output  [6:0] patches_parameters_27_address0;
output   patches_parameters_27_ce0;
output   patches_parameters_27_we0;
output  [63:0] patches_parameters_27_d0;
input  [63:0] patches_parameters_27_q0;
output  [6:0] patches_parameters_28_address0;
output   patches_parameters_28_ce0;
output   patches_parameters_28_we0;
output  [63:0] patches_parameters_28_d0;
input  [63:0] patches_parameters_28_q0;
output  [6:0] patches_parameters_29_address0;
output   patches_parameters_29_ce0;
output   patches_parameters_29_we0;
output  [63:0] patches_parameters_29_d0;
input  [63:0] patches_parameters_29_q0;
output  [6:0] patches_parameters_30_address0;
output   patches_parameters_30_ce0;
output   patches_parameters_30_we0;
output  [63:0] patches_parameters_30_d0;
input  [63:0] patches_parameters_30_q0;
output  [6:0] patches_parameters_31_address0;
output   patches_parameters_31_ce0;
output   patches_parameters_31_we0;
output  [63:0] patches_parameters_31_d0;
input  [63:0] patches_parameters_31_q0;
output  [5:0] wp_superpoints_address0;
output   wp_superpoints_ce0;
input  [63:0] wp_superpoints_q0;
output  [5:0] wp_superpoints_address1;
output   wp_superpoints_ce1;
input  [63:0] wp_superpoints_q1;
output  [5:0] wp_superpoints1_address0;
output   wp_superpoints1_ce0;
input  [63:0] wp_superpoints1_q0;
output  [5:0] wp_superpoints1_address1;
output   wp_superpoints1_ce1;
input  [63:0] wp_superpoints1_q1;
output  [5:0] wp_superpoints2_address0;
output   wp_superpoints2_ce0;
input  [63:0] wp_superpoints2_q0;
output  [5:0] wp_superpoints2_address1;
output   wp_superpoints2_ce1;
input  [63:0] wp_superpoints2_q1;
output  [5:0] wp_superpoints3_address0;
output   wp_superpoints3_ce0;
input  [63:0] wp_superpoints3_q0;
output  [5:0] wp_superpoints3_address1;
output   wp_superpoints3_ce1;
input  [63:0] wp_superpoints3_q1;
output  [5:0] wp_superpoints4_address0;
output   wp_superpoints4_ce0;
input  [63:0] wp_superpoints4_q0;
output  [5:0] wp_superpoints4_address1;
output   wp_superpoints4_ce1;
input  [63:0] wp_superpoints4_q1;
output  [4:0] wp_parameters_address0;
output   wp_parameters_ce0;
input  [63:0] wp_parameters_q0;
output  [4:0] wp_parameters5_address0;
output   wp_parameters5_ce0;
input  [0:0] wp_parameters5_q0;
output  [4:0] wp_parameters6_address0;
output   wp_parameters6_ce0;
input  [63:0] wp_parameters6_q0;
output  [4:0] wp_parameters7_address0;
output   wp_parameters7_ce0;
input  [0:0] wp_parameters7_q0;
output  [4:0] wp_parameters8_address0;
output   wp_parameters8_ce0;
input  [63:0] wp_parameters8_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] n_patches;
reg n_patches_ap_vld;
reg[7:0] patches_superpoints_0_address0;
reg patches_superpoints_0_ce0;
reg patches_superpoints_0_we0;
reg[63:0] patches_superpoints_0_d0;
reg[7:0] patches_superpoints_1_address0;
reg patches_superpoints_1_ce0;
reg patches_superpoints_1_we0;
reg[7:0] patches_superpoints_2_address0;
reg patches_superpoints_2_ce0;
reg patches_superpoints_2_we0;
reg[7:0] patches_superpoints_3_address0;
reg patches_superpoints_3_ce0;
reg patches_superpoints_3_we0;
reg[7:0] patches_superpoints_4_address0;
reg patches_superpoints_4_ce0;
reg patches_superpoints_4_we0;
reg[7:0] patches_superpoints_5_address0;
reg patches_superpoints_5_ce0;
reg patches_superpoints_5_we0;
reg[7:0] patches_superpoints_6_address0;
reg patches_superpoints_6_ce0;
reg patches_superpoints_6_we0;
reg[7:0] patches_superpoints_7_address0;
reg patches_superpoints_7_ce0;
reg patches_superpoints_7_we0;
reg[7:0] patches_superpoints_8_address0;
reg patches_superpoints_8_ce0;
reg patches_superpoints_8_we0;
reg[7:0] patches_superpoints_9_address0;
reg patches_superpoints_9_ce0;
reg patches_superpoints_9_we0;
reg[7:0] patches_superpoints_10_address0;
reg patches_superpoints_10_ce0;
reg patches_superpoints_10_we0;
reg[7:0] patches_superpoints_11_address0;
reg patches_superpoints_11_ce0;
reg patches_superpoints_11_we0;
reg[7:0] patches_superpoints_12_address0;
reg patches_superpoints_12_ce0;
reg patches_superpoints_12_we0;
reg[7:0] patches_superpoints_13_address0;
reg patches_superpoints_13_ce0;
reg patches_superpoints_13_we0;
reg[7:0] patches_superpoints_14_address0;
reg patches_superpoints_14_ce0;
reg patches_superpoints_14_we0;
reg[7:0] patches_superpoints_15_address0;
reg patches_superpoints_15_ce0;
reg patches_superpoints_15_we0;
reg[7:0] patches_superpoints_16_address0;
reg patches_superpoints_16_ce0;
reg patches_superpoints_16_we0;
reg[7:0] patches_superpoints_17_address0;
reg patches_superpoints_17_ce0;
reg patches_superpoints_17_we0;
reg[7:0] patches_superpoints_18_address0;
reg patches_superpoints_18_ce0;
reg patches_superpoints_18_we0;
reg[7:0] patches_superpoints_19_address0;
reg patches_superpoints_19_ce0;
reg patches_superpoints_19_we0;
reg[7:0] patches_superpoints_20_address0;
reg patches_superpoints_20_ce0;
reg patches_superpoints_20_we0;
reg[7:0] patches_superpoints_21_address0;
reg patches_superpoints_21_ce0;
reg patches_superpoints_21_we0;
reg[7:0] patches_superpoints_22_address0;
reg patches_superpoints_22_ce0;
reg patches_superpoints_22_we0;
reg[7:0] patches_superpoints_23_address0;
reg patches_superpoints_23_ce0;
reg patches_superpoints_23_we0;
reg[7:0] patches_superpoints_24_address0;
reg patches_superpoints_24_ce0;
reg patches_superpoints_24_we0;
reg[7:0] patches_superpoints_25_address0;
reg patches_superpoints_25_ce0;
reg patches_superpoints_25_we0;
reg[7:0] patches_superpoints_26_address0;
reg patches_superpoints_26_ce0;
reg patches_superpoints_26_we0;
reg[7:0] patches_superpoints_27_address0;
reg patches_superpoints_27_ce0;
reg patches_superpoints_27_we0;
reg[7:0] patches_superpoints_28_address0;
reg patches_superpoints_28_ce0;
reg patches_superpoints_28_we0;
reg[7:0] patches_superpoints_29_address0;
reg patches_superpoints_29_ce0;
reg patches_superpoints_29_we0;
reg[7:0] patches_superpoints_30_address0;
reg patches_superpoints_30_ce0;
reg patches_superpoints_30_we0;
reg[7:0] patches_superpoints_31_address0;
reg patches_superpoints_31_ce0;
reg patches_superpoints_31_we0;
reg[6:0] patches_parameters_0_address0;
reg patches_parameters_0_ce0;
reg patches_parameters_0_we0;
reg[63:0] patches_parameters_0_d0;
reg[6:0] patches_parameters_1_address0;
reg patches_parameters_1_ce0;
reg patches_parameters_1_we0;
reg[6:0] patches_parameters_2_address0;
reg patches_parameters_2_ce0;
reg patches_parameters_2_we0;
reg[6:0] patches_parameters_3_address0;
reg patches_parameters_3_ce0;
reg patches_parameters_3_we0;
reg[6:0] patches_parameters_4_address0;
reg patches_parameters_4_ce0;
reg patches_parameters_4_we0;
reg[6:0] patches_parameters_5_address0;
reg patches_parameters_5_ce0;
reg patches_parameters_5_we0;
reg[6:0] patches_parameters_6_address0;
reg patches_parameters_6_ce0;
reg patches_parameters_6_we0;
reg[6:0] patches_parameters_7_address0;
reg patches_parameters_7_ce0;
reg patches_parameters_7_we0;
reg[6:0] patches_parameters_8_address0;
reg patches_parameters_8_ce0;
reg patches_parameters_8_we0;
reg[6:0] patches_parameters_9_address0;
reg patches_parameters_9_ce0;
reg patches_parameters_9_we0;
reg[6:0] patches_parameters_10_address0;
reg patches_parameters_10_ce0;
reg patches_parameters_10_we0;
reg[6:0] patches_parameters_11_address0;
reg patches_parameters_11_ce0;
reg patches_parameters_11_we0;
reg[6:0] patches_parameters_12_address0;
reg patches_parameters_12_ce0;
reg patches_parameters_12_we0;
reg[6:0] patches_parameters_13_address0;
reg patches_parameters_13_ce0;
reg patches_parameters_13_we0;
reg[6:0] patches_parameters_14_address0;
reg patches_parameters_14_ce0;
reg patches_parameters_14_we0;
reg[6:0] patches_parameters_15_address0;
reg patches_parameters_15_ce0;
reg patches_parameters_15_we0;
reg[6:0] patches_parameters_16_address0;
reg patches_parameters_16_ce0;
reg patches_parameters_16_we0;
reg[6:0] patches_parameters_17_address0;
reg patches_parameters_17_ce0;
reg patches_parameters_17_we0;
reg[6:0] patches_parameters_18_address0;
reg patches_parameters_18_ce0;
reg patches_parameters_18_we0;
reg[6:0] patches_parameters_19_address0;
reg patches_parameters_19_ce0;
reg patches_parameters_19_we0;
reg[6:0] patches_parameters_20_address0;
reg patches_parameters_20_ce0;
reg patches_parameters_20_we0;
reg[6:0] patches_parameters_21_address0;
reg patches_parameters_21_ce0;
reg patches_parameters_21_we0;
reg[6:0] patches_parameters_22_address0;
reg patches_parameters_22_ce0;
reg patches_parameters_22_we0;
reg[6:0] patches_parameters_23_address0;
reg patches_parameters_23_ce0;
reg patches_parameters_23_we0;
reg[6:0] patches_parameters_24_address0;
reg patches_parameters_24_ce0;
reg patches_parameters_24_we0;
reg[6:0] patches_parameters_25_address0;
reg patches_parameters_25_ce0;
reg patches_parameters_25_we0;
reg[6:0] patches_parameters_26_address0;
reg patches_parameters_26_ce0;
reg patches_parameters_26_we0;
reg[6:0] patches_parameters_27_address0;
reg patches_parameters_27_ce0;
reg patches_parameters_27_we0;
reg[6:0] patches_parameters_28_address0;
reg patches_parameters_28_ce0;
reg patches_parameters_28_we0;
reg[6:0] patches_parameters_29_address0;
reg patches_parameters_29_ce0;
reg patches_parameters_29_we0;
reg[6:0] patches_parameters_30_address0;
reg patches_parameters_30_ce0;
reg patches_parameters_30_we0;
reg[6:0] patches_parameters_31_address0;
reg patches_parameters_31_ce0;
reg patches_parameters_31_we0;
reg[5:0] wp_superpoints_address0;
reg wp_superpoints_ce0;
reg[5:0] wp_superpoints_address1;
reg wp_superpoints_ce1;
reg[5:0] wp_superpoints1_address0;
reg wp_superpoints1_ce0;
reg[5:0] wp_superpoints1_address1;
reg wp_superpoints1_ce1;
reg[5:0] wp_superpoints2_address0;
reg wp_superpoints2_ce0;
reg[5:0] wp_superpoints2_address1;
reg wp_superpoints2_ce1;
reg[5:0] wp_superpoints3_address0;
reg wp_superpoints3_ce0;
reg[5:0] wp_superpoints3_address1;
reg wp_superpoints3_ce1;
reg[5:0] wp_superpoints4_address0;
reg wp_superpoints4_ce0;
reg[5:0] wp_superpoints4_address1;
reg wp_superpoints4_ce1;
reg[4:0] wp_parameters_address0;
reg wp_parameters_ce0;
reg[4:0] wp_parameters5_address0;
reg wp_parameters5_ce0;
reg[4:0] wp_parameters6_address0;
reg wp_parameters6_ce0;
reg[4:0] wp_parameters7_address0;
reg wp_parameters7_ce0;
reg[4:0] wp_parameters8_address0;
reg wp_parameters8_ce0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] indvar_flatten55_reg_2609;
reg   [2:0] a_13_reg_2620;
reg   [6:0] indvar_flatten41_reg_2631;
reg   [4:0] b_16_reg_2642;
reg   [1:0] c_13_reg_2653;
reg   [6:0] indvar_flatten77_reg_2664;
reg   [2:0] a_14_reg_2675;
reg   [5:0] indvar_flatten63_reg_2686;
reg   [2:0] b_17_reg_2697;
reg   [2:0] c_14_reg_2708;
reg   [7:0] indvar_flatten13_reg_2719;
reg   [2:0] a_reg_2730;
reg   [6:0] indvar_flatten_reg_2741;
reg   [4:0] b_reg_2752;
reg   [1:0] c_reg_2763;
reg   [6:0] indvar_flatten34_reg_2774;
reg   [2:0] a_12_reg_2785;
reg   [5:0] indvar_flatten20_reg_2796;
reg   [2:0] b_15_reg_2807;
reg   [2:0] c_12_reg_2818;
wire   [31:0] n_patches_read_7_read_fu_354_p2;
wire   [0:0] icmp_ln279_fu_2829_p2;
reg   [0:0] icmp_ln279_reg_4304;
wire   [31:0] empty_149_fu_2835_p1;
reg   [31:0] empty_149_reg_4308;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln315_fu_2839_p2;
reg   [0:0] icmp_ln315_reg_4313;
reg   [63:0] wp_superpoints_load_1_reg_4317;
wire    ap_CS_fsm_state3;
reg   [63:0] wp_superpoints1_load_1_reg_4322;
reg   [63:0] wp_superpoints2_load_1_reg_4327;
reg   [63:0] wp_superpoints3_load_1_reg_4332;
reg   [63:0] wp_superpoints4_load_1_reg_4337;
reg   [63:0] wp_superpoints_load_2_reg_4342;
reg   [63:0] wp_superpoints1_load_2_reg_4347;
reg   [63:0] wp_superpoints2_load_2_reg_4352;
reg   [63:0] wp_superpoints3_load_2_reg_4357;
reg   [63:0] wp_superpoints4_load_2_reg_4362;
wire   [0:0] icmp_ln315_1_fu_2849_p2;
reg   [0:0] icmp_ln315_1_reg_4367;
wire    ap_CS_fsm_state4;
wire   [30:0] add_ln315_fu_2854_p2;
reg   [30:0] add_ln315_reg_4371;
reg   [7:0] patches_superpoints_0_addr_5_reg_4381;
reg   [7:0] patches_superpoints_1_addr_6_reg_4391;
reg   [7:0] patches_superpoints_2_addr_6_reg_4401;
reg   [7:0] patches_superpoints_3_addr_6_reg_4411;
reg   [7:0] patches_superpoints_4_addr_6_reg_4421;
reg   [7:0] patches_superpoints_5_addr_6_reg_4431;
reg   [7:0] patches_superpoints_6_addr_6_reg_4441;
reg   [7:0] patches_superpoints_7_addr_6_reg_4451;
reg   [7:0] patches_superpoints_8_addr_6_reg_4461;
reg   [7:0] patches_superpoints_9_addr_6_reg_4471;
reg   [7:0] patches_superpoints_10_addr_6_reg_4481;
reg   [7:0] patches_superpoints_11_addr_6_reg_4491;
reg   [7:0] patches_superpoints_12_addr_6_reg_4501;
reg   [7:0] patches_superpoints_13_addr_6_reg_4511;
reg   [7:0] patches_superpoints_14_addr_6_reg_4521;
reg   [7:0] patches_superpoints_15_addr_6_reg_4531;
reg   [7:0] patches_superpoints_16_addr_6_reg_4541;
reg   [7:0] patches_superpoints_17_addr_6_reg_4551;
reg   [7:0] patches_superpoints_18_addr_6_reg_4561;
reg   [7:0] patches_superpoints_19_addr_6_reg_4571;
reg   [7:0] patches_superpoints_20_addr_6_reg_4581;
reg   [7:0] patches_superpoints_21_addr_6_reg_4591;
reg   [7:0] patches_superpoints_22_addr_6_reg_4601;
reg   [7:0] patches_superpoints_23_addr_6_reg_4611;
reg   [7:0] patches_superpoints_24_addr_6_reg_4621;
reg   [7:0] patches_superpoints_25_addr_6_reg_4631;
reg   [7:0] patches_superpoints_26_addr_6_reg_4641;
reg   [7:0] patches_superpoints_27_addr_6_reg_4651;
reg   [7:0] patches_superpoints_28_addr_6_reg_4661;
reg   [7:0] patches_superpoints_29_addr_6_reg_4671;
reg   [7:0] patches_superpoints_30_addr_7_reg_4681;
reg   [7:0] patches_superpoints_31_addr_11_reg_4691;
wire   [2:0] trunc_ln317_4_fu_3010_p1;
reg   [2:0] trunc_ln317_4_reg_4696;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln317_fu_3025_p2;
reg   [0:0] icmp_ln317_reg_4701;
wire   [0:0] icmp_ln328_fu_3056_p2;
reg   [0:0] icmp_ln328_reg_4708;
wire    ap_CS_fsm_state7;
wire   [7:0] add_ln330_2_fu_3062_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state8_pp1_stage0_iter0;
wire    ap_block_state9_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln330_fu_3068_p2;
reg   [0:0] icmp_ln330_reg_4717;
wire   [2:0] select_ln330_2_fu_3094_p3;
reg   [2:0] select_ln330_2_reg_4721;
wire   [1:0] select_ln332_fu_3132_p3;
reg   [1:0] select_ln332_reg_4728;
wire   [4:0] select_ln332_3_fu_3140_p3;
reg   [4:0] select_ln332_3_reg_4733;
wire   [1:0] add_ln334_fu_3189_p2;
wire   [6:0] select_ln332_4_fu_3201_p3;
wire   [6:0] add_ln341_4_fu_3333_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state11_pp2_stage0_iter0;
wire    ap_block_state12_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln341_fu_3339_p2;
reg   [0:0] icmp_ln341_reg_4779;
wire   [2:0] select_ln341_2_fu_3365_p3;
reg   [2:0] select_ln341_2_reg_4783;
wire   [2:0] select_ln343_fu_3403_p3;
reg   [2:0] select_ln343_reg_4790;
wire   [2:0] select_ln343_3_fu_3411_p3;
reg   [2:0] select_ln343_3_reg_4795;
wire   [2:0] add_ln345_fu_3468_p2;
wire   [5:0] select_ln343_4_fu_3480_p3;
wire   [7:0] add_ln282_2_fu_3640_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state15_pp3_stage0_iter0;
wire    ap_block_state16_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [0:0] icmp_ln282_fu_3646_p2;
reg   [0:0] icmp_ln282_reg_4841;
wire   [2:0] select_ln282_2_fu_3672_p3;
reg   [2:0] select_ln282_2_reg_4845;
wire   [1:0] select_ln284_fu_3710_p3;
reg   [1:0] select_ln284_reg_4852;
wire   [4:0] select_ln284_3_fu_3718_p3;
reg   [4:0] select_ln284_3_reg_4857;
wire   [1:0] add_ln286_fu_3767_p2;
wire   [6:0] select_ln284_4_fu_3779_p3;
wire   [6:0] add_ln294_2_fu_3849_p2;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_state18_pp4_stage0_iter0;
wire    ap_block_state19_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [0:0] icmp_ln294_fu_3855_p2;
reg   [0:0] icmp_ln294_reg_4903;
wire   [2:0] select_ln294_2_fu_3881_p3;
reg   [2:0] select_ln294_2_reg_4907;
wire   [2:0] select_ln296_fu_3919_p3;
reg   [2:0] select_ln296_reg_4914;
wire   [2:0] select_ln296_3_fu_3927_p3;
reg   [2:0] select_ln296_3_reg_4919;
wire   [2:0] add_ln298_fu_3984_p2;
wire   [5:0] select_ln296_4_fu_3996_p3;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state8;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state10;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state11;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state15;
reg    ap_enable_reg_pp3_iter1;
wire    ap_CS_fsm_state17;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state18;
reg    ap_enable_reg_pp4_iter1;
reg   [63:0] ap_phi_mux_conv_in_in_phi_fu_2297_p64;
reg   [30:0] i_reg_2395;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln318_fu_3041_p2;
reg   [63:0] ap_phi_mux_empty_150_phi_fu_2410_p64;
reg   [63:0] ap_phi_mux_empty_151_phi_fu_2511_p64;
reg   [2:0] ap_phi_mux_a_13_phi_fu_2624_p4;
wire    ap_block_pp1_stage0;
reg   [4:0] ap_phi_mux_b_16_phi_fu_2646_p4;
reg   [2:0] ap_phi_mux_a_14_phi_fu_2679_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_b_17_phi_fu_2701_p4;
reg   [2:0] ap_phi_mux_a_phi_fu_2734_p4;
wire    ap_block_pp3_stage0;
reg   [4:0] ap_phi_mux_b_phi_fu_2756_p4;
reg   [2:0] ap_phi_mux_a_12_phi_fu_2789_p4;
wire    ap_block_pp4_stage0;
reg   [2:0] ap_phi_mux_b_15_phi_fu_2811_p4;
wire   [63:0] zext_ln317_fu_2904_p1;
wire   [63:0] zext_ln318_fu_2974_p1;
wire   [63:0] zext_ln336_10_fu_3180_p1;
wire   [63:0] zext_ln336_9_fu_3250_p1;
wire   [63:0] zext_ln347_13_fu_3459_p1;
wire   [63:0] zext_ln347_12_fu_3543_p1;
wire   [63:0] zext_ln289_10_fu_3758_p1;
wire   [63:0] zext_ln289_9_fu_3828_p1;
wire   [63:0] zext_ln300_13_fu_3975_p1;
wire   [63:0] zext_ln300_12_fu_4059_p1;
wire   [31:0] add_ln355_fu_3634_p2;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire   [63:0] tmp_153_fu_3587_p7;
wire   [63:0] tmp_s_fu_4072_p7;
wire   [63:0] tmp_152_fu_3286_p7;
wire   [63:0] tmp_fu_3833_p7;
wire   [31:0] i_cast_fu_2845_p1;
wire   [1:0] trunc_ln317_3_fu_2872_p1;
wire   [3:0] trunc_ln317_fu_2860_p1;
wire   [7:0] tmp_221_cast_fu_2876_p3;
wire   [7:0] tmp_220_cast_fu_2884_p3;
wire   [7:0] sub_ln317_fu_2892_p2;
wire   [7:0] or_ln317_fu_2898_p2;
wire   [34:0] tmp_149_fu_2864_p3;
wire   [34:0] or_ln318_fu_2940_p2;
wire   [5:0] trunc_ln318_2_fu_2950_p1;
wire   [7:0] p_shl6_cast_fu_2954_p3;
wire   [7:0] trunc_ln318_fu_2946_p1;
wire   [7:0] sub_ln318_fu_2962_p2;
wire   [7:0] add_ln318_fu_2968_p2;
wire   [2:0] tmp_150_fu_3014_p6;
wire   [63:0] tmp_150_fu_3014_p7;
wire   [63:0] tmp_151_fu_3031_p7;
wire   [26:0] tmp_214_fu_3047_p4;
wire   [0:0] icmp_ln332_fu_3080_p2;
wire   [2:0] add_ln330_fu_3074_p2;
wire   [0:0] icmp_ln334_fu_3108_p2;
wire   [0:0] xor_ln330_fu_3102_p2;
wire   [4:0] select_ln330_fu_3086_p3;
wire   [0:0] and_ln330_fu_3114_p2;
wire   [0:0] or_ln332_fu_3126_p2;
wire   [4:0] add_ln332_fu_3120_p2;
wire   [3:0] trunc_ln336_fu_3152_p1;
wire   [5:0] p_shl9_cast_fu_3156_p3;
wire   [5:0] zext_ln336_fu_3148_p1;
wire   [5:0] sub_ln336_2_fu_3164_p2;
wire   [5:0] zext_ln336_7_fu_3170_p1;
wire   [5:0] add_ln336_4_fu_3174_p2;
wire   [6:0] add_ln332_2_fu_3195_p2;
wire   [6:0] tmp_154_fu_3209_p3;
wire   [7:0] zext_ln332_fu_3216_p1;
wire   [7:0] zext_ln336_6_fu_3220_p1;
wire   [7:0] add_ln336_fu_3223_p2;
wire   [7:0] shl_ln336_fu_3229_p2;
wire   [7:0] sub_ln336_fu_3235_p2;
wire   [7:0] zext_ln336_8_fu_3241_p1;
wire   [7:0] add_ln336_3_fu_3244_p2;
wire   [0:0] icmp_ln343_fu_3351_p2;
wire   [2:0] add_ln341_fu_3345_p2;
wire   [0:0] icmp_ln345_fu_3379_p2;
wire   [0:0] xor_ln341_fu_3373_p2;
wire   [2:0] select_ln341_fu_3357_p3;
wire   [0:0] and_ln341_fu_3385_p2;
wire   [0:0] or_ln343_fu_3397_p2;
wire   [2:0] add_ln343_fu_3391_p2;
wire   [1:0] trunc_ln347_2_fu_3419_p1;
wire   [3:0] tmp_215_fu_3431_p3;
wire   [4:0] p_shl11_cast_fu_3423_p3;
wire   [4:0] zext_ln347_9_fu_3439_p1;
wire   [4:0] sub_ln347_2_fu_3443_p2;
wire   [4:0] zext_ln347_10_fu_3449_p1;
wire   [4:0] add_ln347_4_fu_3453_p2;
wire   [5:0] add_ln343_2_fu_3474_p2;
wire   [4:0] tmp_155_fu_3488_p3;
wire   [5:0] zext_ln343_fu_3495_p1;
wire   [5:0] zext_ln347_8_fu_3499_p1;
wire   [5:0] add_ln347_fu_3502_p2;
wire   [3:0] trunc_ln347_fu_3508_p1;
wire   [6:0] p_shl13_cast_fu_3512_p3;
wire   [6:0] p_shl14_cast_fu_3520_p3;
wire   [6:0] sub_ln347_fu_3528_p2;
wire   [6:0] zext_ln347_11_fu_3534_p1;
wire   [6:0] add_ln347_3_fu_3537_p2;
wire   [63:0] tmp_153_fu_3587_p2;
wire   [63:0] tmp_153_fu_3587_p4;
wire   [0:0] icmp_ln284_fu_3658_p2;
wire   [2:0] add_ln282_fu_3652_p2;
wire   [0:0] icmp_ln286_fu_3686_p2;
wire   [0:0] xor_ln282_fu_3680_p2;
wire   [4:0] select_ln282_fu_3664_p3;
wire   [0:0] and_ln282_fu_3692_p2;
wire   [0:0] or_ln284_fu_3704_p2;
wire   [4:0] add_ln284_fu_3698_p2;
wire   [3:0] trunc_ln289_fu_3730_p1;
wire   [5:0] p_shl_cast_fu_3734_p3;
wire   [5:0] zext_ln289_fu_3726_p1;
wire   [5:0] sub_ln289_2_fu_3742_p2;
wire   [5:0] zext_ln289_7_fu_3748_p1;
wire   [5:0] add_ln289_4_fu_3752_p2;
wire   [6:0] add_ln284_2_fu_3773_p2;
wire   [6:0] tmp_147_fu_3787_p3;
wire   [7:0] zext_ln284_fu_3794_p1;
wire   [7:0] zext_ln289_6_fu_3798_p1;
wire   [7:0] add_ln289_fu_3801_p2;
wire   [7:0] shl_ln289_fu_3807_p2;
wire   [7:0] sub_ln289_fu_3813_p2;
wire   [7:0] zext_ln289_8_fu_3819_p1;
wire   [7:0] add_ln289_3_fu_3822_p2;
wire   [0:0] icmp_ln296_fu_3867_p2;
wire   [2:0] add_ln294_fu_3861_p2;
wire   [0:0] icmp_ln298_fu_3895_p2;
wire   [0:0] xor_ln294_fu_3889_p2;
wire   [2:0] select_ln294_fu_3873_p3;
wire   [0:0] and_ln294_fu_3901_p2;
wire   [0:0] or_ln296_fu_3913_p2;
wire   [2:0] add_ln296_fu_3907_p2;
wire   [1:0] trunc_ln300_2_fu_3935_p1;
wire   [3:0] tmp_213_fu_3947_p3;
wire   [4:0] p_shl2_cast_fu_3939_p3;
wire   [4:0] zext_ln300_9_fu_3955_p1;
wire   [4:0] sub_ln300_2_fu_3959_p2;
wire   [4:0] zext_ln300_10_fu_3965_p1;
wire   [4:0] add_ln300_4_fu_3969_p2;
wire   [5:0] add_ln296_2_fu_3990_p2;
wire   [4:0] tmp_148_fu_4004_p3;
wire   [5:0] zext_ln296_fu_4011_p1;
wire   [5:0] zext_ln300_8_fu_4015_p1;
wire   [5:0] add_ln300_fu_4018_p2;
wire   [3:0] trunc_ln300_fu_4024_p1;
wire   [6:0] p_shl4_cast_fu_4028_p3;
wire   [6:0] p_shl5_cast_fu_4036_p3;
wire   [6:0] sub_ln300_fu_4044_p2;
wire   [6:0] zext_ln300_11_fu_4050_p1;
wire   [6:0] add_ln300_3_fu_4053_p2;
wire   [63:0] tmp_s_fu_4072_p2;
wire   [63:0] tmp_s_fu_4072_p4;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_1287;
reg    ap_condition_2248;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
end

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U469(
    .din0(wp_superpoints_load_1_reg_4317),
    .din1(wp_superpoints1_load_1_reg_4322),
    .din2(wp_superpoints2_load_1_reg_4327),
    .din3(wp_superpoints3_load_1_reg_4332),
    .din4(wp_superpoints4_load_1_reg_4337),
    .din5(tmp_150_fu_3014_p6),
    .dout(tmp_150_fu_3014_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U470(
    .din0(wp_superpoints_load_2_reg_4342),
    .din1(wp_superpoints1_load_2_reg_4347),
    .din2(wp_superpoints2_load_2_reg_4352),
    .din3(wp_superpoints3_load_2_reg_4357),
    .din4(wp_superpoints4_load_2_reg_4362),
    .din5(trunc_ln317_4_reg_4696),
    .dout(tmp_151_fu_3031_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U471(
    .din0(wp_superpoints_q0),
    .din1(wp_superpoints1_q0),
    .din2(wp_superpoints2_q0),
    .din3(wp_superpoints3_q0),
    .din4(wp_superpoints4_q0),
    .din5(select_ln330_2_reg_4721),
    .dout(tmp_152_fu_3286_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U472(
    .din0(wp_parameters_q0),
    .din1(tmp_153_fu_3587_p2),
    .din2(wp_parameters6_q0),
    .din3(tmp_153_fu_3587_p4),
    .din4(wp_parameters8_q0),
    .din5(select_ln341_2_reg_4783),
    .dout(tmp_153_fu_3587_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U473(
    .din0(wp_superpoints_q1),
    .din1(wp_superpoints1_q1),
    .din2(wp_superpoints2_q1),
    .din3(wp_superpoints3_q1),
    .din4(wp_superpoints4_q1),
    .din5(select_ln282_2_reg_4845),
    .dout(tmp_fu_3833_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 64 ))
mux_53_64_1_1_U474(
    .din0(wp_parameters_q0),
    .din1(tmp_s_fu_4072_p2),
    .din2(wp_parameters6_q0),
    .din3(tmp_s_fu_4072_p4),
    .din4(wp_parameters8_q0),
    .din5(select_ln294_2_reg_4907),
    .dout(tmp_s_fu_4072_p7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state8))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln328_fu_3056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state8))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state8);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln328_fu_3056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state11))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state11))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state11);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln279_fu_2829_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state15))) begin
            ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state15);
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((icmp_ln279_fu_2829_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state18))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        a_12_reg_2785 <= 3'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln294_reg_4903 == 1'd0))) begin
        a_12_reg_2785 <= select_ln294_2_reg_4907;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln328_fu_3056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        a_13_reg_2620 <= 3'd0;
    end else if (((icmp_ln330_reg_4717 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        a_13_reg_2620 <= select_ln330_2_reg_4721;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        a_14_reg_2675 <= 3'd0;
    end else if (((icmp_ln341_reg_4779 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        a_14_reg_2675 <= select_ln341_2_reg_4783;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln279_fu_2829_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        a_reg_2730 <= 3'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln282_reg_4841 == 1'd0))) begin
        a_reg_2730 <= select_ln282_2_reg_4845;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        b_15_reg_2807 <= 3'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln294_reg_4903 == 1'd0))) begin
        b_15_reg_2807 <= select_ln296_3_reg_4919;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln328_fu_3056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        b_16_reg_2642 <= 5'd0;
    end else if (((icmp_ln330_reg_4717 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        b_16_reg_2642 <= select_ln332_3_reg_4733;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_17_reg_2697 <= 3'd0;
    end else if (((icmp_ln341_reg_4779 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        b_17_reg_2697 <= select_ln343_3_reg_4795;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln279_fu_2829_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b_reg_2752 <= 5'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln282_reg_4841 == 1'd0))) begin
        b_reg_2752 <= select_ln284_3_reg_4857;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        c_12_reg_2818 <= 3'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln294_fu_3855_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        c_12_reg_2818 <= add_ln298_fu_3984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln328_fu_3056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        c_13_reg_2653 <= 2'd0;
    end else if (((icmp_ln330_fu_3068_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c_13_reg_2653 <= add_ln334_fu_3189_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        c_14_reg_2708 <= 3'd0;
    end else if (((icmp_ln341_fu_3339_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        c_14_reg_2708 <= add_ln345_fu_3468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln279_fu_2829_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_2763 <= 2'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln282_fu_3646_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        c_reg_2763 <= add_ln286_fu_3767_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_2395 <= 31'd0;
    end else if (((icmp_ln317_reg_4701 == 1'd1) & (icmp_ln315_1_reg_4367 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln318_fu_3041_p2 == 1'd1))) begin
        i_reg_2395 <= add_ln315_reg_4371;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln279_fu_2829_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten13_reg_2719 <= 8'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln282_fu_3646_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar_flatten13_reg_2719 <= add_ln282_2_fu_3640_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        indvar_flatten20_reg_2796 <= 6'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln294_fu_3855_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        indvar_flatten20_reg_2796 <= select_ln296_4_fu_3996_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        indvar_flatten34_reg_2774 <= 7'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln294_fu_3855_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        indvar_flatten34_reg_2774 <= add_ln294_2_fu_3849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln328_fu_3056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten41_reg_2631 <= 7'd0;
    end else if (((icmp_ln330_fu_3068_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten41_reg_2631 <= select_ln332_4_fu_3201_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln328_fu_3056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten55_reg_2609 <= 8'd0;
    end else if (((icmp_ln330_fu_3068_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten55_reg_2609 <= add_ln330_2_fu_3062_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_flatten63_reg_2686 <= 6'd0;
    end else if (((icmp_ln341_fu_3339_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten63_reg_2686 <= select_ln343_4_fu_3480_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_flatten77_reg_2664 <= 7'd0;
    end else if (((icmp_ln341_fu_3339_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten77_reg_2664 <= add_ln341_4_fu_3333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln279_fu_2829_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_2741 <= 7'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln282_fu_3646_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar_flatten_reg_2741 <= select_ln284_4_fu_3779_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln315_reg_4371 <= add_ln315_fu_2854_p2;
        icmp_ln315_1_reg_4367 <= icmp_ln315_1_fu_2849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_149_reg_4308 <= empty_149_fu_2835_p1;
        icmp_ln315_reg_4313 <= icmp_ln315_fu_2839_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln279_reg_4304 <= icmp_ln279_fu_2829_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln282_reg_4841 <= icmp_ln282_fu_3646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln294_reg_4903 <= icmp_ln294_fu_3855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln315_1_reg_4367 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln317_reg_4701 <= icmp_ln317_fu_3025_p2;
        trunc_ln317_4_reg_4696 <= trunc_ln317_4_fu_3010_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln328_reg_4708 <= icmp_ln328_fu_3056_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln330_reg_4717 <= icmp_ln330_fu_3068_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln341_reg_4779 <= icmp_ln341_fu_3339_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln315_1_fu_2849_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        patches_superpoints_0_addr_5_reg_4381[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_10_addr_6_reg_4481[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_11_addr_6_reg_4491[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_12_addr_6_reg_4501[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_13_addr_6_reg_4511[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_14_addr_6_reg_4521[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_15_addr_6_reg_4531[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_16_addr_6_reg_4541[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_17_addr_6_reg_4551[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_18_addr_6_reg_4561[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_19_addr_6_reg_4571[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_1_addr_6_reg_4391[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_20_addr_6_reg_4581[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_21_addr_6_reg_4591[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_22_addr_6_reg_4601[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_23_addr_6_reg_4611[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_24_addr_6_reg_4621[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_25_addr_6_reg_4631[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_26_addr_6_reg_4641[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_27_addr_6_reg_4651[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_28_addr_6_reg_4661[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_29_addr_6_reg_4671[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_2_addr_6_reg_4401[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_30_addr_7_reg_4681[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_31_addr_11_reg_4691[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_3_addr_6_reg_4411[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_4_addr_6_reg_4421[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_5_addr_6_reg_4431[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_6_addr_6_reg_4441[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_7_addr_6_reg_4451[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_8_addr_6_reg_4461[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
        patches_superpoints_9_addr_6_reg_4471[7 : 4] <= zext_ln318_fu_2974_p1[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln282_fu_3646_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        select_ln282_2_reg_4845 <= select_ln282_2_fu_3672_p3;
        select_ln284_3_reg_4857 <= select_ln284_3_fu_3718_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln282_fu_3646_p2 == 1'd0))) begin
        select_ln284_reg_4852 <= select_ln284_fu_3710_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln294_fu_3855_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        select_ln294_2_reg_4907 <= select_ln294_2_fu_3881_p3;
        select_ln296_3_reg_4919 <= select_ln296_3_fu_3927_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln294_fu_3855_p2 == 1'd0))) begin
        select_ln296_reg_4914 <= select_ln296_fu_3919_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln330_fu_3068_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln330_2_reg_4721 <= select_ln330_2_fu_3094_p3;
        select_ln332_3_reg_4733 <= select_ln332_3_fu_3140_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln330_fu_3068_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln332_reg_4728 <= select_ln332_fu_3132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln341_fu_3339_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln341_2_reg_4783 <= select_ln341_2_fu_3365_p3;
        select_ln343_3_reg_4795 <= select_ln343_3_fu_3411_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln341_fu_3339_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln343_reg_4790 <= select_ln343_fu_3403_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wp_superpoints1_load_1_reg_4322 <= wp_superpoints1_q1;
        wp_superpoints1_load_2_reg_4347 <= wp_superpoints1_q0;
        wp_superpoints2_load_1_reg_4327 <= wp_superpoints2_q1;
        wp_superpoints2_load_2_reg_4352 <= wp_superpoints2_q0;
        wp_superpoints3_load_1_reg_4332 <= wp_superpoints3_q1;
        wp_superpoints3_load_2_reg_4357 <= wp_superpoints3_q0;
        wp_superpoints4_load_1_reg_4337 <= wp_superpoints4_q1;
        wp_superpoints4_load_2_reg_4362 <= wp_superpoints4_q0;
        wp_superpoints_load_1_reg_4317 <= wp_superpoints_q1;
        wp_superpoints_load_2_reg_4342 <= wp_superpoints_q0;
    end
end

always @ (*) begin
    if ((icmp_ln330_fu_3068_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln341_fu_3339_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln282_fu_3646_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln294_fu_3855_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln294_reg_4903 == 1'd0))) begin
        ap_phi_mux_a_12_phi_fu_2789_p4 = select_ln294_2_reg_4907;
    end else begin
        ap_phi_mux_a_12_phi_fu_2789_p4 = a_12_reg_2785;
    end
end

always @ (*) begin
    if (((icmp_ln330_reg_4717 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_a_13_phi_fu_2624_p4 = select_ln330_2_reg_4721;
    end else begin
        ap_phi_mux_a_13_phi_fu_2624_p4 = a_13_reg_2620;
    end
end

always @ (*) begin
    if (((icmp_ln341_reg_4779 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_a_14_phi_fu_2679_p4 = select_ln341_2_reg_4783;
    end else begin
        ap_phi_mux_a_14_phi_fu_2679_p4 = a_14_reg_2675;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln282_reg_4841 == 1'd0))) begin
        ap_phi_mux_a_phi_fu_2734_p4 = select_ln282_2_reg_4845;
    end else begin
        ap_phi_mux_a_phi_fu_2734_p4 = a_reg_2730;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln294_reg_4903 == 1'd0))) begin
        ap_phi_mux_b_15_phi_fu_2811_p4 = select_ln296_3_reg_4919;
    end else begin
        ap_phi_mux_b_15_phi_fu_2811_p4 = b_15_reg_2807;
    end
end

always @ (*) begin
    if (((icmp_ln330_reg_4717 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_b_16_phi_fu_2646_p4 = select_ln332_3_reg_4733;
    end else begin
        ap_phi_mux_b_16_phi_fu_2646_p4 = b_16_reg_2642;
    end
end

always @ (*) begin
    if (((icmp_ln341_reg_4779 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_b_17_phi_fu_2701_p4 = select_ln343_3_reg_4795;
    end else begin
        ap_phi_mux_b_17_phi_fu_2701_p4 = b_17_reg_2697;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln282_reg_4841 == 1'd0))) begin
        ap_phi_mux_b_phi_fu_2756_p4 = select_ln284_3_reg_4857;
    end else begin
        ap_phi_mux_b_phi_fu_2756_p4 = b_reg_2752;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((n_patches_read_7_read_fu_354_p2 == 32'd32)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_31_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd31)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_30_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd30)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_29_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd29)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_28_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd28)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_27_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd27)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_26_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd26)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_25_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd25)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_24_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd24)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_23_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd23)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_22_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd22)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_21_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd21)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_20_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd20)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_19_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd19)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_18_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd18)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_17_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd17)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_16_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd16)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_15_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd15)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_14_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd14)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_13_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd13)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_12_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd12)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_11_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd11)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_10_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd10)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_9_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd9)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_8_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd8)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_7_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd7)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_6_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd6)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_5_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd5)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_4_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd4)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_3_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd3)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_2_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd2)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_1_q0;
        end else if ((1'b1 == ap_condition_1287)) begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = patches_parameters_0_q0;
        end else begin
            ap_phi_mux_conv_in_in_phi_fu_2297_p64 = 'bx;
        end
    end else begin
        ap_phi_mux_conv_in_in_phi_fu_2297_p64 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln315_1_reg_4367 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((n_patches_read_7_read_fu_354_p2 == 32'd32)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_31_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd31)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_30_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd30)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_29_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd29)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_28_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd28)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_27_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd27)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_26_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd26)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_25_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd25)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_24_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd24)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_23_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd23)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_22_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd22)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_21_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd21)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_20_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd20)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_19_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd19)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_18_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd18)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_17_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd17)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_16_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd16)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_15_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd15)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_14_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd14)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_13_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd13)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_12_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd12)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_11_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd11)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_10_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd10)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_9_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd9)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_8_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd8)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_7_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd7)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_6_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd6)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_5_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd5)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_4_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd4)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_3_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd3)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_2_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd2)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_1_q0;
        end else if ((1'b1 == ap_condition_1287)) begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = patches_superpoints_0_q0;
        end else begin
            ap_phi_mux_empty_150_phi_fu_2410_p64 = 'bx;
        end
    end else begin
        ap_phi_mux_empty_150_phi_fu_2410_p64 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2248)) begin
        if ((n_patches_read_7_read_fu_354_p2 == 32'd32)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_31_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd31)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_30_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd30)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_29_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd29)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_28_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd28)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_27_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd27)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_26_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd26)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_25_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd25)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_24_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd24)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_23_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd23)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_22_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd22)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_21_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd21)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_20_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd20)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_19_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd19)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_18_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd18)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_17_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd17)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_16_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd16)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_15_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd15)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_14_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd14)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_13_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd13)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_12_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd12)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_11_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd11)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_10_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd10)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_9_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd9)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_8_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd8)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_7_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd7)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_6_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd6)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_5_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd5)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_4_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd4)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_3_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd3)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_2_q0;
        end else if ((n_patches_read_7_read_fu_354_p2 == 32'd2)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_1_q0;
        end else if ((1'b1 == ap_condition_1287)) begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = patches_superpoints_0_q0;
        end else begin
            ap_phi_mux_empty_151_phi_fu_2511_p64 = 'bx;
        end
    end else begin
        ap_phi_mux_empty_151_phi_fu_2511_p64 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        n_patches = 32'd1;
    end else if (((icmp_ln328_reg_4708 == 1'd1) & (icmp_ln315_1_reg_4367 == 1'd1) & (icmp_ln315_reg_4313 == 1'd1) & (icmp_ln279_reg_4304 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        n_patches = add_ln355_fu_3634_p2;
    end else begin
        n_patches = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((icmp_ln328_reg_4708 == 1'd1) & (icmp_ln315_1_reg_4367 == 1'd1) & (icmp_ln315_reg_4313 == 1'd1) & (icmp_ln279_reg_4304 == 1'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        n_patches_ap_vld = 1'b1;
    end else begin
        n_patches_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1))) begin
        patches_parameters_0_address0 = zext_ln300_12_fu_4059_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_0_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_0_address0 = 64'd102;
    end else begin
        patches_parameters_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1)))) begin
        patches_parameters_0_ce0 = 1'b1;
    end else begin
        patches_parameters_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1))) begin
        patches_parameters_0_d0 = tmp_s_fu_4072_p7;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_0_d0 = tmp_153_fu_3587_p7;
    end else begin
        patches_parameters_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(n_patches_read_7_read_fu_354_p2 == 32'd1) & ~(n_patches_read_7_read_fu_354_p2 == 32'd31) & ~(n_patches_read_7_read_fu_354_p2 == 32'd30) & ~(n_patches_read_7_read_fu_354_p2 == 32'd29) & ~(n_patches_read_7_read_fu_354_p2 == 32'd28) & ~(n_patches_read_7_read_fu_354_p2 == 32'd27) & ~(n_patches_read_7_read_fu_354_p2 == 32'd26) & ~(n_patches_read_7_read_fu_354_p2 == 32'd25) & ~(n_patches_read_7_read_fu_354_p2 == 32'd24) & ~(n_patches_read_7_read_fu_354_p2 == 32'd23) & ~(n_patches_read_7_read_fu_354_p2 == 32'd22) & ~(n_patches_read_7_read_fu_354_p2 == 32'd21) & ~(n_patches_read_7_read_fu_354_p2 == 32'd20) & ~(n_patches_read_7_read_fu_354_p2 == 32'd19) & ~(n_patches_read_7_read_fu_354_p2 == 32'd18) & ~(n_patches_read_7_read_fu_354_p2 == 32'd17) & ~(n_patches_read_7_read_fu_354_p2 == 32'd16) & ~(n_patches_read_7_read_fu_354_p2 == 32'd15) & ~(n_patches_read_7_read_fu_354_p2 == 32'd14) & ~(n_patches_read_7_read_fu_354_p2 == 32'd13) & ~(n_patches_read_7_read_fu_354_p2 == 32'd12) & ~(n_patches_read_7_read_fu_354_p2 == 32'd11) & ~(n_patches_read_7_read_fu_354_p2 == 32'd10) & ~(n_patches_read_7_read_fu_354_p2 == 32'd9) & ~(n_patches_read_7_read_fu_354_p2 == 32'd8) & ~(n_patches_read_7_read_fu_354_p2 == 32'd7) & ~(n_patches_read_7_read_fu_354_p2 == 32'd6) & ~(n_patches_read_7_read_fu_354_p2 == 32'd5) & ~(n_patches_read_7_read_fu_354_p2 == 32'd4) & ~(n_patches_read_7_read_fu_354_p2 == 32'd3) & ~(n_patches_read_7_read_fu_354_p2 == 32'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (icmp_ln294_reg_4903 == 1'd0)))) begin
        patches_parameters_0_we0 = 1'b1;
    end else begin
        patches_parameters_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_10_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_10_address0 = 64'd102;
    end else begin
        patches_parameters_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_10_ce0 = 1'b1;
    end else begin
        patches_parameters_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd10) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_10_we0 = 1'b1;
    end else begin
        patches_parameters_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_11_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_11_address0 = 64'd102;
    end else begin
        patches_parameters_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_11_ce0 = 1'b1;
    end else begin
        patches_parameters_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd11) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_11_we0 = 1'b1;
    end else begin
        patches_parameters_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_12_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_12_address0 = 64'd102;
    end else begin
        patches_parameters_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_12_ce0 = 1'b1;
    end else begin
        patches_parameters_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd12) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_12_we0 = 1'b1;
    end else begin
        patches_parameters_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_13_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_13_address0 = 64'd102;
    end else begin
        patches_parameters_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_13_ce0 = 1'b1;
    end else begin
        patches_parameters_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd13) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_13_we0 = 1'b1;
    end else begin
        patches_parameters_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_14_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_14_address0 = 64'd102;
    end else begin
        patches_parameters_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_14_ce0 = 1'b1;
    end else begin
        patches_parameters_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd14) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_14_we0 = 1'b1;
    end else begin
        patches_parameters_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_15_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_15_address0 = 64'd102;
    end else begin
        patches_parameters_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_15_ce0 = 1'b1;
    end else begin
        patches_parameters_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd15) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_15_we0 = 1'b1;
    end else begin
        patches_parameters_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_16_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_16_address0 = 64'd102;
    end else begin
        patches_parameters_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_16_ce0 = 1'b1;
    end else begin
        patches_parameters_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd16) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_16_we0 = 1'b1;
    end else begin
        patches_parameters_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_17_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_17_address0 = 64'd102;
    end else begin
        patches_parameters_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_17_ce0 = 1'b1;
    end else begin
        patches_parameters_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd17) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_17_we0 = 1'b1;
    end else begin
        patches_parameters_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_18_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_18_address0 = 64'd102;
    end else begin
        patches_parameters_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_18_ce0 = 1'b1;
    end else begin
        patches_parameters_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd18) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_18_we0 = 1'b1;
    end else begin
        patches_parameters_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_19_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_19_address0 = 64'd102;
    end else begin
        patches_parameters_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_19_ce0 = 1'b1;
    end else begin
        patches_parameters_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd19) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_19_we0 = 1'b1;
    end else begin
        patches_parameters_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_1_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_1_address0 = 64'd102;
    end else begin
        patches_parameters_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_1_ce0 = 1'b1;
    end else begin
        patches_parameters_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_1_we0 = 1'b1;
    end else begin
        patches_parameters_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_20_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_20_address0 = 64'd102;
    end else begin
        patches_parameters_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_20_ce0 = 1'b1;
    end else begin
        patches_parameters_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd20) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_20_we0 = 1'b1;
    end else begin
        patches_parameters_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_21_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_21_address0 = 64'd102;
    end else begin
        patches_parameters_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_21_ce0 = 1'b1;
    end else begin
        patches_parameters_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd21) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_21_we0 = 1'b1;
    end else begin
        patches_parameters_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_22_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_22_address0 = 64'd102;
    end else begin
        patches_parameters_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_22_ce0 = 1'b1;
    end else begin
        patches_parameters_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd22) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_22_we0 = 1'b1;
    end else begin
        patches_parameters_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_23_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_23_address0 = 64'd102;
    end else begin
        patches_parameters_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_23_ce0 = 1'b1;
    end else begin
        patches_parameters_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd23) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_23_we0 = 1'b1;
    end else begin
        patches_parameters_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_24_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_24_address0 = 64'd102;
    end else begin
        patches_parameters_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_24_ce0 = 1'b1;
    end else begin
        patches_parameters_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd24) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_24_we0 = 1'b1;
    end else begin
        patches_parameters_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_25_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_25_address0 = 64'd102;
    end else begin
        patches_parameters_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_25_ce0 = 1'b1;
    end else begin
        patches_parameters_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd25) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_25_we0 = 1'b1;
    end else begin
        patches_parameters_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_26_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_26_address0 = 64'd102;
    end else begin
        patches_parameters_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_26_ce0 = 1'b1;
    end else begin
        patches_parameters_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd26) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_26_we0 = 1'b1;
    end else begin
        patches_parameters_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_27_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_27_address0 = 64'd102;
    end else begin
        patches_parameters_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_27_ce0 = 1'b1;
    end else begin
        patches_parameters_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd27) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_27_we0 = 1'b1;
    end else begin
        patches_parameters_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_28_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_28_address0 = 64'd102;
    end else begin
        patches_parameters_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_28_ce0 = 1'b1;
    end else begin
        patches_parameters_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd28) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_28_we0 = 1'b1;
    end else begin
        patches_parameters_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_29_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_29_address0 = 64'd102;
    end else begin
        patches_parameters_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_29_ce0 = 1'b1;
    end else begin
        patches_parameters_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd29) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_29_we0 = 1'b1;
    end else begin
        patches_parameters_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_2_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_2_address0 = 64'd102;
    end else begin
        patches_parameters_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_2_ce0 = 1'b1;
    end else begin
        patches_parameters_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd2) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_2_we0 = 1'b1;
    end else begin
        patches_parameters_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_30_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_30_address0 = 64'd102;
    end else begin
        patches_parameters_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_30_ce0 = 1'b1;
    end else begin
        patches_parameters_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd30) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_30_we0 = 1'b1;
    end else begin
        patches_parameters_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_31_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_31_address0 = 64'd102;
    end else begin
        patches_parameters_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_31_ce0 = 1'b1;
    end else begin
        patches_parameters_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd31) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_31_we0 = 1'b1;
    end else begin
        patches_parameters_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_3_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_3_address0 = 64'd102;
    end else begin
        patches_parameters_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_3_ce0 = 1'b1;
    end else begin
        patches_parameters_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd3) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_3_we0 = 1'b1;
    end else begin
        patches_parameters_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_4_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_4_address0 = 64'd102;
    end else begin
        patches_parameters_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_4_ce0 = 1'b1;
    end else begin
        patches_parameters_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd4) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_4_we0 = 1'b1;
    end else begin
        patches_parameters_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_5_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_5_address0 = 64'd102;
    end else begin
        patches_parameters_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_5_ce0 = 1'b1;
    end else begin
        patches_parameters_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd5) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_5_we0 = 1'b1;
    end else begin
        patches_parameters_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_6_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_6_address0 = 64'd102;
    end else begin
        patches_parameters_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_6_ce0 = 1'b1;
    end else begin
        patches_parameters_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd6) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_6_we0 = 1'b1;
    end else begin
        patches_parameters_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_7_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_7_address0 = 64'd102;
    end else begin
        patches_parameters_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_7_ce0 = 1'b1;
    end else begin
        patches_parameters_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd7) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_7_we0 = 1'b1;
    end else begin
        patches_parameters_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_8_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_8_address0 = 64'd102;
    end else begin
        patches_parameters_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_8_ce0 = 1'b1;
    end else begin
        patches_parameters_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd8) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_8_we0 = 1'b1;
    end else begin
        patches_parameters_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_9_address0 = zext_ln347_12_fu_3543_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        patches_parameters_9_address0 = 64'd102;
    end else begin
        patches_parameters_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        patches_parameters_9_ce0 = 1'b1;
    end else begin
        patches_parameters_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd9) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        patches_parameters_9_we0 = 1'b1;
    end else begin
        patches_parameters_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        patches_superpoints_0_address0 = zext_ln289_9_fu_3828_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_0_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_0_address0 = patches_superpoints_0_addr_5_reg_4381;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_0_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        patches_superpoints_0_ce0 = 1'b1;
    end else begin
        patches_superpoints_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        patches_superpoints_0_d0 = tmp_fu_3833_p7;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_0_d0 = tmp_152_fu_3286_p7;
    end else begin
        patches_superpoints_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(n_patches_read_7_read_fu_354_p2 == 32'd1) & ~(n_patches_read_7_read_fu_354_p2 == 32'd31) & ~(n_patches_read_7_read_fu_354_p2 == 32'd30) & ~(n_patches_read_7_read_fu_354_p2 == 32'd29) & ~(n_patches_read_7_read_fu_354_p2 == 32'd28) & ~(n_patches_read_7_read_fu_354_p2 == 32'd27) & ~(n_patches_read_7_read_fu_354_p2 == 32'd26) & ~(n_patches_read_7_read_fu_354_p2 == 32'd25) & ~(n_patches_read_7_read_fu_354_p2 == 32'd24) & ~(n_patches_read_7_read_fu_354_p2 == 32'd23) & ~(n_patches_read_7_read_fu_354_p2 == 32'd22) & ~(n_patches_read_7_read_fu_354_p2 == 32'd21) & ~(n_patches_read_7_read_fu_354_p2 == 32'd20) & ~(n_patches_read_7_read_fu_354_p2 == 32'd19) & ~(n_patches_read_7_read_fu_354_p2 == 32'd18) & ~(n_patches_read_7_read_fu_354_p2 == 32'd17) & ~(n_patches_read_7_read_fu_354_p2 == 32'd16) & ~(n_patches_read_7_read_fu_354_p2 == 32'd15) & ~(n_patches_read_7_read_fu_354_p2 == 32'd14) & ~(n_patches_read_7_read_fu_354_p2 == 32'd13) & ~(n_patches_read_7_read_fu_354_p2 == 32'd12) & ~(n_patches_read_7_read_fu_354_p2 == 32'd11) & ~(n_patches_read_7_read_fu_354_p2 == 32'd10) & ~(n_patches_read_7_read_fu_354_p2 == 32'd9) & ~(n_patches_read_7_read_fu_354_p2 == 32'd8) & ~(n_patches_read_7_read_fu_354_p2 == 32'd7) & ~(n_patches_read_7_read_fu_354_p2 == 32'd6) & ~(n_patches_read_7_read_fu_354_p2 == 32'd5) & ~(n_patches_read_7_read_fu_354_p2 == 32'd4) & ~(n_patches_read_7_read_fu_354_p2 == 32'd3) & ~(n_patches_read_7_read_fu_354_p2 == 32'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln282_reg_4841 == 1'd0)))) begin
        patches_superpoints_0_we0 = 1'b1;
    end else begin
        patches_superpoints_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_10_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_10_address0 = patches_superpoints_10_addr_6_reg_4481;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_10_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_10_ce0 = 1'b1;
    end else begin
        patches_superpoints_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd10) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_10_we0 = 1'b1;
    end else begin
        patches_superpoints_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_11_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_11_address0 = patches_superpoints_11_addr_6_reg_4491;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_11_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_11_ce0 = 1'b1;
    end else begin
        patches_superpoints_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd11) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_11_we0 = 1'b1;
    end else begin
        patches_superpoints_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_12_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_12_address0 = patches_superpoints_12_addr_6_reg_4501;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_12_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_12_ce0 = 1'b1;
    end else begin
        patches_superpoints_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd12) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_12_we0 = 1'b1;
    end else begin
        patches_superpoints_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_13_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_13_address0 = patches_superpoints_13_addr_6_reg_4511;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_13_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_13_ce0 = 1'b1;
    end else begin
        patches_superpoints_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd13) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_13_we0 = 1'b1;
    end else begin
        patches_superpoints_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_14_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_14_address0 = patches_superpoints_14_addr_6_reg_4521;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_14_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_14_ce0 = 1'b1;
    end else begin
        patches_superpoints_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd14) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_14_we0 = 1'b1;
    end else begin
        patches_superpoints_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_15_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_15_address0 = patches_superpoints_15_addr_6_reg_4531;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_15_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_15_ce0 = 1'b1;
    end else begin
        patches_superpoints_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd15) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_15_we0 = 1'b1;
    end else begin
        patches_superpoints_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_16_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_16_address0 = patches_superpoints_16_addr_6_reg_4541;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_16_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_16_ce0 = 1'b1;
    end else begin
        patches_superpoints_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd16) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_16_we0 = 1'b1;
    end else begin
        patches_superpoints_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_17_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_17_address0 = patches_superpoints_17_addr_6_reg_4551;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_17_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_17_ce0 = 1'b1;
    end else begin
        patches_superpoints_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd17) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_17_we0 = 1'b1;
    end else begin
        patches_superpoints_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_18_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_18_address0 = patches_superpoints_18_addr_6_reg_4561;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_18_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_18_ce0 = 1'b1;
    end else begin
        patches_superpoints_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd18) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_18_we0 = 1'b1;
    end else begin
        patches_superpoints_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_19_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_19_address0 = patches_superpoints_19_addr_6_reg_4571;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_19_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_19_ce0 = 1'b1;
    end else begin
        patches_superpoints_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd19) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_19_we0 = 1'b1;
    end else begin
        patches_superpoints_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_1_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_1_address0 = patches_superpoints_1_addr_6_reg_4391;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_1_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_1_ce0 = 1'b1;
    end else begin
        patches_superpoints_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_1_we0 = 1'b1;
    end else begin
        patches_superpoints_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_20_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_20_address0 = patches_superpoints_20_addr_6_reg_4581;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_20_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_20_ce0 = 1'b1;
    end else begin
        patches_superpoints_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd20) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_20_we0 = 1'b1;
    end else begin
        patches_superpoints_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_21_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_21_address0 = patches_superpoints_21_addr_6_reg_4591;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_21_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_21_ce0 = 1'b1;
    end else begin
        patches_superpoints_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd21) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_21_we0 = 1'b1;
    end else begin
        patches_superpoints_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_22_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_22_address0 = patches_superpoints_22_addr_6_reg_4601;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_22_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_22_ce0 = 1'b1;
    end else begin
        patches_superpoints_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd22) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_22_we0 = 1'b1;
    end else begin
        patches_superpoints_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_23_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_23_address0 = patches_superpoints_23_addr_6_reg_4611;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_23_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_23_ce0 = 1'b1;
    end else begin
        patches_superpoints_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd23) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_23_we0 = 1'b1;
    end else begin
        patches_superpoints_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_24_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_24_address0 = patches_superpoints_24_addr_6_reg_4621;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_24_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_24_ce0 = 1'b1;
    end else begin
        patches_superpoints_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd24) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_24_we0 = 1'b1;
    end else begin
        patches_superpoints_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_25_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_25_address0 = patches_superpoints_25_addr_6_reg_4631;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_25_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_25_ce0 = 1'b1;
    end else begin
        patches_superpoints_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd25) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_25_we0 = 1'b1;
    end else begin
        patches_superpoints_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_26_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_26_address0 = patches_superpoints_26_addr_6_reg_4641;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_26_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_26_ce0 = 1'b1;
    end else begin
        patches_superpoints_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd26) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_26_we0 = 1'b1;
    end else begin
        patches_superpoints_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_27_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_27_address0 = patches_superpoints_27_addr_6_reg_4651;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_27_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_27_ce0 = 1'b1;
    end else begin
        patches_superpoints_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd27) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_27_we0 = 1'b1;
    end else begin
        patches_superpoints_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_28_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_28_address0 = patches_superpoints_28_addr_6_reg_4661;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_28_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_28_ce0 = 1'b1;
    end else begin
        patches_superpoints_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd28) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_28_we0 = 1'b1;
    end else begin
        patches_superpoints_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_29_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_29_address0 = patches_superpoints_29_addr_6_reg_4671;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_29_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_29_ce0 = 1'b1;
    end else begin
        patches_superpoints_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd29) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_29_we0 = 1'b1;
    end else begin
        patches_superpoints_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_2_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_2_address0 = patches_superpoints_2_addr_6_reg_4401;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_2_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_2_ce0 = 1'b1;
    end else begin
        patches_superpoints_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd2) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_2_we0 = 1'b1;
    end else begin
        patches_superpoints_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_30_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_30_address0 = patches_superpoints_30_addr_7_reg_4681;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_30_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_30_ce0 = 1'b1;
    end else begin
        patches_superpoints_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd30) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_30_we0 = 1'b1;
    end else begin
        patches_superpoints_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_31_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_31_address0 = patches_superpoints_31_addr_11_reg_4691;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_31_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_31_ce0 = 1'b1;
    end else begin
        patches_superpoints_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd31) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_31_we0 = 1'b1;
    end else begin
        patches_superpoints_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_3_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_3_address0 = patches_superpoints_3_addr_6_reg_4411;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_3_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_3_ce0 = 1'b1;
    end else begin
        patches_superpoints_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd3) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_3_we0 = 1'b1;
    end else begin
        patches_superpoints_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_4_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_4_address0 = patches_superpoints_4_addr_6_reg_4421;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_4_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_4_ce0 = 1'b1;
    end else begin
        patches_superpoints_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd4) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_4_we0 = 1'b1;
    end else begin
        patches_superpoints_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_5_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_5_address0 = patches_superpoints_5_addr_6_reg_4431;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_5_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_5_ce0 = 1'b1;
    end else begin
        patches_superpoints_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd5) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_5_we0 = 1'b1;
    end else begin
        patches_superpoints_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_6_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_6_address0 = patches_superpoints_6_addr_6_reg_4441;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_6_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_6_ce0 = 1'b1;
    end else begin
        patches_superpoints_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd6) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_6_we0 = 1'b1;
    end else begin
        patches_superpoints_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_7_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_7_address0 = patches_superpoints_7_addr_6_reg_4451;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_7_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_7_ce0 = 1'b1;
    end else begin
        patches_superpoints_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd7) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_7_we0 = 1'b1;
    end else begin
        patches_superpoints_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_8_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_8_address0 = patches_superpoints_8_addr_6_reg_4461;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_8_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_8_ce0 = 1'b1;
    end else begin
        patches_superpoints_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd8) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_8_we0 = 1'b1;
    end else begin
        patches_superpoints_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_9_address0 = zext_ln336_9_fu_3250_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        patches_superpoints_9_address0 = patches_superpoints_9_addr_6_reg_4471;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        patches_superpoints_9_address0 = zext_ln317_fu_2904_p1;
    end else begin
        patches_superpoints_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        patches_superpoints_9_ce0 = 1'b1;
    end else begin
        patches_superpoints_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_patches_read_7_read_fu_354_p2 == 32'd9) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        patches_superpoints_9_we0 = 1'b1;
    end else begin
        patches_superpoints_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        wp_parameters5_address0 = zext_ln300_13_fu_3975_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters5_address0 = zext_ln347_13_fu_3459_p1;
    end else begin
        wp_parameters5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        wp_parameters5_ce0 = 1'b1;
    end else begin
        wp_parameters5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        wp_parameters6_address0 = zext_ln300_13_fu_3975_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters6_address0 = zext_ln347_13_fu_3459_p1;
    end else begin
        wp_parameters6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        wp_parameters6_ce0 = 1'b1;
    end else begin
        wp_parameters6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        wp_parameters7_address0 = zext_ln300_13_fu_3975_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters7_address0 = zext_ln347_13_fu_3459_p1;
    end else begin
        wp_parameters7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        wp_parameters7_ce0 = 1'b1;
    end else begin
        wp_parameters7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        wp_parameters8_address0 = zext_ln300_13_fu_3975_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters8_address0 = zext_ln347_13_fu_3459_p1;
    end else begin
        wp_parameters8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        wp_parameters8_ce0 = 1'b1;
    end else begin
        wp_parameters8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        wp_parameters_address0 = zext_ln300_13_fu_3975_p1;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        wp_parameters_address0 = zext_ln347_13_fu_3459_p1;
    end else begin
        wp_parameters_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        wp_parameters_ce0 = 1'b1;
    end else begin
        wp_parameters_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints1_address0 = zext_ln336_10_fu_3180_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints1_address0 = 64'd47;
    end else begin
        wp_superpoints1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        wp_superpoints1_address1 = zext_ln289_10_fu_3758_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints1_address1 = 64'd2;
    end else begin
        wp_superpoints1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints1_ce0 = 1'b1;
    end else begin
        wp_superpoints1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        wp_superpoints1_ce1 = 1'b1;
    end else begin
        wp_superpoints1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints2_address0 = zext_ln336_10_fu_3180_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints2_address0 = 64'd47;
    end else begin
        wp_superpoints2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        wp_superpoints2_address1 = zext_ln289_10_fu_3758_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints2_address1 = 64'd2;
    end else begin
        wp_superpoints2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints2_ce0 = 1'b1;
    end else begin
        wp_superpoints2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        wp_superpoints2_ce1 = 1'b1;
    end else begin
        wp_superpoints2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints3_address0 = zext_ln336_10_fu_3180_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints3_address0 = 64'd47;
    end else begin
        wp_superpoints3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        wp_superpoints3_address1 = zext_ln289_10_fu_3758_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints3_address1 = 64'd2;
    end else begin
        wp_superpoints3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints3_ce0 = 1'b1;
    end else begin
        wp_superpoints3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        wp_superpoints3_ce1 = 1'b1;
    end else begin
        wp_superpoints3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints4_address0 = zext_ln336_10_fu_3180_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints4_address0 = 64'd47;
    end else begin
        wp_superpoints4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        wp_superpoints4_address1 = zext_ln289_10_fu_3758_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints4_address1 = 64'd2;
    end else begin
        wp_superpoints4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints4_ce0 = 1'b1;
    end else begin
        wp_superpoints4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        wp_superpoints4_ce1 = 1'b1;
    end else begin
        wp_superpoints4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        wp_superpoints_address0 = zext_ln336_10_fu_3180_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints_address0 = 64'd47;
    end else begin
        wp_superpoints_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        wp_superpoints_address1 = zext_ln289_10_fu_3758_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wp_superpoints_address1 = 64'd2;
    end else begin
        wp_superpoints_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        wp_superpoints_ce0 = 1'b1;
    end else begin
        wp_superpoints_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        wp_superpoints_ce1 = 1'b1;
    end else begin
        wp_superpoints_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln279_fu_2829_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((icmp_ln279_fu_2829_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln315_fu_2839_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln317_reg_4701 == 1'd1) & (icmp_ln315_1_reg_4367 == 1'd1) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln318_fu_3041_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln315_1_reg_4367 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln328_fu_3056_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln330_fu_3068_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln330_fu_3068_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((icmp_ln341_fu_3339_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((icmp_ln341_fu_3339_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln282_fu_3646_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln282_fu_3646_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln294_fu_3855_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln294_fu_3855_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln282_2_fu_3640_p2 = (indvar_flatten13_reg_2719 + 8'd1);

assign add_ln282_fu_3652_p2 = (ap_phi_mux_a_phi_fu_2734_p4 + 3'd1);

assign add_ln284_2_fu_3773_p2 = (indvar_flatten_reg_2741 + 7'd1);

assign add_ln284_fu_3698_p2 = (select_ln282_fu_3664_p3 + 5'd1);

assign add_ln286_fu_3767_p2 = (select_ln284_fu_3710_p3 + 2'd1);

assign add_ln289_3_fu_3822_p2 = (sub_ln289_fu_3813_p2 + zext_ln289_8_fu_3819_p1);

assign add_ln289_4_fu_3752_p2 = (sub_ln289_2_fu_3742_p2 + zext_ln289_7_fu_3748_p1);

assign add_ln289_fu_3801_p2 = (zext_ln284_fu_3794_p1 + zext_ln289_6_fu_3798_p1);

assign add_ln294_2_fu_3849_p2 = (indvar_flatten34_reg_2774 + 7'd1);

assign add_ln294_fu_3861_p2 = (ap_phi_mux_a_12_phi_fu_2789_p4 + 3'd1);

assign add_ln296_2_fu_3990_p2 = (indvar_flatten20_reg_2796 + 6'd1);

assign add_ln296_fu_3907_p2 = (select_ln294_fu_3873_p3 + 3'd1);

assign add_ln298_fu_3984_p2 = (select_ln296_fu_3919_p3 + 3'd1);

assign add_ln300_3_fu_4053_p2 = (sub_ln300_fu_4044_p2 + zext_ln300_11_fu_4050_p1);

assign add_ln300_4_fu_3969_p2 = (sub_ln300_2_fu_3959_p2 + zext_ln300_10_fu_3965_p1);

assign add_ln300_fu_4018_p2 = (zext_ln296_fu_4011_p1 + zext_ln300_8_fu_4015_p1);

assign add_ln315_fu_2854_p2 = (i_reg_2395 + 31'd1);

assign add_ln318_fu_2968_p2 = (sub_ln318_fu_2962_p2 + 8'd2);

assign add_ln330_2_fu_3062_p2 = (indvar_flatten55_reg_2609 + 8'd1);

assign add_ln330_fu_3074_p2 = (ap_phi_mux_a_13_phi_fu_2624_p4 + 3'd1);

assign add_ln332_2_fu_3195_p2 = (indvar_flatten41_reg_2631 + 7'd1);

assign add_ln332_fu_3120_p2 = (select_ln330_fu_3086_p3 + 5'd1);

assign add_ln334_fu_3189_p2 = (select_ln332_fu_3132_p3 + 2'd1);

assign add_ln336_3_fu_3244_p2 = (sub_ln336_fu_3235_p2 + zext_ln336_8_fu_3241_p1);

assign add_ln336_4_fu_3174_p2 = (sub_ln336_2_fu_3164_p2 + zext_ln336_7_fu_3170_p1);

assign add_ln336_fu_3223_p2 = (zext_ln332_fu_3216_p1 + zext_ln336_6_fu_3220_p1);

assign add_ln341_4_fu_3333_p2 = (indvar_flatten77_reg_2664 + 7'd1);

assign add_ln341_fu_3345_p2 = (ap_phi_mux_a_14_phi_fu_2679_p4 + 3'd1);

assign add_ln343_2_fu_3474_p2 = (indvar_flatten63_reg_2686 + 6'd1);

assign add_ln343_fu_3391_p2 = (select_ln341_fu_3357_p3 + 3'd1);

assign add_ln345_fu_3468_p2 = (select_ln343_fu_3403_p3 + 3'd1);

assign add_ln347_3_fu_3537_p2 = (sub_ln347_fu_3528_p2 + zext_ln347_11_fu_3534_p1);

assign add_ln347_4_fu_3453_p2 = (sub_ln347_2_fu_3443_p2 + zext_ln347_10_fu_3449_p1);

assign add_ln347_fu_3502_p2 = (zext_ln343_fu_3495_p1 + zext_ln347_8_fu_3499_p1);

assign add_ln355_fu_3634_p2 = (n_patches_read + 32'd1);

assign and_ln282_fu_3692_p2 = (xor_ln282_fu_3680_p2 & icmp_ln286_fu_3686_p2);

assign and_ln294_fu_3901_p2 = (xor_ln294_fu_3889_p2 & icmp_ln298_fu_3895_p2);

assign and_ln330_fu_3114_p2 = (xor_ln330_fu_3102_p2 & icmp_ln334_fu_3108_p2);

assign and_ln341_fu_3385_p2 = (xor_ln341_fu_3373_p2 & icmp_ln345_fu_3379_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1287 = (~(n_patches_read_7_read_fu_354_p2 == 32'd31) & ~(n_patches_read_7_read_fu_354_p2 == 32'd30) & ~(n_patches_read_7_read_fu_354_p2 == 32'd29) & ~(n_patches_read_7_read_fu_354_p2 == 32'd28) & ~(n_patches_read_7_read_fu_354_p2 == 32'd27) & ~(n_patches_read_7_read_fu_354_p2 == 32'd26) & ~(n_patches_read_7_read_fu_354_p2 == 32'd25) & ~(n_patches_read_7_read_fu_354_p2 == 32'd24) & ~(n_patches_read_7_read_fu_354_p2 == 32'd23) & ~(n_patches_read_7_read_fu_354_p2 == 32'd22) & ~(n_patches_read_7_read_fu_354_p2 == 32'd21) & ~(n_patches_read_7_read_fu_354_p2 == 32'd20) & ~(n_patches_read_7_read_fu_354_p2 == 32'd19) & ~(n_patches_read_7_read_fu_354_p2 == 32'd18) & ~(n_patches_read_7_read_fu_354_p2 == 32'd17) & ~(n_patches_read_7_read_fu_354_p2 == 32'd16) & ~(n_patches_read_7_read_fu_354_p2 == 32'd15) & ~(n_patches_read_7_read_fu_354_p2 == 32'd14) & ~(n_patches_read_7_read_fu_354_p2 == 32'd13) & ~(n_patches_read_7_read_fu_354_p2 == 32'd12) & ~(n_patches_read_7_read_fu_354_p2 == 32'd11) & ~(n_patches_read_7_read_fu_354_p2 == 32'd10) & ~(n_patches_read_7_read_fu_354_p2 == 32'd9) & ~(n_patches_read_7_read_fu_354_p2 == 32'd8) & ~(n_patches_read_7_read_fu_354_p2 == 32'd7) & ~(n_patches_read_7_read_fu_354_p2 == 32'd6) & ~(n_patches_read_7_read_fu_354_p2 == 32'd5) & ~(n_patches_read_7_read_fu_354_p2 == 32'd4) & ~(n_patches_read_7_read_fu_354_p2 == 32'd3) & ~(n_patches_read_7_read_fu_354_p2 == 32'd2) & ~(n_patches_read_7_read_fu_354_p2 == 32'd32));
end

always @ (*) begin
    ap_condition_2248 = ((icmp_ln317_reg_4701 == 1'd1) & (icmp_ln315_1_reg_4367 == 1'd1) & (1'b1 == ap_CS_fsm_state6));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign empty_149_fu_2835_p1 = ap_phi_mux_conv_in_in_phi_fu_2297_p64[31:0];

assign i_cast_fu_2845_p1 = i_reg_2395;

assign icmp_ln279_fu_2829_p2 = ((n_patches_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln282_fu_3646_p2 = ((indvar_flatten13_reg_2719 == 8'd240) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_3658_p2 = ((indvar_flatten_reg_2741 == 7'd48) ? 1'b1 : 1'b0);

assign icmp_ln286_fu_3686_p2 = ((c_reg_2763 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln294_fu_3855_p2 = ((indvar_flatten34_reg_2774 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln296_fu_3867_p2 = ((indvar_flatten20_reg_2796 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln298_fu_3895_p2 = ((c_12_reg_2818 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln315_1_fu_2849_p2 = (($signed(i_cast_fu_2845_p1) < $signed(empty_149_reg_4308)) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_2839_p2 = (($signed(empty_149_fu_2835_p1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_3025_p2 = ((ap_phi_mux_empty_150_phi_fu_2410_p64 == tmp_150_fu_3014_p7) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_3041_p2 = ((ap_phi_mux_empty_151_phi_fu_2511_p64 == tmp_151_fu_3031_p7) ? 1'b1 : 1'b0);

assign icmp_ln328_fu_3056_p2 = (($signed(tmp_214_fu_3047_p4) < $signed(27'd1)) ? 1'b1 : 1'b0);

assign icmp_ln330_fu_3068_p2 = ((indvar_flatten55_reg_2609 == 8'd240) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_3080_p2 = ((indvar_flatten41_reg_2631 == 7'd48) ? 1'b1 : 1'b0);

assign icmp_ln334_fu_3108_p2 = ((c_13_reg_2653 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln341_fu_3339_p2 = ((indvar_flatten77_reg_2664 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln343_fu_3351_p2 = ((indvar_flatten63_reg_2686 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln345_fu_3379_p2 = ((c_14_reg_2708 == 3'd6) ? 1'b1 : 1'b0);

assign n_patches_read_7_read_fu_354_p2 = n_patches_read;

assign or_ln284_fu_3704_p2 = (icmp_ln284_fu_3658_p2 | and_ln282_fu_3692_p2);

assign or_ln296_fu_3913_p2 = (icmp_ln296_fu_3867_p2 | and_ln294_fu_3901_p2);

assign or_ln317_fu_2898_p2 = (sub_ln317_fu_2892_p2 | 8'd2);

assign or_ln318_fu_2940_p2 = (tmp_149_fu_2864_p3 | 35'd15);

assign or_ln332_fu_3126_p2 = (icmp_ln332_fu_3080_p2 | and_ln330_fu_3114_p2);

assign or_ln343_fu_3397_p2 = (icmp_ln343_fu_3351_p2 | and_ln341_fu_3385_p2);

assign p_shl11_cast_fu_3423_p3 = {{trunc_ln347_2_fu_3419_p1}, {3'd0}};

assign p_shl13_cast_fu_3512_p3 = {{trunc_ln347_fu_3508_p1}, {3'd0}};

assign p_shl14_cast_fu_3520_p3 = {{add_ln347_fu_3502_p2}, {1'd0}};

assign p_shl2_cast_fu_3939_p3 = {{trunc_ln300_2_fu_3935_p1}, {3'd0}};

assign p_shl4_cast_fu_4028_p3 = {{trunc_ln300_fu_4024_p1}, {3'd0}};

assign p_shl5_cast_fu_4036_p3 = {{add_ln300_fu_4018_p2}, {1'd0}};

assign p_shl6_cast_fu_2954_p3 = {{trunc_ln318_2_fu_2950_p1}, {2'd0}};

assign p_shl9_cast_fu_3156_p3 = {{trunc_ln336_fu_3152_p1}, {2'd0}};

assign p_shl_cast_fu_3734_p3 = {{trunc_ln289_fu_3730_p1}, {2'd0}};

assign patches_parameters_10_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_11_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_12_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_13_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_14_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_15_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_16_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_17_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_18_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_19_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_1_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_20_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_21_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_22_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_23_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_24_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_25_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_26_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_27_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_28_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_29_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_2_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_30_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_31_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_3_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_4_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_5_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_6_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_7_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_8_d0 = tmp_153_fu_3587_p7;

assign patches_parameters_9_d0 = tmp_153_fu_3587_p7;

assign patches_superpoints_10_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_11_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_12_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_13_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_14_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_15_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_16_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_17_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_18_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_19_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_1_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_20_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_21_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_22_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_23_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_24_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_25_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_26_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_27_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_28_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_29_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_2_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_30_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_31_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_3_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_4_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_5_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_6_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_7_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_8_d0 = tmp_152_fu_3286_p7;

assign patches_superpoints_9_d0 = tmp_152_fu_3286_p7;

assign select_ln282_2_fu_3672_p3 = ((icmp_ln284_fu_3658_p2[0:0] == 1'b1) ? add_ln282_fu_3652_p2 : ap_phi_mux_a_phi_fu_2734_p4);

assign select_ln282_fu_3664_p3 = ((icmp_ln284_fu_3658_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_b_phi_fu_2756_p4);

assign select_ln284_3_fu_3718_p3 = ((and_ln282_fu_3692_p2[0:0] == 1'b1) ? add_ln284_fu_3698_p2 : select_ln282_fu_3664_p3);

assign select_ln284_4_fu_3779_p3 = ((icmp_ln284_fu_3658_p2[0:0] == 1'b1) ? 7'd1 : add_ln284_2_fu_3773_p2);

assign select_ln284_fu_3710_p3 = ((or_ln284_fu_3704_p2[0:0] == 1'b1) ? 2'd0 : c_reg_2763);

assign select_ln294_2_fu_3881_p3 = ((icmp_ln296_fu_3867_p2[0:0] == 1'b1) ? add_ln294_fu_3861_p2 : ap_phi_mux_a_12_phi_fu_2789_p4);

assign select_ln294_fu_3873_p3 = ((icmp_ln296_fu_3867_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_15_phi_fu_2811_p4);

assign select_ln296_3_fu_3927_p3 = ((and_ln294_fu_3901_p2[0:0] == 1'b1) ? add_ln296_fu_3907_p2 : select_ln294_fu_3873_p3);

assign select_ln296_4_fu_3996_p3 = ((icmp_ln296_fu_3867_p2[0:0] == 1'b1) ? 6'd1 : add_ln296_2_fu_3990_p2);

assign select_ln296_fu_3919_p3 = ((or_ln296_fu_3913_p2[0:0] == 1'b1) ? 3'd0 : c_12_reg_2818);

assign select_ln330_2_fu_3094_p3 = ((icmp_ln332_fu_3080_p2[0:0] == 1'b1) ? add_ln330_fu_3074_p2 : ap_phi_mux_a_13_phi_fu_2624_p4);

assign select_ln330_fu_3086_p3 = ((icmp_ln332_fu_3080_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_b_16_phi_fu_2646_p4);

assign select_ln332_3_fu_3140_p3 = ((and_ln330_fu_3114_p2[0:0] == 1'b1) ? add_ln332_fu_3120_p2 : select_ln330_fu_3086_p3);

assign select_ln332_4_fu_3201_p3 = ((icmp_ln332_fu_3080_p2[0:0] == 1'b1) ? 7'd1 : add_ln332_2_fu_3195_p2);

assign select_ln332_fu_3132_p3 = ((or_ln332_fu_3126_p2[0:0] == 1'b1) ? 2'd0 : c_13_reg_2653);

assign select_ln341_2_fu_3365_p3 = ((icmp_ln343_fu_3351_p2[0:0] == 1'b1) ? add_ln341_fu_3345_p2 : ap_phi_mux_a_14_phi_fu_2679_p4);

assign select_ln341_fu_3357_p3 = ((icmp_ln343_fu_3351_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_17_phi_fu_2701_p4);

assign select_ln343_3_fu_3411_p3 = ((and_ln341_fu_3385_p2[0:0] == 1'b1) ? add_ln343_fu_3391_p2 : select_ln341_fu_3357_p3);

assign select_ln343_4_fu_3480_p3 = ((icmp_ln343_fu_3351_p2[0:0] == 1'b1) ? 6'd1 : add_ln343_2_fu_3474_p2);

assign select_ln343_fu_3403_p3 = ((or_ln343_fu_3397_p2[0:0] == 1'b1) ? 3'd0 : c_14_reg_2708);

assign shl_ln289_fu_3807_p2 = add_ln289_fu_3801_p2 << 8'd2;

assign shl_ln336_fu_3229_p2 = add_ln336_fu_3223_p2 << 8'd2;

assign sub_ln289_2_fu_3742_p2 = (p_shl_cast_fu_3734_p3 - zext_ln289_fu_3726_p1);

assign sub_ln289_fu_3813_p2 = (shl_ln289_fu_3807_p2 - add_ln289_fu_3801_p2);

assign sub_ln300_2_fu_3959_p2 = (p_shl2_cast_fu_3939_p3 - zext_ln300_9_fu_3955_p1);

assign sub_ln300_fu_4044_p2 = (p_shl4_cast_fu_4028_p3 - p_shl5_cast_fu_4036_p3);

assign sub_ln317_fu_2892_p2 = (tmp_221_cast_fu_2876_p3 - tmp_220_cast_fu_2884_p3);

assign sub_ln318_fu_2962_p2 = (p_shl6_cast_fu_2954_p3 - trunc_ln318_fu_2946_p1);

assign sub_ln336_2_fu_3164_p2 = (p_shl9_cast_fu_3156_p3 - zext_ln336_fu_3148_p1);

assign sub_ln336_fu_3235_p2 = (shl_ln336_fu_3229_p2 - add_ln336_fu_3223_p2);

assign sub_ln347_2_fu_3443_p2 = (p_shl11_cast_fu_3423_p3 - zext_ln347_9_fu_3439_p1);

assign sub_ln347_fu_3528_p2 = (p_shl13_cast_fu_3512_p3 - p_shl14_cast_fu_3520_p3);

assign tmp_147_fu_3787_p3 = {{select_ln282_2_reg_4845}, {4'd0}};

assign tmp_148_fu_4004_p3 = {{select_ln294_2_reg_4907}, {2'd0}};

assign tmp_149_fu_2864_p3 = {{i_reg_2395}, {4'd0}};

assign tmp_150_fu_3014_p6 = i_reg_2395[2:0];

assign tmp_153_fu_3587_p2 = wp_parameters5_q0;

assign tmp_153_fu_3587_p4 = wp_parameters7_q0;

assign tmp_154_fu_3209_p3 = {{select_ln330_2_reg_4721}, {4'd0}};

assign tmp_155_fu_3488_p3 = {{select_ln341_2_reg_4783}, {2'd0}};

assign tmp_213_fu_3947_p3 = {{select_ln296_3_fu_3927_p3}, {1'd0}};

assign tmp_214_fu_3047_p4 = {{n_patches_read[31:5]}};

assign tmp_215_fu_3431_p3 = {{select_ln343_3_fu_3411_p3}, {1'd0}};

assign tmp_220_cast_fu_2884_p3 = {{trunc_ln317_fu_2860_p1}, {4'd0}};

assign tmp_221_cast_fu_2876_p3 = {{trunc_ln317_3_fu_2872_p1}, {6'd0}};

assign tmp_s_fu_4072_p2 = wp_parameters5_q0;

assign tmp_s_fu_4072_p4 = wp_parameters7_q0;

assign trunc_ln289_fu_3730_p1 = select_ln284_3_fu_3718_p3[3:0];

assign trunc_ln300_2_fu_3935_p1 = select_ln296_3_fu_3927_p3[1:0];

assign trunc_ln300_fu_4024_p1 = add_ln300_fu_4018_p2[3:0];

assign trunc_ln317_3_fu_2872_p1 = i_reg_2395[1:0];

assign trunc_ln317_4_fu_3010_p1 = i_reg_2395[2:0];

assign trunc_ln317_fu_2860_p1 = i_reg_2395[3:0];

assign trunc_ln318_2_fu_2950_p1 = or_ln318_fu_2940_p2[5:0];

assign trunc_ln318_fu_2946_p1 = or_ln318_fu_2940_p2[7:0];

assign trunc_ln336_fu_3152_p1 = select_ln332_3_fu_3140_p3[3:0];

assign trunc_ln347_2_fu_3419_p1 = select_ln343_3_fu_3411_p3[1:0];

assign trunc_ln347_fu_3508_p1 = add_ln347_fu_3502_p2[3:0];

assign xor_ln282_fu_3680_p2 = (icmp_ln284_fu_3658_p2 ^ 1'd1);

assign xor_ln294_fu_3889_p2 = (icmp_ln296_fu_3867_p2 ^ 1'd1);

assign xor_ln330_fu_3102_p2 = (icmp_ln332_fu_3080_p2 ^ 1'd1);

assign xor_ln341_fu_3373_p2 = (icmp_ln343_fu_3351_p2 ^ 1'd1);

assign zext_ln284_fu_3794_p1 = tmp_147_fu_3787_p3;

assign zext_ln289_10_fu_3758_p1 = add_ln289_4_fu_3752_p2;

assign zext_ln289_6_fu_3798_p1 = select_ln284_3_reg_4857;

assign zext_ln289_7_fu_3748_p1 = select_ln284_fu_3710_p3;

assign zext_ln289_8_fu_3819_p1 = select_ln284_reg_4852;

assign zext_ln289_9_fu_3828_p1 = add_ln289_3_fu_3822_p2;

assign zext_ln289_fu_3726_p1 = select_ln284_3_fu_3718_p3;

assign zext_ln296_fu_4011_p1 = tmp_148_fu_4004_p3;

assign zext_ln300_10_fu_3965_p1 = select_ln296_fu_3919_p3;

assign zext_ln300_11_fu_4050_p1 = select_ln296_reg_4914;

assign zext_ln300_12_fu_4059_p1 = add_ln300_3_fu_4053_p2;

assign zext_ln300_13_fu_3975_p1 = add_ln300_4_fu_3969_p2;

assign zext_ln300_8_fu_4015_p1 = select_ln296_3_reg_4919;

assign zext_ln300_9_fu_3955_p1 = tmp_213_fu_3947_p3;

assign zext_ln317_fu_2904_p1 = or_ln317_fu_2898_p2;

assign zext_ln318_fu_2974_p1 = add_ln318_fu_2968_p2;

assign zext_ln332_fu_3216_p1 = tmp_154_fu_3209_p3;

assign zext_ln336_10_fu_3180_p1 = add_ln336_4_fu_3174_p2;

assign zext_ln336_6_fu_3220_p1 = select_ln332_3_reg_4733;

assign zext_ln336_7_fu_3170_p1 = select_ln332_fu_3132_p3;

assign zext_ln336_8_fu_3241_p1 = select_ln332_reg_4728;

assign zext_ln336_9_fu_3250_p1 = add_ln336_3_fu_3244_p2;

assign zext_ln336_fu_3148_p1 = select_ln332_3_fu_3140_p3;

assign zext_ln343_fu_3495_p1 = tmp_155_fu_3488_p3;

assign zext_ln347_10_fu_3449_p1 = select_ln343_fu_3403_p3;

assign zext_ln347_11_fu_3534_p1 = select_ln343_reg_4790;

assign zext_ln347_12_fu_3543_p1 = add_ln347_3_fu_3537_p2;

assign zext_ln347_13_fu_3459_p1 = add_ln347_4_fu_3453_p2;

assign zext_ln347_8_fu_3499_p1 = select_ln343_3_reg_4795;

assign zext_ln347_9_fu_3439_p1 = tmp_215_fu_3431_p3;

always @ (posedge ap_clk) begin
    patches_superpoints_0_addr_5_reg_4381[3:0] <= 4'b1111;
    patches_superpoints_1_addr_6_reg_4391[3:0] <= 4'b1111;
    patches_superpoints_2_addr_6_reg_4401[3:0] <= 4'b1111;
    patches_superpoints_3_addr_6_reg_4411[3:0] <= 4'b1111;
    patches_superpoints_4_addr_6_reg_4421[3:0] <= 4'b1111;
    patches_superpoints_5_addr_6_reg_4431[3:0] <= 4'b1111;
    patches_superpoints_6_addr_6_reg_4441[3:0] <= 4'b1111;
    patches_superpoints_7_addr_6_reg_4451[3:0] <= 4'b1111;
    patches_superpoints_8_addr_6_reg_4461[3:0] <= 4'b1111;
    patches_superpoints_9_addr_6_reg_4471[3:0] <= 4'b1111;
    patches_superpoints_10_addr_6_reg_4481[3:0] <= 4'b1111;
    patches_superpoints_11_addr_6_reg_4491[3:0] <= 4'b1111;
    patches_superpoints_12_addr_6_reg_4501[3:0] <= 4'b1111;
    patches_superpoints_13_addr_6_reg_4511[3:0] <= 4'b1111;
    patches_superpoints_14_addr_6_reg_4521[3:0] <= 4'b1111;
    patches_superpoints_15_addr_6_reg_4531[3:0] <= 4'b1111;
    patches_superpoints_16_addr_6_reg_4541[3:0] <= 4'b1111;
    patches_superpoints_17_addr_6_reg_4551[3:0] <= 4'b1111;
    patches_superpoints_18_addr_6_reg_4561[3:0] <= 4'b1111;
    patches_superpoints_19_addr_6_reg_4571[3:0] <= 4'b1111;
    patches_superpoints_20_addr_6_reg_4581[3:0] <= 4'b1111;
    patches_superpoints_21_addr_6_reg_4591[3:0] <= 4'b1111;
    patches_superpoints_22_addr_6_reg_4601[3:0] <= 4'b1111;
    patches_superpoints_23_addr_6_reg_4611[3:0] <= 4'b1111;
    patches_superpoints_24_addr_6_reg_4621[3:0] <= 4'b1111;
    patches_superpoints_25_addr_6_reg_4631[3:0] <= 4'b1111;
    patches_superpoints_26_addr_6_reg_4641[3:0] <= 4'b1111;
    patches_superpoints_27_addr_6_reg_4651[3:0] <= 4'b1111;
    patches_superpoints_28_addr_6_reg_4661[3:0] <= 4'b1111;
    patches_superpoints_29_addr_6_reg_4671[3:0] <= 4'b1111;
    patches_superpoints_30_addr_7_reg_4681[3:0] <= 4'b1111;
    patches_superpoints_31_addr_11_reg_4691[3:0] <= 4'b1111;
end

endmodule //makePatches_ShadowQuilt_fromEdges_add_patch_214
