Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec  9 14:27:16 2024
| Host         : ROHANLAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hardware_only_audio_control_sets_placed.rpt
| Design       : hardware_only_audio
| Device       : xc7s50
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           11 |
| No           | No                    | Yes                    |              32 |            7 |
| No           | Yes                   | No                     |              34 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |            7 |
| Yes          | Yes                   | No                     |              64 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------------+----------------------------+------------------+----------------+--------------+
|      Clock Signal     |             Enable Signal             |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG | frequency                             | reset_rtl_0_IBUF           |                7 |             15 |         2.14 |
|  clk_100MHz_IBUF_BUFG |                                       |                            |               11 |             19 |         1.73 |
|  clk_100MHz_IBUF_BUFG | lock_reg_n_0                          | button_pressed             |               11 |             32 |         2.91 |
|  clk_100MHz_IBUF_BUFG | pwm_sine_wave/slow_counter[0]_i_2_n_0 | pwm_sine_wave/slow_counter |                8 |             32 |         4.00 |
|  clk_100MHz_IBUF_BUFG |                                       | reset_rtl_0_IBUF           |               17 |             66 |         3.88 |
+-----------------------+---------------------------------------+----------------------------+------------------+----------------+--------------+


