--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf spartan3e.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3997 paths analyzed, 649 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.700ns.
--------------------------------------------------------------------------------

Paths for end point fi_fo/Mram_data_mem2.A (RAMB16_X1Y5.WEA), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dpb_rst/signal_o (FF)
  Destination:          fi_fo/Mram_data_mem2.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.700ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dpb_rst/signal_o to fi_fo/Mram_data_mem2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.XQ      Tcko                  0.592   dpb_rst/signal_o
                                                       dpb_rst/signal_o
    SLICE_X34Y47.G4      net (fanout=5)        1.510   dpb_rst/signal_o
    SLICE_X34Y47.Y       Tilo                  0.759   dwnsamp/crnt_st_FSM_FFd2
                                                       start_shrink_w1
    SLICE_X34Y53.F1      net (fanout=2)        0.679   start_shrink_w
    SLICE_X34Y53.X       Tilo                  0.759   N102
                                                       apply_done_SW0
    SLICE_X37Y46.F4      net (fanout=3)        0.617   N102
    SLICE_X37Y46.X       Tilo                  0.704   fi_fo/wr_en_0
                                                       fi_fo/wr_en1
    RAMB16_X1Y5.WEA      net (fanout=2)        1.827   fi_fo/wr_en_0
    RAMB16_X1Y5.CLKA     Tbwck                 1.253   fi_fo/Mram_data_mem2
                                                       fi_fo/Mram_data_mem2.A
    -------------------------------------------------  ---------------------------
    Total                                      8.700ns (4.067ns logic, 4.633ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               effu/count_r_1 (FF)
  Destination:          fi_fo/Mram_data_mem2.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.583ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: effu/count_r_1 to fi_fo/Mram_data_mem2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.XQ      Tcko                  0.592   effu/count_r<1>
                                                       effu/count_r_1
    SLICE_X27Y44.F4      net (fanout=3)        1.060   effu/count_r<1>
    SLICE_X27Y44.X       Tilo                  0.704   effu/rd_address_cmp_eq000016
                                                       effu/rd_address_cmp_eq000016
    SLICE_X37Y46.G1      net (fanout=4)        1.716   effu/rd_address_cmp_eq000016
    SLICE_X37Y46.Y       Tilo                  0.704   fi_fo/wr_en_0
                                                       effu/done1_1
    SLICE_X37Y46.F3      net (fanout=1)        0.023   effu/done1_1/O
    SLICE_X37Y46.X       Tilo                  0.704   fi_fo/wr_en_0
                                                       fi_fo/wr_en1
    RAMB16_X1Y5.WEA      net (fanout=2)        1.827   fi_fo/wr_en_0
    RAMB16_X1Y5.CLKA     Tbwck                 1.253   fi_fo/Mram_data_mem2
                                                       fi_fo/Mram_data_mem2.A
    -------------------------------------------------  ---------------------------
    Total                                      8.583ns (3.957ns logic, 4.626ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dpb_rst/signal_o (FF)
  Destination:          fi_fo/Mram_data_mem2.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.407ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dpb_rst/signal_o to fi_fo/Mram_data_mem2.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.XQ      Tcko                  0.592   dpb_rst/signal_o
                                                       dpb_rst/signal_o
    SLICE_X30Y46.G1      net (fanout=5)        1.522   dpb_rst/signal_o
    SLICE_X30Y46.X       Tif5x                 1.152   N105
                                                       effu/rd_address_cmp_eq000028_SW1_F
                                                       effu/rd_address_cmp_eq000028_SW1
    SLICE_X37Y46.G4      net (fanout=3)        0.630   N105
    SLICE_X37Y46.Y       Tilo                  0.704   fi_fo/wr_en_0
                                                       effu/done1_1
    SLICE_X37Y46.F3      net (fanout=1)        0.023   effu/done1_1/O
    SLICE_X37Y46.X       Tilo                  0.704   fi_fo/wr_en_0
                                                       fi_fo/wr_en1
    RAMB16_X1Y5.WEA      net (fanout=2)        1.827   fi_fo/wr_en_0
    RAMB16_X1Y5.CLKA     Tbwck                 1.253   fi_fo/Mram_data_mem2
                                                       fi_fo/Mram_data_mem2.A
    -------------------------------------------------  ---------------------------
    Total                                      8.407ns (4.405ns logic, 4.002ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point fi_fo/Mram_data_mem1.A (RAMB16_X1Y4.WEA), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dpb_rst/signal_o (FF)
  Destination:          fi_fo/Mram_data_mem1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.440ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dpb_rst/signal_o to fi_fo/Mram_data_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.XQ      Tcko                  0.592   dpb_rst/signal_o
                                                       dpb_rst/signal_o
    SLICE_X34Y47.G4      net (fanout=5)        1.510   dpb_rst/signal_o
    SLICE_X34Y47.Y       Tilo                  0.759   dwnsamp/crnt_st_FSM_FFd2
                                                       start_shrink_w1
    SLICE_X34Y53.F1      net (fanout=2)        0.679   start_shrink_w
    SLICE_X34Y53.X       Tilo                  0.759   N102
                                                       apply_done_SW0
    SLICE_X37Y46.F4      net (fanout=3)        0.617   N102
    SLICE_X37Y46.X       Tilo                  0.704   fi_fo/wr_en_0
                                                       fi_fo/wr_en1
    RAMB16_X1Y4.WEA      net (fanout=2)        1.567   fi_fo/wr_en_0
    RAMB16_X1Y4.CLKA     Tbwck                 1.253   fi_fo/Mram_data_mem1
                                                       fi_fo/Mram_data_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      8.440ns (4.067ns logic, 4.373ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               effu/count_r_1 (FF)
  Destination:          fi_fo/Mram_data_mem1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.323ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: effu/count_r_1 to fi_fo/Mram_data_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.XQ      Tcko                  0.592   effu/count_r<1>
                                                       effu/count_r_1
    SLICE_X27Y44.F4      net (fanout=3)        1.060   effu/count_r<1>
    SLICE_X27Y44.X       Tilo                  0.704   effu/rd_address_cmp_eq000016
                                                       effu/rd_address_cmp_eq000016
    SLICE_X37Y46.G1      net (fanout=4)        1.716   effu/rd_address_cmp_eq000016
    SLICE_X37Y46.Y       Tilo                  0.704   fi_fo/wr_en_0
                                                       effu/done1_1
    SLICE_X37Y46.F3      net (fanout=1)        0.023   effu/done1_1/O
    SLICE_X37Y46.X       Tilo                  0.704   fi_fo/wr_en_0
                                                       fi_fo/wr_en1
    RAMB16_X1Y4.WEA      net (fanout=2)        1.567   fi_fo/wr_en_0
    RAMB16_X1Y4.CLKA     Tbwck                 1.253   fi_fo/Mram_data_mem1
                                                       fi_fo/Mram_data_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      8.323ns (3.957ns logic, 4.366ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dpb_rst/signal_o (FF)
  Destination:          fi_fo/Mram_data_mem1.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.147ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dpb_rst/signal_o to fi_fo/Mram_data_mem1.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.XQ      Tcko                  0.592   dpb_rst/signal_o
                                                       dpb_rst/signal_o
    SLICE_X30Y46.G1      net (fanout=5)        1.522   dpb_rst/signal_o
    SLICE_X30Y46.X       Tif5x                 1.152   N105
                                                       effu/rd_address_cmp_eq000028_SW1_F
                                                       effu/rd_address_cmp_eq000028_SW1
    SLICE_X37Y46.G4      net (fanout=3)        0.630   N105
    SLICE_X37Y46.Y       Tilo                  0.704   fi_fo/wr_en_0
                                                       effu/done1_1
    SLICE_X37Y46.F3      net (fanout=1)        0.023   effu/done1_1/O
    SLICE_X37Y46.X       Tilo                  0.704   fi_fo/wr_en_0
                                                       fi_fo/wr_en1
    RAMB16_X1Y4.WEA      net (fanout=2)        1.567   fi_fo/wr_en_0
    RAMB16_X1Y4.CLKA     Tbwck                 1.253   fi_fo/Mram_data_mem1
                                                       fi_fo/Mram_data_mem1.A
    -------------------------------------------------  ---------------------------
    Total                                      8.147ns (4.405ns logic, 3.742ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point effu/rd_address_r_2 (SLICE_X24Y36.G1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               effu/count_r_1 (FF)
  Destination:          effu/rd_address_r_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.043ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.036 - 0.047)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: effu/count_r_1 to effu/rd_address_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.XQ      Tcko                  0.592   effu/count_r<1>
                                                       effu/count_r_1
    SLICE_X27Y44.F4      net (fanout=3)        1.060   effu/count_r<1>
    SLICE_X27Y44.X       Tilo                  0.704   effu/rd_address_cmp_eq000016
                                                       effu/rd_address_cmp_eq000016
    SLICE_X37Y47.G1      net (fanout=4)        1.716   effu/rd_address_cmp_eq000016
    SLICE_X37Y47.Y       Tilo                  0.704   effu/wr_address_r<8>
                                                       effu/done1
    SLICE_X24Y36.G1      net (fanout=22)       2.375   effect_done
    SLICE_X24Y36.CLK     Tgck                  0.892   effu/rd_address_r<3>
                                                       effu/rd_address<2>1
                                                       effu/rd_address_r_2
    -------------------------------------------------  ---------------------------
    Total                                      8.043ns (2.892ns logic, 5.151ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dpb_rst/signal_o (FF)
  Destination:          effu/rd_address_r_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.867ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.103 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: dpb_rst/signal_o to effu/rd_address_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y46.XQ      Tcko                  0.592   dpb_rst/signal_o
                                                       dpb_rst/signal_o
    SLICE_X30Y46.G1      net (fanout=5)        1.522   dpb_rst/signal_o
    SLICE_X30Y46.X       Tif5x                 1.152   N105
                                                       effu/rd_address_cmp_eq000028_SW1_F
                                                       effu/rd_address_cmp_eq000028_SW1
    SLICE_X37Y47.G4      net (fanout=3)        0.630   N105
    SLICE_X37Y47.Y       Tilo                  0.704   effu/wr_address_r<8>
                                                       effu/done1
    SLICE_X24Y36.G1      net (fanout=22)       2.375   effect_done
    SLICE_X24Y36.CLK     Tgck                  0.892   effu/rd_address_r<3>
                                                       effu/rd_address<2>1
                                                       effu/rd_address_r_2
    -------------------------------------------------  ---------------------------
    Total                                      7.867ns (3.340ns logic, 4.527ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               effu/count_r_9 (FF)
  Destination:          effu/rd_address_r_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.846ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.103 - 0.114)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: effu/count_r_9 to effu/rd_address_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y49.XQ      Tcko                  0.592   effu/count_r<9>
                                                       effu/count_r_9
    SLICE_X27Y44.F1      net (fanout=3)        0.863   effu/count_r<9>
    SLICE_X27Y44.X       Tilo                  0.704   effu/rd_address_cmp_eq000016
                                                       effu/rd_address_cmp_eq000016
    SLICE_X37Y47.G1      net (fanout=4)        1.716   effu/rd_address_cmp_eq000016
    SLICE_X37Y47.Y       Tilo                  0.704   effu/wr_address_r<8>
                                                       effu/done1
    SLICE_X24Y36.G1      net (fanout=22)       2.375   effect_done
    SLICE_X24Y36.CLK     Tgck                  0.892   effu/rd_address_r<3>
                                                       effu/rd_address<2>1
                                                       effu/rd_address_r_2
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (2.892ns logic, 4.954ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point baudgen/baud_clk (SLICE_X32Y81.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               baudgen/baud_clk (FF)
  Destination:          baudgen/baud_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: baudgen/baud_clk to baudgen/baud_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.YQ      Tcko                  0.522   baudgen/baud_clk1
                                                       baudgen/baud_clk
    SLICE_X32Y81.BY      net (fanout=2)        0.420   baudgen/baud_clk1
    SLICE_X32Y81.CLK     Tckdi       (-Th)    -0.152   baudgen/baud_clk1
                                                       baudgen/baud_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.674ns logic, 0.420ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point dpb/state_FSM_FFd1 (SLICE_X65Y40.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dpb/timer_tick (FF)
  Destination:          dpb/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.353ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dpb/timer_tick to dpb/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y43.YQ      Tcko                  0.470   dpb/timer_tick
                                                       dpb/timer_tick
    SLICE_X65Y40.G3      net (fanout=4)        0.367   dpb/timer_tick
    SLICE_X65Y40.CLK     Tckg        (-Th)    -0.516   dpb/state_FSM_FFd1
                                                       dpb/state_FSM_FFd1-In11
                                                       dpb/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (0.986ns logic, 0.367ns route)
                                                       (72.9% logic, 27.1% route)

--------------------------------------------------------------------------------

Paths for end point effu/rd_address_r_8 (SLICE_X25Y41.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               effu/rd_address_r_8 (FF)
  Destination:          effu/rd_address_r_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: effu/rd_address_r_8 to effu/rd_address_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y41.YQ      Tcko                  0.470   effu/rd_address_r<9>
                                                       effu/rd_address_r_8
    SLICE_X25Y41.G4      net (fanout=5)        0.384   effu/rd_address_r<8>
    SLICE_X25Y41.CLK     Tckg        (-Th)    -0.516   effu/rd_address_r<9>
                                                       effu/rd_address<8>1
                                                       effu/rd_address_r_8
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.986ns logic, 0.384ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: fi_fo/Mram_data_mem1/CLKA
  Logical resource: fi_fo/Mram_data_mem1.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: fi_fo/Mram_data_mem1/CLKA
  Logical resource: fi_fo/Mram_data_mem1.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: fi_fo/Mram_data_mem1/CLKA
  Logical resource: fi_fo/Mram_data_mem1.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.700|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3997 paths, 0 nets, and 1011 connections

Design statistics:
   Minimum period:   8.700ns{1}   (Maximum frequency: 114.943MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 03 11:49:34 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



