--------------------------------------------------------------------------------
Release 13.3 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/data/fhiggins/xilinx_se/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml lab7_top_io_wrapper.twx lab7_top_io_wrapper.ncd -o
lab7_top_io_wrapper.twr lab7_top_io_wrapper.pcf -ucf 2612_lab7.ucf

Design file:              lab7_top_io_wrapper.ncd
Physical constraint file: lab7_top_io_wrapper.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;

 1317 paths analyzed, 126 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.322ns.
--------------------------------------------------------------------------------

Paths for end point utop/ucb/u4/q_2 (SLICE_X66Y68.F1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_10 (FF)
  Destination:          utop/ucb/u4/q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.322ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_10 to utop/ucb/u4/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.YQ      Tcko                  0.652   utop/udd/count<11>
                                                       utop/udd/count_10
    SLICE_X50Y66.F2      net (fanout=2)        0.484   utop/udd/count<10>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y68.F1      net (fanout=7)        0.924   utop/ucb/chain1
    SLICE_X66Y68.CLK     Tfck                  0.892   utop/ucb/u4/q<2>
                                                       utop/ucb/u4/Next_q_2_mux00001
                                                       utop/ucb/u4/q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.322ns (3.711ns logic, 3.611ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_9 (FF)
  Destination:          utop/ucb/u4/q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.299ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_9 to utop/ucb/u4/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.XQ      Tcko                  0.592   utop/udd/count<9>
                                                       utop/udd/count_9
    SLICE_X50Y66.F1      net (fanout=2)        0.521   utop/udd/count<9>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y68.F1      net (fanout=7)        0.924   utop/ucb/chain1
    SLICE_X66Y68.CLK     Tfck                  0.892   utop/ucb/u4/q<2>
                                                       utop/ucb/u4/Next_q_2_mux00001
                                                       utop/ucb/u4/q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (3.651ns logic, 3.648ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_8 (FF)
  Destination:          utop/ucb/u4/q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.268ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_8 to utop/ucb/u4/q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.YQ      Tcko                  0.652   utop/udd/count<9>
                                                       utop/udd/count_8
    SLICE_X50Y66.F4      net (fanout=2)        0.430   utop/udd/count<8>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y68.F1      net (fanout=7)        0.924   utop/ucb/chain1
    SLICE_X66Y68.CLK     Tfck                  0.892   utop/ucb/u4/q<2>
                                                       utop/ucb/u4/Next_q_2_mux00001
                                                       utop/ucb/u4/q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (3.711ns logic, 3.557ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point utop/ucb/u4/q_0 (SLICE_X66Y64.G1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_10 (FF)
  Destination:          utop/ucb/u4/q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.293ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_10 to utop/ucb/u4/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.YQ      Tcko                  0.652   utop/udd/count<11>
                                                       utop/udd/count_10
    SLICE_X50Y66.F2      net (fanout=2)        0.484   utop/udd/count<10>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y64.G1      net (fanout=7)        0.895   utop/ucb/chain1
    SLICE_X66Y64.CLK     Tgck                  0.892   utop/ucb/u2/q<3>
                                                       utop/ucb/u4/Next_q_0_mux0000
                                                       utop/ucb/u4/q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.293ns (3.711ns logic, 3.582ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_9 (FF)
  Destination:          utop/ucb/u4/q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.270ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_9 to utop/ucb/u4/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.XQ      Tcko                  0.592   utop/udd/count<9>
                                                       utop/udd/count_9
    SLICE_X50Y66.F1      net (fanout=2)        0.521   utop/udd/count<9>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y64.G1      net (fanout=7)        0.895   utop/ucb/chain1
    SLICE_X66Y64.CLK     Tgck                  0.892   utop/ucb/u2/q<3>
                                                       utop/ucb/u4/Next_q_0_mux0000
                                                       utop/ucb/u4/q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.270ns (3.651ns logic, 3.619ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_8 (FF)
  Destination:          utop/ucb/u4/q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.239ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_8 to utop/ucb/u4/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.YQ      Tcko                  0.652   utop/udd/count<9>
                                                       utop/udd/count_8
    SLICE_X50Y66.F4      net (fanout=2)        0.430   utop/udd/count<8>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y64.G1      net (fanout=7)        0.895   utop/ucb/chain1
    SLICE_X66Y64.CLK     Tgck                  0.892   utop/ucb/u2/q<3>
                                                       utop/ucb/u4/Next_q_0_mux0000
                                                       utop/ucb/u4/q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (3.711ns logic, 3.528ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point utop/ucb/u2/q_3 (SLICE_X66Y64.F1), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_10 (FF)
  Destination:          utop/ucb/u2/q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.288ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_10 to utop/ucb/u2/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.YQ      Tcko                  0.652   utop/udd/count<11>
                                                       utop/udd/count_10
    SLICE_X50Y66.F2      net (fanout=2)        0.484   utop/udd/count<10>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y64.F1      net (fanout=7)        0.890   utop/ucb/chain1
    SLICE_X66Y64.CLK     Tfck                  0.892   utop/ucb/u2/q<3>
                                                       utop/ucb/u2/Next_q_3_mux000044
                                                       utop/ucb/u2/q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.288ns (3.711ns logic, 3.577ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_9 (FF)
  Destination:          utop/ucb/u2/q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.265ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_9 to utop/ucb/u2/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.XQ      Tcko                  0.592   utop/udd/count<9>
                                                       utop/udd/count_9
    SLICE_X50Y66.F1      net (fanout=2)        0.521   utop/udd/count<9>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y64.F1      net (fanout=7)        0.890   utop/ucb/chain1
    SLICE_X66Y64.CLK     Tfck                  0.892   utop/ucb/u2/q<3>
                                                       utop/ucb/u2/Next_q_3_mux000044
                                                       utop/ucb/u2/q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.265ns (3.651ns logic, 3.614ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               utop/udd/count_8 (FF)
  Destination:          utop/ucb/u2/q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.234ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: utop/udd/count_8 to utop/ucb/u2/q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.YQ      Tcko                  0.652   utop/udd/count<9>
                                                       utop/udd/count_8
    SLICE_X50Y66.F4      net (fanout=2)        0.430   utop/udd/count<8>
    SLICE_X50Y66.X       Tilo                  0.759   utop/udd/next_count_cmp_eq000049
                                                       utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.F1      net (fanout=2)        0.955   utop/udd/next_count_cmp_eq000049
    SLICE_X51Y66.X       Tilo                  0.704   utop/udd/next_count_cmp_eq000076
                                                       utop/udd/next_count_cmp_eq000076_1
    SLICE_X65Y68.G2      net (fanout=11)       1.248   utop/udd/next_count_cmp_eq000076
    SLICE_X65Y68.Y       Tilo                  0.704   utop/ucb/u2/q<0>
                                                       utop/ucb/u1/carry_out1
    SLICE_X66Y64.F1      net (fanout=7)        0.890   utop/ucb/chain1
    SLICE_X66Y64.CLK     Tfck                  0.892   utop/ucb/u2/q<3>
                                                       utop/ucb/u2/Next_q_3_mux000044
                                                       utop/ucb/u2/q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.234ns (3.711ns logic, 3.523ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point utop/udd/anreg_1 (SLICE_X55Y63.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               utop/udd/anreg_1 (FF)
  Destination:          utop/udd/anreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: utop/udd/anreg_1 to utop/udd/anreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y63.YQ      Tcko                  0.470   utop/udd/anreg<0>
                                                       utop/udd/anreg_1
    SLICE_X55Y63.G4      net (fanout=9)        0.331   utop/udd/anreg<1>
    SLICE_X55Y63.CLK     Tckg        (-Th)    -0.516   utop/udd/anreg<0>
                                                       utop/udd/Mcount_anreg_xor<1>11
                                                       utop/udd/anreg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.986ns logic, 0.331ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Paths for end point utop/ucb/u3/q_1 (SLICE_X65Y70.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               utop/ucb/u3/q_0 (FF)
  Destination:          utop/ucb/u3/q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.121 - 0.103)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: utop/ucb/u3/q_0 to utop/ucb/u3/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y68.XQ      Tcko                  0.474   utop/ucb/u3/q<0>
                                                       utop/ucb/u3/q_0
    SLICE_X65Y70.G4      net (fanout=5)        0.383   utop/ucb/u3/q<0>
    SLICE_X65Y70.CLK     Tckg        (-Th)    -0.516   utop/ucb/u3/q<1>
                                                       utop/ucb/u3/Next_q_1_mux000011
                                                       utop/ucb/u3/q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (0.990ns logic, 0.383ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point utop/udd/anreg_0 (SLICE_X55Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               utop/udd/anreg_0 (FF)
  Destination:          utop/udd/anreg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: utop/udd/anreg_0 to utop/udd/anreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y63.XQ      Tcko                  0.473   utop/udd/anreg<0>
                                                       utop/udd/anreg_0
    SLICE_X55Y63.BX      net (fanout=14)       0.903   utop/udd/anreg<0>
    SLICE_X55Y63.CLK     Tckdi       (-Th)    -0.093   utop/udd/anreg<0>
                                                       utop/udd/anreg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.469ns (0.566ns logic, 0.903ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: utop/ucb/u4/q<3>/CLK
  Logical resource: utop/ucb/u4/q_3/CK
  Location pin: SLICE_X66Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: utop/ucb/u4/q<3>/CLK
  Logical resource: utop/ucb/u4/q_3/CK
  Location pin: SLICE_X66Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: utop/ucb/u4/q<3>/CLK
  Logical resource: utop/ucb/u4/q_3/CK
  Location pin: SLICE_X66Y69.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.322|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1317 paths, 0 nets, and 285 connections

Design statistics:
   Minimum period:   7.322ns{1}   (Maximum frequency: 136.575MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 23 11:29:29 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



