 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cic_filter
Version: O-2018.06-SP1
Date   : Tue May  2 16:04:00 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: in (input port clocked by clk)
  Endpoint: sum1_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cic_filter         smic18_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.50       2.50
  input external delay                    35.00      37.50 r
  in (in)                                  0.18      37.68 r
  U63/Y (AND2X1)                           0.39      38.07 r
  U61/Y (AND2X1)                           0.39      38.46 r
  U59/Y (AND2X1)                           0.39      38.85 r
  U57/Y (AND2X1)                           0.39      39.24 r
  U55/Y (AND2X1)                           0.39      39.63 r
  U53/Y (AND2X1)                           0.39      40.02 r
  U51/Y (AND2X1)                           0.39      40.41 r
  U49/Y (AND2X1)                           0.39      40.80 r
  U47/Y (AND2X1)                           0.39      41.19 r
  U45/Y (AND2X1)                           0.39      41.58 r
  U43/Y (AND2X1)                           0.39      41.97 r
  U41/Y (AND2X1)                           0.39      42.36 r
  U39/Y (AND2X1)                           0.39      42.74 r
  U37/Y (AND2X1)                           0.39      43.13 r
  U35/Y (AND2X1)                           0.39      43.52 r
  U33/Y (AND2X1)                           0.39      43.91 r
  U31/Y (AND2X1)                           0.39      44.30 r
  U29/Y (AND2X1)                           0.31      44.61 r
  U28/Y (XOR2X1)                           0.32      44.93 f
  sum1_reg[18]/D (DFFRHQX1)                0.00      44.93 f
  data arrival time                                  44.93

  clock clk (rise edge)                  156.00     156.00
  clock network delay (ideal)              2.50     158.50
  clock uncertainty                       -1.50     157.00
  sum1_reg[18]/CK (DFFRHQX1)               0.00     157.00 r
  library setup time                      -0.34     156.66
  data required time                                156.66
  -----------------------------------------------------------
  data required time                                156.66
  data arrival time                                 -44.93
  -----------------------------------------------------------
  slack (MET)                                       111.73


  Startpoint: sum2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sub1_nxt_reg[18]
            (rising edge-triggered flip-flop clocked by clk_div)
  Path Group: clk_div
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cic_filter         smic18_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                9828.00    9828.00
  clock network delay (ideal)                             2.50    9830.50
  sum2_reg[0]/CK (DFFRHQX1)                               0.00    9830.50 r
  sum2_reg[0]/Q (DFFRHQX1)                                0.94    9831.44 r
  add_14/B[0] (cic_filter_DW01_add_0)                     0.00    9831.44 r
  add_14/U1/Y (AND2X2)                                    0.29    9831.73 r
  add_14/U1_1/S (ADDFX2)                                  0.46    9832.20 f
  add_14/SUM[1] (cic_filter_DW01_add_0)                   0.00    9832.20 f
  sub_45/A[1] (cic_filter_DW01_sub_2)                     0.00    9832.20 f
  sub_45/U2_1/CO (ADDFX2)                                 0.55    9832.75 f
  sub_45/U2_2/CO (ADDFX2)                                 0.39    9833.14 f
  sub_45/U2_3/CO (ADDFX2)                                 0.39    9833.54 f
  sub_45/U2_4/CO (ADDFX2)                                 0.39    9833.93 f
  sub_45/U2_5/CO (ADDFX2)                                 0.39    9834.32 f
  sub_45/U2_6/CO (ADDFX2)                                 0.39    9834.72 f
  sub_45/U2_7/CO (ADDFX2)                                 0.39    9835.11 f
  sub_45/U2_8/CO (ADDFX2)                                 0.39    9835.50 f
  sub_45/U2_9/CO (ADDFX2)                                 0.39    9835.89 f
  sub_45/U2_10/CO (ADDFX2)                                0.39    9836.29 f
  sub_45/U2_11/CO (ADDFX2)                                0.39    9836.68 f
  sub_45/U2_12/CO (ADDFX2)                                0.39    9837.07 f
  sub_45/U2_13/CO (ADDFX2)                                0.39    9837.47 f
  sub_45/U2_14/CO (ADDFX2)                                0.39    9837.86 f
  sub_45/U2_15/CO (ADDFX2)                                0.39    9838.25 f
  sub_45/U2_16/CO (ADDFX2)                                0.39    9838.65 f
  sub_45/U2_17/CO (ADDFX2)                                0.40    9839.05 f
  sub_45/U2_18/Y (XOR3X2)                                 0.27    9839.32 f
  sub_45/DIFF[18] (cic_filter_DW01_sub_2)                 0.00    9839.32 f
  sub1_nxt_reg[18]/D (DFFRHQXL)                           0.00    9839.32 f
  data arrival time                                               9839.32

  clock clk_div (rise edge)                            9984.00    9984.00
  clock network delay (ideal)                             0.00    9984.00
  sub1_nxt_reg[18]/CK (DFFRHQXL)                          0.00    9984.00 r
  library setup time                                     -0.25    9983.75
  data required time                                              9983.75
  --------------------------------------------------------------------------
  data required time                                              9983.75
  data arrival time                                              -9839.32
  --------------------------------------------------------------------------
  slack (MET)                                                      144.43


1
