// Seed: 3770819762
`resetall
module module_0 (
    input  logic id_0,
    input  logic id_1,
    input  logic id_2
    , id_4,
    output reg   id_3
);
  always @(posedge id_1 or 1) id_3 <= 1'b0;
  always @(posedge id_1) begin
    repeat (~1) id_3 = 1'h0;
  end
endmodule
