..
   Copyright (c) 2023 OpenHW Group

   SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

.. Level 1
   =======

   Level 2
   -------

   Level 3
   ~~~~~~~

   Level 4
   ^^^^^^^

.. _clock_domains:

Clock Domains
=============

eFPGA Clocking Strategy
-----------------------

PLL and System Clocks
---------------------

Introduction
~~~~~~~~~~~~

PLL Description
~~~~~~~~~~~~~~~

Fractional PLL
^^^^^^^^^^^^^^

Clock Divisors
^^^^^^^^^^^^^^

Clock Gating
~~~~~~~~~~~~

Clock Setup
~~~~~~~~~~~


