// Seed: 2549313130
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    output id_2
);
  always begin
    id_0 = 1;
  end
  reg   id_3;
  logic id_4 = 1'b0 && id_3 && id_3;
  type_12 id_5 (
      .id_0(1),
      .id_1(id_4),
      .id_2(1),
      .id_3(id_2),
      .id_4(1 == 1),
      .id_5(1),
      .id_6((1'b0)),
      .id_7(),
      .id_8(id_6)
  );
  logic id_7;
  logic id_8;
  initial id_3 <= 1;
endmodule
