{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639540480409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639540480425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 11:54:40 2021 " "Processing started: Wed Dec 15 11:54:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639540480425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639540480425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp1 -c exp1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp1 -c exp1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639540480425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639540481209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639540481210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exp1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp1 " "Found entity 1: exp1" {  } { { "exp1.bdf" "" { Schematic "D:/intelFPGA/test3/exp1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639540497636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639540497636 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/exp1.v " "Can't analyze file -- file output_files/exp1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639540497646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp1 " "Elaborating entity \"exp1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639540497680 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "test1LED9 " "Pin \"test1LED9\" is missing source" {  } { { "exp1.bdf" "" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 712 704 880 728 "test1LED9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1639540497680 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "test1LED10 " "Pin \"test1LED10\" is missing source" {  } { { "exp1.bdf" "" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 744 688 864 760 "test1LED10" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1639540497680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16dmux 16dmux:inst " "Elaborating entity \"16dmux\" for hierarchy \"16dmux:inst\"" {  } { { "exp1.bdf" "inst" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 176 592 696 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639540497695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "16dmux:inst " "Elaborated megafunction instantiation \"16dmux:inst\"" {  } { { "exp1.bdf" "" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 176 592 696 464 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639540497695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst2 " "Elaborating entity \"74193\" for hierarchy \"74193:inst2\"" {  } { { "exp1.bdf" "inst2" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 240 296 416 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639540497718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst2 " "Elaborated megafunction instantiation \"74193:inst2\"" {  } { { "exp1.bdf" "" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 240 296 416 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639540497718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst24 " "Elaborating entity \"7474\" for hierarchy \"7474:inst24\"" {  } { { "exp1.bdf" "inst24" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 592 96 216 752 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639540497738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst24 " "Elaborated megafunction instantiation \"7474:inst24\"" {  } { { "exp1.bdf" "" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 592 96 216 752 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639540497738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "test1LED9 GND " "Pin \"test1LED9\" is stuck at GND" {  } { { "exp1.bdf" "" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 712 704 880 728 "test1LED9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639540498300 "|exp1|test1LED9"} { "Warning" "WMLS_MLS_STUCK_PIN" "test1LED10 GND " "Pin \"test1LED10\" is stuck at GND" {  } { { "exp1.bdf" "" { Schematic "D:/intelFPGA/test3/exp1.bdf" { { 744 688 864 760 "test1LED10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639540498300 "|exp1|test1LED10"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639540498300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639540498375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639540498954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639540498954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639540498986 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639540498986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639540498986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639540498986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639540498998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 15 11:54:58 2021 " "Processing ended: Wed Dec 15 11:54:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639540498998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639540498998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639540498998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639540498998 ""}
