verilog xil_defaultlib --include "../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/ec67/hdl" --include "../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/02c8/hdl/verilog" --include "../../../../motor_control.srcs/sources_1/bd/design_motor_control/ipshared/1313/hdl" \
"../../../bd/design_motor_control/ip/design_motor_control_processing_system7_0_0/sim/design_motor_control_processing_system7_0_0.v" \
"../../../bd/design_motor_control/ip/design_motor_control_xbar_0/sim/design_motor_control_xbar_0.v" \
"../../../bd/design_motor_control/sim/design_motor_control.v" \
"../../../bd/design_motor_control/ip/design_motor_control_auto_pc_0/sim/design_motor_control_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
