<!DOCTYPE html>
<html><head><title>joekychen/linux » include › drm › via_drm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>via_drm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sub license,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial portions</span>
<span class="cm"> * of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL</span>
<span class="cm"> * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _VIA_DRM_H_</span>
<span class="cp">#define _VIA_DRM_H_</span>

<span class="cp">#include &quot;drm.h&quot;</span>

<span class="cm">/* WARNING: These defines must be the same as what the Xserver uses.</span>
<span class="cm"> * if you change them, you must change the defines in the Xserver.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _VIA_DEFINES_</span>
<span class="cp">#define _VIA_DEFINES_</span>

<span class="cp">#ifndef __KERNEL__</span>
<span class="cp">#include &quot;via_drmclient.h&quot;</span>
<span class="cp">#endif</span>

<span class="cp">#define VIA_NR_SAREA_CLIPRECTS		8</span>
<span class="cp">#define VIA_NR_XVMC_PORTS               10</span>
<span class="cp">#define VIA_NR_XVMC_LOCKS               5</span>
<span class="cp">#define VIA_MAX_CACHELINE_SIZE          64</span>
<span class="cp">#define XVMCLOCKPTR(saPriv,lockNo)					\</span>
<span class="cp">	((volatile struct drm_hw_lock *)(((((unsigned long) (saPriv)-&gt;XvMCLockArea) + \</span>
<span class="cp">				      (VIA_MAX_CACHELINE_SIZE - 1)) &amp;	\</span>
<span class="cp">				     ~(VIA_MAX_CACHELINE_SIZE - 1)) +	\</span>
<span class="cp">				    VIA_MAX_CACHELINE_SIZE*(lockNo)))</span>

<span class="cm">/* Each region is a minimum of 64k, and there are at most 64 of them.</span>
<span class="cm"> */</span>
<span class="cp">#define VIA_NR_TEX_REGIONS 64</span>
<span class="cp">#define VIA_LOG_MIN_TEX_REGION_SIZE 16</span>
<span class="cp">#endif</span>

<span class="cp">#define VIA_UPLOAD_TEX0IMAGE  0x1	</span><span class="cm">/* handled clientside */</span><span class="cp"></span>
<span class="cp">#define VIA_UPLOAD_TEX1IMAGE  0x2	</span><span class="cm">/* handled clientside */</span><span class="cp"></span>
<span class="cp">#define VIA_UPLOAD_CTX        0x4</span>
<span class="cp">#define VIA_UPLOAD_BUFFERS    0x8</span>
<span class="cp">#define VIA_UPLOAD_TEX0       0x10</span>
<span class="cp">#define VIA_UPLOAD_TEX1       0x20</span>
<span class="cp">#define VIA_UPLOAD_CLIPRECTS  0x40</span>
<span class="cp">#define VIA_UPLOAD_ALL        0xff</span>

<span class="cm">/* VIA specific ioctls */</span>
<span class="cp">#define DRM_VIA_ALLOCMEM	0x00</span>
<span class="cp">#define DRM_VIA_FREEMEM	        0x01</span>
<span class="cp">#define DRM_VIA_AGP_INIT	0x02</span>
<span class="cp">#define DRM_VIA_FB_INIT	        0x03</span>
<span class="cp">#define DRM_VIA_MAP_INIT	0x04</span>
<span class="cp">#define DRM_VIA_DEC_FUTEX       0x05</span>
<span class="cp">#define NOT_USED</span>
<span class="cp">#define DRM_VIA_DMA_INIT	0x07</span>
<span class="cp">#define DRM_VIA_CMDBUFFER	0x08</span>
<span class="cp">#define DRM_VIA_FLUSH	        0x09</span>
<span class="cp">#define DRM_VIA_PCICMD	        0x0a</span>
<span class="cp">#define DRM_VIA_CMDBUF_SIZE	0x0b</span>
<span class="cp">#define NOT_USED</span>
<span class="cp">#define DRM_VIA_WAIT_IRQ        0x0d</span>
<span class="cp">#define DRM_VIA_DMA_BLIT        0x0e</span>
<span class="cp">#define DRM_VIA_BLIT_SYNC       0x0f</span>

<span class="cp">#define DRM_IOCTL_VIA_ALLOCMEM	  DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_ALLOCMEM, drm_via_mem_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_FREEMEM	  DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_FREEMEM, drm_via_mem_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_AGP_INIT	  DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_AGP_INIT, drm_via_agp_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_FB_INIT	  DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_FB_INIT, drm_via_fb_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_MAP_INIT	  DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_MAP_INIT, drm_via_init_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_DEC_FUTEX   DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_DEC_FUTEX, drm_via_futex_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_DMA_INIT	  DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_DMA_INIT, drm_via_dma_init_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_CMDBUFFER	  DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_CMDBUFFER, drm_via_cmdbuffer_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_FLUSH	  DRM_IO(  DRM_COMMAND_BASE + DRM_VIA_FLUSH)</span>
<span class="cp">#define DRM_IOCTL_VIA_PCICMD	  DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_PCICMD, drm_via_cmdbuffer_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_CMDBUF_SIZE DRM_IOWR( DRM_COMMAND_BASE + DRM_VIA_CMDBUF_SIZE, \</span>
<span class="cp">					    drm_via_cmdbuf_size_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_WAIT_IRQ    DRM_IOWR( DRM_COMMAND_BASE + DRM_VIA_WAIT_IRQ, drm_via_irqwait_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_DMA_BLIT    DRM_IOW(DRM_COMMAND_BASE + DRM_VIA_DMA_BLIT, drm_via_dmablit_t)</span>
<span class="cp">#define DRM_IOCTL_VIA_BLIT_SYNC   DRM_IOW(DRM_COMMAND_BASE + DRM_VIA_BLIT_SYNC, drm_via_blitsync_t)</span>

<span class="cm">/* Indices into buf.Setup where various bits of state are mirrored per</span>
<span class="cm"> * context and per buffer.  These can be fired at the card as a unit,</span>
<span class="cm"> * or in a piecewise fashion as required.</span>
<span class="cm"> */</span>

<span class="cp">#define VIA_TEX_SETUP_SIZE 8</span>

<span class="cm">/* Flags for clear ioctl</span>
<span class="cm"> */</span>
<span class="cp">#define VIA_FRONT   0x1</span>
<span class="cp">#define VIA_BACK    0x2</span>
<span class="cp">#define VIA_DEPTH   0x4</span>
<span class="cp">#define VIA_STENCIL 0x8</span>
<span class="cp">#define VIA_MEM_VIDEO   0	</span><span class="cm">/* matches drm constant */</span><span class="cp"></span>
<span class="cp">#define VIA_MEM_AGP     1	</span><span class="cm">/* matches drm constant */</span><span class="cp"></span>
<span class="cp">#define VIA_MEM_SYSTEM  2</span>
<span class="cp">#define VIA_MEM_MIXED   3</span>
<span class="cp">#define VIA_MEM_UNKNOWN 4</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_agp_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_fb_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">context</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_mem_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_init</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="p">{</span>
		<span class="n">VIA_INIT_MAP</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
		<span class="n">VIA_CLEANUP_MAP</span> <span class="o">=</span> <span class="mh">0x02</span>
	<span class="p">}</span> <span class="n">func</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sarea_priv_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fb_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmio_offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">agpAddr</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_init_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_futex</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="p">{</span>
		<span class="n">VIA_FUTEX_WAIT</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
		<span class="n">VIA_FUTEX_WAKE</span> <span class="o">=</span> <span class="mi">0</span><span class="n">X01</span>
	<span class="p">}</span> <span class="n">func</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">ms</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">lock</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_futex_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_dma_init</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="p">{</span>
		<span class="n">VIA_INIT_DMA</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
		<span class="n">VIA_CLEANUP_DMA</span> <span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
		<span class="n">VIA_DMA_INITIALIZED</span> <span class="o">=</span> <span class="mh">0x03</span>
	<span class="p">}</span> <span class="n">func</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg_pause_addr</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_dma_init_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_cmdbuffer</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_cmdbuffer_t</span><span class="p">;</span>

<span class="cm">/* Warning: If you change the SAREA structure you must change the Xserver</span>
<span class="cm"> * structure as well */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_tex_region</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">next</span><span class="p">,</span> <span class="n">prev</span><span class="p">;</span>	<span class="cm">/* indices to form a circular LRU  */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">inUse</span><span class="p">;</span>	<span class="cm">/* owned by a client, or free? */</span>
	<span class="kt">int</span> <span class="n">age</span><span class="p">;</span>		<span class="cm">/* tracked by clients to update local LRU&#39;s */</span>
<span class="p">}</span> <span class="n">drm_via_tex_region_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_sarea</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dirty</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nbox</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_clip_rect</span> <span class="n">boxes</span><span class="p">[</span><span class="n">VIA_NR_SAREA_CLIPRECTS</span><span class="p">];</span>
	<span class="n">drm_via_tex_region_t</span> <span class="n">texList</span><span class="p">[</span><span class="n">VIA_NR_TEX_REGIONS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">texAge</span><span class="p">;</span>		<span class="cm">/* last time texture was uploaded */</span>
	<span class="kt">int</span> <span class="n">ctxOwner</span><span class="p">;</span>		<span class="cm">/* last context to upload state */</span>
	<span class="kt">int</span> <span class="n">vertexPrim</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Below is for XvMC.</span>
<span class="cm">	 * We want the lock integers alone on, and aligned to, a cache line.</span>
<span class="cm">	 * Therefore this somewhat strange construct.</span>
<span class="cm">	 */</span>

	<span class="kt">char</span> <span class="n">XvMCLockArea</span><span class="p">[</span><span class="n">VIA_MAX_CACHELINE_SIZE</span> <span class="o">*</span> <span class="p">(</span><span class="n">VIA_NR_XVMC_LOCKS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)];</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">XvMCDisplaying</span><span class="p">[</span><span class="n">VIA_NR_XVMC_PORTS</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">XvMCSubPicOn</span><span class="p">[</span><span class="n">VIA_NR_XVMC_PORTS</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">XvMCCtxNoGrabbed</span><span class="p">;</span>	<span class="cm">/* Last context to hold decoder */</span>

	<span class="cm">/* Used by the 3d driver only at this point, for pageflipping:</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pfCurrentOffset</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_sarea_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_drm_via_cmdbuf_size</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="p">{</span>
		<span class="n">VIA_CMDBUF_SPACE</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
		<span class="n">VIA_CMDBUF_LAG</span> <span class="o">=</span> <span class="mh">0x02</span>
	<span class="p">}</span> <span class="n">func</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">wait</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_cmdbuf_size_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">VIA_IRQ_ABSOLUTE</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="n">VIA_IRQ_RELATIVE</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">VIA_IRQ_SIGNAL</span> <span class="o">=</span> <span class="mh">0x10000000</span><span class="p">,</span>
	<span class="n">VIA_IRQ_FORCE_SEQUENCE</span> <span class="o">=</span> <span class="mh">0x20000000</span>
<span class="p">}</span> <span class="n">via_irq_seq_type_t</span><span class="p">;</span>

<span class="cp">#define VIA_IRQ_FLAGS_MASK 0xF0000000</span>

<span class="k">enum</span> <span class="n">drm_via_irqs</span> <span class="p">{</span>
	<span class="n">drm_via_irq_hqv0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">drm_via_irq_hqv1</span><span class="p">,</span>
	<span class="n">drm_via_irq_dma0_dd</span><span class="p">,</span>
	<span class="n">drm_via_irq_dma0_td</span><span class="p">,</span>
	<span class="n">drm_via_irq_dma1_dd</span><span class="p">,</span>
	<span class="n">drm_via_irq_dma1_td</span><span class="p">,</span>
	<span class="n">drm_via_irq_num</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">drm_via_wait_irq_request</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">via_irq_seq_type_t</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">sequence</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">signal</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="n">drm_via_irqwait</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_via_wait_irq_request</span> <span class="n">request</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_wait_vblank_reply</span> <span class="n">reply</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_irqwait_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">drm_via_blitsync</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">sync_handle</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">engine</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_blitsync_t</span><span class="p">;</span>

<span class="cm">/* - * Below,&quot;flags&quot; is currently unused but will be used for possible future</span>
<span class="cm"> * extensions like kernel space bounce buffers for bad alignments and</span>
<span class="cm"> * blit engine busy-wait polling for better latency in the absence of</span>
<span class="cm"> * interrupts.</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">drm_via_dmablit</span> <span class="p">{</span>
	<span class="n">__u32</span> <span class="n">num_lines</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">line_length</span><span class="p">;</span>

	<span class="n">__u32</span> <span class="n">fb_addr</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">fb_stride</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mem_addr</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">mem_stride</span><span class="p">;</span>

	<span class="n">__u32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">to_fb</span><span class="p">;</span>

	<span class="n">drm_via_blitsync_t</span> <span class="n">sync</span><span class="p">;</span>
<span class="p">}</span> <span class="n">drm_via_dmablit_t</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">via_file_private</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">obj_list</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif				</span><span class="cm">/* _VIA_DRM_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
