Analysis & Synthesis report for single-cycle-machine
Tue Oct 21 05:41:39 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated
 13. Source assignments for memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated
 14. Parameter Settings for User Entity Instance: instruction_memory:IM|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: memory:mem|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "memory:mem"
 18. Port Connectivity Checks: "Adder:adder1"
 19. Port Connectivity Checks: "Register_file:RF"
 20. Port Connectivity Checks: "Adder:addr2"
 21. Port Connectivity Checks: "program_counter:pc1"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 21 05:41:39 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; single-cycle-machine                        ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+--------------------+----------------------+
; Option                                                           ; Setting            ; Default Value        ;
+------------------------------------------------------------------+--------------------+----------------------+
; Device                                                           ; 10M50DCF672C7G     ;                      ;
; Top-level entity name                                            ; top_level          ; single-cycle-machine ;
; Family name                                                      ; MAX 10             ; Cyclone V            ;
; Use smart compilation                                            ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                      ; Off                ; Off                  ;
; Restructure Multiplexers                                         ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                  ;
; Preserve fewer node names                                        ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable               ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                         ; Auto               ; Auto                 ;
; Safe State Machine                                               ; Off                ; Off                  ;
; Extract Verilog State Machines                                   ; On                 ; On                   ;
; Extract VHDL State Machines                                      ; On                 ; On                   ;
; Ignore Verilog initial constructs                                ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                   ;
; Parallel Synthesis                                               ; On                 ; On                   ;
; DSP Block Balancing                                              ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                               ; On                 ; On                   ;
; Power-Up Don't Care                                              ; On                 ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                  ;
; Remove Duplicate Registers                                       ; On                 ; On                   ;
; Ignore CARRY Buffers                                             ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                ; Off                  ;
; Ignore SOFT Buffers                                              ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                  ;
; Optimization Technique                                           ; Balanced           ; Balanced             ;
; Carry Chain Length                                               ; 70                 ; 70                   ;
; Auto Carry Chains                                                ; On                 ; On                   ;
; Auto Open-Drain Pins                                             ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                  ;
; Auto ROM Replacement                                             ; On                 ; On                   ;
; Auto RAM Replacement                                             ; On                 ; On                   ;
; Auto DSP Block Replacement                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                 ; On                   ;
; Strict RAM Replacement                                           ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                  ;
; Auto RAM Block Balancing                                         ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                  ;
; Auto Resource Sharing                                            ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                  ;
; Timing-Driven Synthesis                                          ; On                 ; On                   ;
; Report Parameter Settings                                        ; On                 ; On                   ;
; Report Source Assignments                                        ; On                 ; On                   ;
; Report Connectivity Checks                                       ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                  ;
; Synchronization Register Chain Length                            ; 2                  ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                  ;
; Clock MUX Protection                                             ; On                 ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                  ;
; Block Design Naming                                              ; Auto               ; Auto                 ;
; SDC constraint protection                                        ; Off                ; Off                  ;
; Synthesis Effort                                                 ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                   ;
+------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; program_counter.v                ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/program_counter.v                         ;         ;
; instruction_memory_init_file.mif ; yes             ; User Memory Initialization File  ; C:/Users/User/Desktop/single_cycle/instruction_memory_init_file.mif          ;         ;
; instruction_memory.v             ; yes             ; User Wizard-Generated File       ; C:/Users/User/Desktop/single_cycle/instruction_memory.v                      ;         ;
; Register_file.v                  ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/Register_file.v                           ;         ;
; top_level.v                      ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/top_level.v                               ;         ;
; Control_Unit.v                   ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/Control_Unit.v                            ;         ;
; SignExtend.v                     ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/SignExtend.v                              ;         ;
; Comparator.v                     ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/Comparator.v                              ;         ;
; Mux_2_to_1.v                     ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/Mux_2_to_1.v                              ;         ;
; Mux_3_to_1.v                     ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/Mux_3_to_1.v                              ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/ALU.v                                     ;         ;
; Adder.v                          ; yes             ; User Verilog HDL File            ; C:/Users/User/Desktop/single_cycle/Adder.v                                   ;         ;
; memory_init_file.mif             ; yes             ; User Memory Initialization File  ; C:/Users/User/Desktop/single_cycle/memory_init_file.mif                      ;         ;
; memory.v                         ; yes             ; User Wizard-Generated File       ; C:/Users/User/Desktop/single_cycle/memory.v                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_21b1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf                    ;         ;
; db/altsyncram_qki1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf                    ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |top_level                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |top_level          ; top_level   ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|instruction_memory:IM ; instruction_memory.v ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top_level|memory:mem            ; memory.v             ;
+--------+--------------+---------+--------------+--------------+----------------------------------+----------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; Register_file:RF|regs[0][31]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][30]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][29]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][28]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][27]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][26]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][25]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][24]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][23]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][22]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][21]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][20]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][19]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][18]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][17]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][16]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][15]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][14]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][13]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][12]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][11]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][10]             ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][9]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][8]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][7]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][6]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][5]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][4]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][3]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][2]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][1]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[0][0]              ; Stuck at GND due to stuck port data_in ;
; Register_file:RF|regs[1][21]             ; Lost fanout                            ;
; Register_file:RF|regs[1][20]             ; Lost fanout                            ;
; Register_file:RF|regs[1][19]             ; Lost fanout                            ;
; Register_file:RF|regs[1][18]             ; Lost fanout                            ;
; Register_file:RF|regs[1][17]             ; Lost fanout                            ;
; Register_file:RF|regs[1][16]             ; Lost fanout                            ;
; Register_file:RF|regs[1][15]             ; Lost fanout                            ;
; Register_file:RF|regs[1][14]             ; Lost fanout                            ;
; Register_file:RF|regs[1][13]             ; Lost fanout                            ;
; Register_file:RF|regs[1][12]             ; Lost fanout                            ;
; Register_file:RF|regs[1][11]             ; Lost fanout                            ;
; Register_file:RF|regs[1][10]             ; Lost fanout                            ;
; Register_file:RF|regs[1][9]              ; Lost fanout                            ;
; Register_file:RF|regs[1][8]              ; Lost fanout                            ;
; Register_file:RF|regs[1][7]              ; Lost fanout                            ;
; Register_file:RF|regs[1][6]              ; Lost fanout                            ;
; Register_file:RF|regs[1][5]              ; Lost fanout                            ;
; Register_file:RF|regs[1][4]              ; Lost fanout                            ;
; Register_file:RF|regs[1][3]              ; Lost fanout                            ;
; Register_file:RF|regs[1][2]              ; Lost fanout                            ;
; Register_file:RF|regs[1][1]              ; Lost fanout                            ;
; Register_file:RF|regs[1][0]              ; Lost fanout                            ;
; Register_file:RF|regs[1][22]             ; Lost fanout                            ;
; Register_file:RF|regs[1][23]             ; Lost fanout                            ;
; Register_file:RF|regs[1][24]             ; Lost fanout                            ;
; Register_file:RF|regs[1][25]             ; Lost fanout                            ;
; Register_file:RF|regs[1][26]             ; Lost fanout                            ;
; Register_file:RF|regs[1][27]             ; Lost fanout                            ;
; Register_file:RF|regs[1][28]             ; Lost fanout                            ;
; Register_file:RF|regs[1][29]             ; Lost fanout                            ;
; Register_file:RF|regs[1][30]             ; Lost fanout                            ;
; Register_file:RF|regs[1][31]             ; Lost fanout                            ;
; Register_file:RF|regs[2][0]              ; Lost fanout                            ;
; Register_file:RF|regs[2][1]              ; Lost fanout                            ;
; Register_file:RF|regs[2][2]              ; Lost fanout                            ;
; Register_file:RF|regs[2][3]              ; Lost fanout                            ;
; Register_file:RF|regs[2][4]              ; Lost fanout                            ;
; Register_file:RF|regs[2][5]              ; Lost fanout                            ;
; Register_file:RF|regs[2][6]              ; Lost fanout                            ;
; Register_file:RF|regs[2][7]              ; Lost fanout                            ;
; Register_file:RF|regs[2][8]              ; Lost fanout                            ;
; Register_file:RF|regs[2][9]              ; Lost fanout                            ;
; Register_file:RF|regs[2][10]             ; Lost fanout                            ;
; Register_file:RF|regs[2][11]             ; Lost fanout                            ;
; Register_file:RF|regs[2][12]             ; Lost fanout                            ;
; Register_file:RF|regs[2][13]             ; Lost fanout                            ;
; Register_file:RF|regs[2][14]             ; Lost fanout                            ;
; Register_file:RF|regs[2][15]             ; Lost fanout                            ;
; Register_file:RF|regs[2][16]             ; Lost fanout                            ;
; Register_file:RF|regs[2][17]             ; Lost fanout                            ;
; Register_file:RF|regs[2][18]             ; Lost fanout                            ;
; Register_file:RF|regs[2][19]             ; Lost fanout                            ;
; Register_file:RF|regs[2][20]             ; Lost fanout                            ;
; Register_file:RF|regs[2][21]             ; Lost fanout                            ;
; Register_file:RF|regs[2][22]             ; Lost fanout                            ;
; Register_file:RF|regs[2][23]             ; Lost fanout                            ;
; Register_file:RF|regs[2][24]             ; Lost fanout                            ;
; Register_file:RF|regs[2][25]             ; Lost fanout                            ;
; Register_file:RF|regs[2][26]             ; Lost fanout                            ;
; Register_file:RF|regs[2][27]             ; Lost fanout                            ;
; Register_file:RF|regs[2][28]             ; Lost fanout                            ;
; Register_file:RF|regs[2][29]             ; Lost fanout                            ;
; Register_file:RF|regs[2][30]             ; Lost fanout                            ;
; Register_file:RF|regs[2][31]             ; Lost fanout                            ;
; Register_file:RF|regs[3][0]              ; Lost fanout                            ;
; Register_file:RF|regs[3][1]              ; Lost fanout                            ;
; Register_file:RF|regs[3][2]              ; Lost fanout                            ;
; Register_file:RF|regs[3][3]              ; Lost fanout                            ;
; Register_file:RF|regs[3][4]              ; Lost fanout                            ;
; Register_file:RF|regs[3][5]              ; Lost fanout                            ;
; Register_file:RF|regs[3][6]              ; Lost fanout                            ;
; Register_file:RF|regs[3][7]              ; Lost fanout                            ;
; Register_file:RF|regs[3][8]              ; Lost fanout                            ;
; Register_file:RF|regs[3][9]              ; Lost fanout                            ;
; Register_file:RF|regs[3][10]             ; Lost fanout                            ;
; Register_file:RF|regs[3][11]             ; Lost fanout                            ;
; Register_file:RF|regs[3][12]             ; Lost fanout                            ;
; Register_file:RF|regs[3][13]             ; Lost fanout                            ;
; Register_file:RF|regs[3][14]             ; Lost fanout                            ;
; Register_file:RF|regs[3][15]             ; Lost fanout                            ;
; Register_file:RF|regs[3][16]             ; Lost fanout                            ;
; Register_file:RF|regs[3][17]             ; Lost fanout                            ;
; Register_file:RF|regs[3][18]             ; Lost fanout                            ;
; Register_file:RF|regs[3][19]             ; Lost fanout                            ;
; Register_file:RF|regs[3][20]             ; Lost fanout                            ;
; Register_file:RF|regs[3][21]             ; Lost fanout                            ;
; Register_file:RF|regs[3][22]             ; Lost fanout                            ;
; Register_file:RF|regs[3][23]             ; Lost fanout                            ;
; Register_file:RF|regs[3][24]             ; Lost fanout                            ;
; Register_file:RF|regs[3][25]             ; Lost fanout                            ;
; Register_file:RF|regs[3][26]             ; Lost fanout                            ;
; Register_file:RF|regs[3][27]             ; Lost fanout                            ;
; Register_file:RF|regs[3][28]             ; Lost fanout                            ;
; Register_file:RF|regs[3][29]             ; Lost fanout                            ;
; Register_file:RF|regs[3][30]             ; Lost fanout                            ;
; Register_file:RF|regs[3][31]             ; Lost fanout                            ;
; Register_file:RF|regs[4][0]              ; Lost fanout                            ;
; Register_file:RF|regs[4][1]              ; Lost fanout                            ;
; Register_file:RF|regs[4][2]              ; Lost fanout                            ;
; Register_file:RF|regs[4][3]              ; Lost fanout                            ;
; Register_file:RF|regs[4][4]              ; Lost fanout                            ;
; Register_file:RF|regs[4][5]              ; Lost fanout                            ;
; Register_file:RF|regs[4][6]              ; Lost fanout                            ;
; Register_file:RF|regs[4][7]              ; Lost fanout                            ;
; Register_file:RF|regs[4][8]              ; Lost fanout                            ;
; Register_file:RF|regs[4][9]              ; Lost fanout                            ;
; Register_file:RF|regs[4][10]             ; Lost fanout                            ;
; Register_file:RF|regs[4][11]             ; Lost fanout                            ;
; Register_file:RF|regs[4][12]             ; Lost fanout                            ;
; Register_file:RF|regs[4][13]             ; Lost fanout                            ;
; Register_file:RF|regs[4][14]             ; Lost fanout                            ;
; Register_file:RF|regs[4][15]             ; Lost fanout                            ;
; Register_file:RF|regs[4][16]             ; Lost fanout                            ;
; Register_file:RF|regs[4][17]             ; Lost fanout                            ;
; Register_file:RF|regs[4][18]             ; Lost fanout                            ;
; Register_file:RF|regs[4][19]             ; Lost fanout                            ;
; Register_file:RF|regs[4][20]             ; Lost fanout                            ;
; Register_file:RF|regs[4][21]             ; Lost fanout                            ;
; Register_file:RF|regs[4][22]             ; Lost fanout                            ;
; Register_file:RF|regs[4][23]             ; Lost fanout                            ;
; Register_file:RF|regs[4][24]             ; Lost fanout                            ;
; Register_file:RF|regs[4][25]             ; Lost fanout                            ;
; Register_file:RF|regs[4][26]             ; Lost fanout                            ;
; Register_file:RF|regs[4][27]             ; Lost fanout                            ;
; Register_file:RF|regs[4][28]             ; Lost fanout                            ;
; Register_file:RF|regs[4][29]             ; Lost fanout                            ;
; Register_file:RF|regs[4][30]             ; Lost fanout                            ;
; Register_file:RF|regs[4][31]             ; Lost fanout                            ;
; Register_file:RF|regs[5][0]              ; Lost fanout                            ;
; Register_file:RF|regs[5][1]              ; Lost fanout                            ;
; Register_file:RF|regs[5][2]              ; Lost fanout                            ;
; Register_file:RF|regs[5][3]              ; Lost fanout                            ;
; Register_file:RF|regs[5][4]              ; Lost fanout                            ;
; Register_file:RF|regs[5][5]              ; Lost fanout                            ;
; Register_file:RF|regs[5][6]              ; Lost fanout                            ;
; Register_file:RF|regs[5][7]              ; Lost fanout                            ;
; Register_file:RF|regs[5][8]              ; Lost fanout                            ;
; Register_file:RF|regs[5][9]              ; Lost fanout                            ;
; Register_file:RF|regs[5][10]             ; Lost fanout                            ;
; Register_file:RF|regs[5][11]             ; Lost fanout                            ;
; Register_file:RF|regs[5][12]             ; Lost fanout                            ;
; Register_file:RF|regs[5][13]             ; Lost fanout                            ;
; Register_file:RF|regs[5][14]             ; Lost fanout                            ;
; Register_file:RF|regs[5][15]             ; Lost fanout                            ;
; Register_file:RF|regs[5][16]             ; Lost fanout                            ;
; Register_file:RF|regs[5][17]             ; Lost fanout                            ;
; Register_file:RF|regs[5][18]             ; Lost fanout                            ;
; Register_file:RF|regs[5][19]             ; Lost fanout                            ;
; Register_file:RF|regs[5][20]             ; Lost fanout                            ;
; Register_file:RF|regs[5][21]             ; Lost fanout                            ;
; Register_file:RF|regs[5][22]             ; Lost fanout                            ;
; Register_file:RF|regs[5][23]             ; Lost fanout                            ;
; Register_file:RF|regs[5][24]             ; Lost fanout                            ;
; Register_file:RF|regs[5][25]             ; Lost fanout                            ;
; Register_file:RF|regs[5][26]             ; Lost fanout                            ;
; Register_file:RF|regs[5][27]             ; Lost fanout                            ;
; Register_file:RF|regs[5][28]             ; Lost fanout                            ;
; Register_file:RF|regs[5][29]             ; Lost fanout                            ;
; Register_file:RF|regs[5][30]             ; Lost fanout                            ;
; Register_file:RF|regs[5][31]             ; Lost fanout                            ;
; Register_file:RF|regs[6][0]              ; Lost fanout                            ;
; Register_file:RF|regs[6][1]              ; Lost fanout                            ;
; Register_file:RF|regs[6][2]              ; Lost fanout                            ;
; Register_file:RF|regs[6][3]              ; Lost fanout                            ;
; Register_file:RF|regs[6][4]              ; Lost fanout                            ;
; Register_file:RF|regs[6][5]              ; Lost fanout                            ;
; Register_file:RF|regs[6][6]              ; Lost fanout                            ;
; Register_file:RF|regs[6][7]              ; Lost fanout                            ;
; Register_file:RF|regs[6][8]              ; Lost fanout                            ;
; Register_file:RF|regs[6][9]              ; Lost fanout                            ;
; Register_file:RF|regs[6][10]             ; Lost fanout                            ;
; Register_file:RF|regs[6][11]             ; Lost fanout                            ;
; Register_file:RF|regs[6][12]             ; Lost fanout                            ;
; Register_file:RF|regs[6][13]             ; Lost fanout                            ;
; Register_file:RF|regs[6][14]             ; Lost fanout                            ;
; Register_file:RF|regs[6][15]             ; Lost fanout                            ;
; Register_file:RF|regs[6][16]             ; Lost fanout                            ;
; Register_file:RF|regs[6][17]             ; Lost fanout                            ;
; Register_file:RF|regs[6][18]             ; Lost fanout                            ;
; Register_file:RF|regs[6][19]             ; Lost fanout                            ;
; Register_file:RF|regs[6][20]             ; Lost fanout                            ;
; Register_file:RF|regs[6][21]             ; Lost fanout                            ;
; Register_file:RF|regs[6][22]             ; Lost fanout                            ;
; Register_file:RF|regs[6][23]             ; Lost fanout                            ;
; Register_file:RF|regs[6][24]             ; Lost fanout                            ;
; Register_file:RF|regs[6][25]             ; Lost fanout                            ;
; Register_file:RF|regs[6][26]             ; Lost fanout                            ;
; Register_file:RF|regs[6][27]             ; Lost fanout                            ;
; Register_file:RF|regs[6][28]             ; Lost fanout                            ;
; Register_file:RF|regs[6][29]             ; Lost fanout                            ;
; Register_file:RF|regs[6][30]             ; Lost fanout                            ;
; Register_file:RF|regs[6][31]             ; Lost fanout                            ;
; Register_file:RF|regs[7][0]              ; Lost fanout                            ;
; Register_file:RF|regs[7][1]              ; Lost fanout                            ;
; Register_file:RF|regs[7][2]              ; Lost fanout                            ;
; Register_file:RF|regs[7][3]              ; Lost fanout                            ;
; Register_file:RF|regs[7][4]              ; Lost fanout                            ;
; Register_file:RF|regs[7][5]              ; Lost fanout                            ;
; Register_file:RF|regs[7][6]              ; Lost fanout                            ;
; Register_file:RF|regs[7][7]              ; Lost fanout                            ;
; Register_file:RF|regs[7][8]              ; Lost fanout                            ;
; Register_file:RF|regs[7][9]              ; Lost fanout                            ;
; Register_file:RF|regs[7][10]             ; Lost fanout                            ;
; Register_file:RF|regs[7][11]             ; Lost fanout                            ;
; Register_file:RF|regs[7][12]             ; Lost fanout                            ;
; Register_file:RF|regs[7][13]             ; Lost fanout                            ;
; Register_file:RF|regs[7][14]             ; Lost fanout                            ;
; Register_file:RF|regs[7][15]             ; Lost fanout                            ;
; Register_file:RF|regs[7][16]             ; Lost fanout                            ;
; Register_file:RF|regs[7][17]             ; Lost fanout                            ;
; Register_file:RF|regs[7][18]             ; Lost fanout                            ;
; Register_file:RF|regs[7][19]             ; Lost fanout                            ;
; Register_file:RF|regs[7][20]             ; Lost fanout                            ;
; Register_file:RF|regs[7][21]             ; Lost fanout                            ;
; Register_file:RF|regs[7][22]             ; Lost fanout                            ;
; Register_file:RF|regs[7][23]             ; Lost fanout                            ;
; Register_file:RF|regs[7][24]             ; Lost fanout                            ;
; Register_file:RF|regs[7][25]             ; Lost fanout                            ;
; Register_file:RF|regs[7][26]             ; Lost fanout                            ;
; Register_file:RF|regs[7][27]             ; Lost fanout                            ;
; Register_file:RF|regs[7][28]             ; Lost fanout                            ;
; Register_file:RF|regs[7][29]             ; Lost fanout                            ;
; Register_file:RF|regs[7][30]             ; Lost fanout                            ;
; Register_file:RF|regs[7][31]             ; Lost fanout                            ;
; Register_file:RF|regs[8][0]              ; Lost fanout                            ;
; Register_file:RF|regs[8][1]              ; Lost fanout                            ;
; Register_file:RF|regs[8][2]              ; Lost fanout                            ;
; Register_file:RF|regs[8][3]              ; Lost fanout                            ;
; Register_file:RF|regs[8][4]              ; Lost fanout                            ;
; Register_file:RF|regs[8][5]              ; Lost fanout                            ;
; Register_file:RF|regs[8][6]              ; Lost fanout                            ;
; Register_file:RF|regs[8][7]              ; Lost fanout                            ;
; Register_file:RF|regs[8][8]              ; Lost fanout                            ;
; Register_file:RF|regs[8][9]              ; Lost fanout                            ;
; Register_file:RF|regs[8][10]             ; Lost fanout                            ;
; Register_file:RF|regs[8][11]             ; Lost fanout                            ;
; Register_file:RF|regs[8][12]             ; Lost fanout                            ;
; Register_file:RF|regs[8][13]             ; Lost fanout                            ;
; Register_file:RF|regs[8][14]             ; Lost fanout                            ;
; Register_file:RF|regs[8][15]             ; Lost fanout                            ;
; Register_file:RF|regs[8][16]             ; Lost fanout                            ;
; Register_file:RF|regs[8][17]             ; Lost fanout                            ;
; Register_file:RF|regs[8][18]             ; Lost fanout                            ;
; Register_file:RF|regs[8][19]             ; Lost fanout                            ;
; Register_file:RF|regs[8][20]             ; Lost fanout                            ;
; Register_file:RF|regs[8][21]             ; Lost fanout                            ;
; Register_file:RF|regs[8][22]             ; Lost fanout                            ;
; Register_file:RF|regs[8][23]             ; Lost fanout                            ;
; Register_file:RF|regs[8][24]             ; Lost fanout                            ;
; Register_file:RF|regs[8][25]             ; Lost fanout                            ;
; Register_file:RF|regs[8][26]             ; Lost fanout                            ;
; Register_file:RF|regs[8][27]             ; Lost fanout                            ;
; Register_file:RF|regs[8][28]             ; Lost fanout                            ;
; Register_file:RF|regs[8][29]             ; Lost fanout                            ;
; Register_file:RF|regs[8][30]             ; Lost fanout                            ;
; Register_file:RF|regs[8][31]             ; Lost fanout                            ;
; Register_file:RF|regs[9][0]              ; Lost fanout                            ;
; Register_file:RF|regs[9][1]              ; Lost fanout                            ;
; Register_file:RF|regs[9][2]              ; Lost fanout                            ;
; Register_file:RF|regs[9][3]              ; Lost fanout                            ;
; Register_file:RF|regs[9][4]              ; Lost fanout                            ;
; Register_file:RF|regs[9][5]              ; Lost fanout                            ;
; Register_file:RF|regs[9][6]              ; Lost fanout                            ;
; Register_file:RF|regs[9][7]              ; Lost fanout                            ;
; Register_file:RF|regs[9][8]              ; Lost fanout                            ;
; Register_file:RF|regs[9][9]              ; Lost fanout                            ;
; Register_file:RF|regs[9][10]             ; Lost fanout                            ;
; Register_file:RF|regs[9][11]             ; Lost fanout                            ;
; Register_file:RF|regs[9][12]             ; Lost fanout                            ;
; Register_file:RF|regs[9][13]             ; Lost fanout                            ;
; Register_file:RF|regs[9][14]             ; Lost fanout                            ;
; Register_file:RF|regs[9][15]             ; Lost fanout                            ;
; Register_file:RF|regs[9][16]             ; Lost fanout                            ;
; Register_file:RF|regs[9][17]             ; Lost fanout                            ;
; Register_file:RF|regs[9][18]             ; Lost fanout                            ;
; Register_file:RF|regs[9][19]             ; Lost fanout                            ;
; Register_file:RF|regs[9][20]             ; Lost fanout                            ;
; Register_file:RF|regs[9][21]             ; Lost fanout                            ;
; Register_file:RF|regs[9][22]             ; Lost fanout                            ;
; Register_file:RF|regs[9][23]             ; Lost fanout                            ;
; Register_file:RF|regs[9][24]             ; Lost fanout                            ;
; Register_file:RF|regs[9][25]             ; Lost fanout                            ;
; Register_file:RF|regs[9][26]             ; Lost fanout                            ;
; Register_file:RF|regs[9][27]             ; Lost fanout                            ;
; Register_file:RF|regs[9][28]             ; Lost fanout                            ;
; Register_file:RF|regs[9][29]             ; Lost fanout                            ;
; Register_file:RF|regs[9][30]             ; Lost fanout                            ;
; Register_file:RF|regs[9][31]             ; Lost fanout                            ;
; Register_file:RF|regs[10][0]             ; Lost fanout                            ;
; Register_file:RF|regs[10][1]             ; Lost fanout                            ;
; Register_file:RF|regs[10][2]             ; Lost fanout                            ;
; Register_file:RF|regs[10][3]             ; Lost fanout                            ;
; Register_file:RF|regs[10][4]             ; Lost fanout                            ;
; Register_file:RF|regs[10][5]             ; Lost fanout                            ;
; Register_file:RF|regs[10][6]             ; Lost fanout                            ;
; Register_file:RF|regs[10][7]             ; Lost fanout                            ;
; Register_file:RF|regs[10][8]             ; Lost fanout                            ;
; Register_file:RF|regs[10][9]             ; Lost fanout                            ;
; Register_file:RF|regs[10][10]            ; Lost fanout                            ;
; Register_file:RF|regs[10][11]            ; Lost fanout                            ;
; Register_file:RF|regs[10][12]            ; Lost fanout                            ;
; Register_file:RF|regs[10][13]            ; Lost fanout                            ;
; Register_file:RF|regs[10][14]            ; Lost fanout                            ;
; Register_file:RF|regs[10][15]            ; Lost fanout                            ;
; Register_file:RF|regs[10][16]            ; Lost fanout                            ;
; Register_file:RF|regs[10][17]            ; Lost fanout                            ;
; Register_file:RF|regs[10][18]            ; Lost fanout                            ;
; Register_file:RF|regs[10][19]            ; Lost fanout                            ;
; Register_file:RF|regs[10][20]            ; Lost fanout                            ;
; Register_file:RF|regs[10][21]            ; Lost fanout                            ;
; Register_file:RF|regs[10][22]            ; Lost fanout                            ;
; Register_file:RF|regs[10][23]            ; Lost fanout                            ;
; Register_file:RF|regs[10][24]            ; Lost fanout                            ;
; Register_file:RF|regs[10][25]            ; Lost fanout                            ;
; Register_file:RF|regs[10][26]            ; Lost fanout                            ;
; Register_file:RF|regs[10][27]            ; Lost fanout                            ;
; Register_file:RF|regs[10][28]            ; Lost fanout                            ;
; Register_file:RF|regs[10][29]            ; Lost fanout                            ;
; Register_file:RF|regs[10][30]            ; Lost fanout                            ;
; Register_file:RF|regs[10][31]            ; Lost fanout                            ;
; Register_file:RF|regs[11][0]             ; Lost fanout                            ;
; Register_file:RF|regs[11][1]             ; Lost fanout                            ;
; Register_file:RF|regs[11][2]             ; Lost fanout                            ;
; Register_file:RF|regs[11][3]             ; Lost fanout                            ;
; Register_file:RF|regs[11][4]             ; Lost fanout                            ;
; Register_file:RF|regs[11][5]             ; Lost fanout                            ;
; Register_file:RF|regs[11][6]             ; Lost fanout                            ;
; Register_file:RF|regs[11][7]             ; Lost fanout                            ;
; Register_file:RF|regs[11][8]             ; Lost fanout                            ;
; Register_file:RF|regs[11][9]             ; Lost fanout                            ;
; Register_file:RF|regs[11][10]            ; Lost fanout                            ;
; Register_file:RF|regs[11][11]            ; Lost fanout                            ;
; Register_file:RF|regs[11][12]            ; Lost fanout                            ;
; Register_file:RF|regs[11][13]            ; Lost fanout                            ;
; Register_file:RF|regs[11][14]            ; Lost fanout                            ;
; Register_file:RF|regs[11][15]            ; Lost fanout                            ;
; Register_file:RF|regs[11][16]            ; Lost fanout                            ;
; Register_file:RF|regs[11][17]            ; Lost fanout                            ;
; Register_file:RF|regs[11][18]            ; Lost fanout                            ;
; Register_file:RF|regs[11][19]            ; Lost fanout                            ;
; Register_file:RF|regs[11][20]            ; Lost fanout                            ;
; Register_file:RF|regs[11][21]            ; Lost fanout                            ;
; Register_file:RF|regs[11][22]            ; Lost fanout                            ;
; Register_file:RF|regs[11][23]            ; Lost fanout                            ;
; Register_file:RF|regs[11][24]            ; Lost fanout                            ;
; Register_file:RF|regs[11][25]            ; Lost fanout                            ;
; Register_file:RF|regs[11][26]            ; Lost fanout                            ;
; Register_file:RF|regs[11][27]            ; Lost fanout                            ;
; Register_file:RF|regs[11][28]            ; Lost fanout                            ;
; Register_file:RF|regs[11][29]            ; Lost fanout                            ;
; Register_file:RF|regs[11][30]            ; Lost fanout                            ;
; Register_file:RF|regs[11][31]            ; Lost fanout                            ;
; Register_file:RF|regs[12][0]             ; Lost fanout                            ;
; Register_file:RF|regs[12][1]             ; Lost fanout                            ;
; Register_file:RF|regs[12][2]             ; Lost fanout                            ;
; Register_file:RF|regs[12][3]             ; Lost fanout                            ;
; Register_file:RF|regs[12][4]             ; Lost fanout                            ;
; Register_file:RF|regs[12][5]             ; Lost fanout                            ;
; Register_file:RF|regs[12][6]             ; Lost fanout                            ;
; Register_file:RF|regs[12][7]             ; Lost fanout                            ;
; Register_file:RF|regs[12][8]             ; Lost fanout                            ;
; Register_file:RF|regs[12][9]             ; Lost fanout                            ;
; Register_file:RF|regs[12][10]            ; Lost fanout                            ;
; Register_file:RF|regs[12][11]            ; Lost fanout                            ;
; Register_file:RF|regs[12][12]            ; Lost fanout                            ;
; Register_file:RF|regs[12][13]            ; Lost fanout                            ;
; Register_file:RF|regs[12][14]            ; Lost fanout                            ;
; Register_file:RF|regs[12][15]            ; Lost fanout                            ;
; Register_file:RF|regs[12][16]            ; Lost fanout                            ;
; Register_file:RF|regs[12][17]            ; Lost fanout                            ;
; Register_file:RF|regs[12][18]            ; Lost fanout                            ;
; Register_file:RF|regs[12][19]            ; Lost fanout                            ;
; Register_file:RF|regs[12][20]            ; Lost fanout                            ;
; Register_file:RF|regs[12][21]            ; Lost fanout                            ;
; Register_file:RF|regs[12][22]            ; Lost fanout                            ;
; Register_file:RF|regs[12][23]            ; Lost fanout                            ;
; Register_file:RF|regs[12][24]            ; Lost fanout                            ;
; Register_file:RF|regs[12][25]            ; Lost fanout                            ;
; Register_file:RF|regs[12][26]            ; Lost fanout                            ;
; Register_file:RF|regs[12][27]            ; Lost fanout                            ;
; Register_file:RF|regs[12][28]            ; Lost fanout                            ;
; Register_file:RF|regs[12][29]            ; Lost fanout                            ;
; Register_file:RF|regs[12][30]            ; Lost fanout                            ;
; Register_file:RF|regs[12][31]            ; Lost fanout                            ;
; Register_file:RF|regs[13][0]             ; Lost fanout                            ;
; Register_file:RF|regs[13][1]             ; Lost fanout                            ;
; Register_file:RF|regs[13][2]             ; Lost fanout                            ;
; Register_file:RF|regs[13][3]             ; Lost fanout                            ;
; Register_file:RF|regs[13][4]             ; Lost fanout                            ;
; Register_file:RF|regs[13][5]             ; Lost fanout                            ;
; Register_file:RF|regs[13][6]             ; Lost fanout                            ;
; Register_file:RF|regs[13][7]             ; Lost fanout                            ;
; Register_file:RF|regs[13][8]             ; Lost fanout                            ;
; Register_file:RF|regs[13][9]             ; Lost fanout                            ;
; Register_file:RF|regs[13][10]            ; Lost fanout                            ;
; Register_file:RF|regs[13][11]            ; Lost fanout                            ;
; Register_file:RF|regs[13][12]            ; Lost fanout                            ;
; Register_file:RF|regs[13][13]            ; Lost fanout                            ;
; Register_file:RF|regs[13][14]            ; Lost fanout                            ;
; Register_file:RF|regs[13][15]            ; Lost fanout                            ;
; Register_file:RF|regs[13][16]            ; Lost fanout                            ;
; Register_file:RF|regs[13][17]            ; Lost fanout                            ;
; Register_file:RF|regs[13][18]            ; Lost fanout                            ;
; Register_file:RF|regs[13][19]            ; Lost fanout                            ;
; Register_file:RF|regs[13][20]            ; Lost fanout                            ;
; Register_file:RF|regs[13][21]            ; Lost fanout                            ;
; Register_file:RF|regs[13][22]            ; Lost fanout                            ;
; Register_file:RF|regs[13][23]            ; Lost fanout                            ;
; Register_file:RF|regs[13][24]            ; Lost fanout                            ;
; Register_file:RF|regs[13][25]            ; Lost fanout                            ;
; Register_file:RF|regs[13][26]            ; Lost fanout                            ;
; Register_file:RF|regs[13][27]            ; Lost fanout                            ;
; Register_file:RF|regs[13][28]            ; Lost fanout                            ;
; Register_file:RF|regs[13][29]            ; Lost fanout                            ;
; Register_file:RF|regs[13][30]            ; Lost fanout                            ;
; Register_file:RF|regs[13][31]            ; Lost fanout                            ;
; Register_file:RF|regs[14][0]             ; Lost fanout                            ;
; Register_file:RF|regs[14][1]             ; Lost fanout                            ;
; Register_file:RF|regs[14][2]             ; Lost fanout                            ;
; Register_file:RF|regs[14][3]             ; Lost fanout                            ;
; Register_file:RF|regs[14][4]             ; Lost fanout                            ;
; Register_file:RF|regs[14][5]             ; Lost fanout                            ;
; Register_file:RF|regs[14][6]             ; Lost fanout                            ;
; Register_file:RF|regs[14][7]             ; Lost fanout                            ;
; Register_file:RF|regs[14][8]             ; Lost fanout                            ;
; Register_file:RF|regs[14][9]             ; Lost fanout                            ;
; Register_file:RF|regs[14][10]            ; Lost fanout                            ;
; Register_file:RF|regs[14][11]            ; Lost fanout                            ;
; Register_file:RF|regs[14][12]            ; Lost fanout                            ;
; Register_file:RF|regs[14][13]            ; Lost fanout                            ;
; Register_file:RF|regs[14][14]            ; Lost fanout                            ;
; Register_file:RF|regs[14][15]            ; Lost fanout                            ;
; Register_file:RF|regs[14][16]            ; Lost fanout                            ;
; Register_file:RF|regs[14][17]            ; Lost fanout                            ;
; Register_file:RF|regs[14][18]            ; Lost fanout                            ;
; Register_file:RF|regs[14][19]            ; Lost fanout                            ;
; Register_file:RF|regs[14][20]            ; Lost fanout                            ;
; Register_file:RF|regs[14][21]            ; Lost fanout                            ;
; Register_file:RF|regs[14][22]            ; Lost fanout                            ;
; Register_file:RF|regs[14][23]            ; Lost fanout                            ;
; Register_file:RF|regs[14][24]            ; Lost fanout                            ;
; Register_file:RF|regs[14][25]            ; Lost fanout                            ;
; Register_file:RF|regs[14][26]            ; Lost fanout                            ;
; Register_file:RF|regs[14][27]            ; Lost fanout                            ;
; Register_file:RF|regs[14][28]            ; Lost fanout                            ;
; Register_file:RF|regs[14][29]            ; Lost fanout                            ;
; Register_file:RF|regs[14][30]            ; Lost fanout                            ;
; Register_file:RF|regs[14][31]            ; Lost fanout                            ;
; Register_file:RF|regs[15][0]             ; Lost fanout                            ;
; Register_file:RF|regs[15][1]             ; Lost fanout                            ;
; Register_file:RF|regs[15][2]             ; Lost fanout                            ;
; Register_file:RF|regs[15][3]             ; Lost fanout                            ;
; Register_file:RF|regs[15][4]             ; Lost fanout                            ;
; Register_file:RF|regs[15][5]             ; Lost fanout                            ;
; Register_file:RF|regs[15][6]             ; Lost fanout                            ;
; Register_file:RF|regs[15][7]             ; Lost fanout                            ;
; Register_file:RF|regs[15][8]             ; Lost fanout                            ;
; Register_file:RF|regs[15][9]             ; Lost fanout                            ;
; Register_file:RF|regs[15][10]            ; Lost fanout                            ;
; Register_file:RF|regs[15][11]            ; Lost fanout                            ;
; Register_file:RF|regs[15][12]            ; Lost fanout                            ;
; Register_file:RF|regs[15][13]            ; Lost fanout                            ;
; Register_file:RF|regs[15][14]            ; Lost fanout                            ;
; Register_file:RF|regs[15][15]            ; Lost fanout                            ;
; Register_file:RF|regs[15][16]            ; Lost fanout                            ;
; Register_file:RF|regs[15][17]            ; Lost fanout                            ;
; Register_file:RF|regs[15][18]            ; Lost fanout                            ;
; Register_file:RF|regs[15][19]            ; Lost fanout                            ;
; Register_file:RF|regs[15][20]            ; Lost fanout                            ;
; Register_file:RF|regs[15][21]            ; Lost fanout                            ;
; Register_file:RF|regs[15][22]            ; Lost fanout                            ;
; Register_file:RF|regs[15][23]            ; Lost fanout                            ;
; Register_file:RF|regs[15][24]            ; Lost fanout                            ;
; Register_file:RF|regs[15][25]            ; Lost fanout                            ;
; Register_file:RF|regs[15][26]            ; Lost fanout                            ;
; Register_file:RF|regs[15][27]            ; Lost fanout                            ;
; Register_file:RF|regs[15][28]            ; Lost fanout                            ;
; Register_file:RF|regs[15][29]            ; Lost fanout                            ;
; Register_file:RF|regs[15][30]            ; Lost fanout                            ;
; Register_file:RF|regs[15][31]            ; Lost fanout                            ;
; Register_file:RF|regs[16][0]             ; Lost fanout                            ;
; Register_file:RF|regs[16][1]             ; Lost fanout                            ;
; Register_file:RF|regs[16][2]             ; Lost fanout                            ;
; Register_file:RF|regs[16][3]             ; Lost fanout                            ;
; Register_file:RF|regs[16][4]             ; Lost fanout                            ;
; Register_file:RF|regs[16][5]             ; Lost fanout                            ;
; Register_file:RF|regs[16][6]             ; Lost fanout                            ;
; Register_file:RF|regs[16][7]             ; Lost fanout                            ;
; Register_file:RF|regs[16][8]             ; Lost fanout                            ;
; Register_file:RF|regs[16][9]             ; Lost fanout                            ;
; Register_file:RF|regs[16][10]            ; Lost fanout                            ;
; Register_file:RF|regs[16][11]            ; Lost fanout                            ;
; Register_file:RF|regs[16][12]            ; Lost fanout                            ;
; Register_file:RF|regs[16][13]            ; Lost fanout                            ;
; Register_file:RF|regs[16][14]            ; Lost fanout                            ;
; Register_file:RF|regs[16][15]            ; Lost fanout                            ;
; Register_file:RF|regs[16][16]            ; Lost fanout                            ;
; Register_file:RF|regs[16][17]            ; Lost fanout                            ;
; Register_file:RF|regs[16][18]            ; Lost fanout                            ;
; Register_file:RF|regs[16][19]            ; Lost fanout                            ;
; Register_file:RF|regs[16][20]            ; Lost fanout                            ;
; Register_file:RF|regs[16][21]            ; Lost fanout                            ;
; Register_file:RF|regs[16][22]            ; Lost fanout                            ;
; Register_file:RF|regs[16][23]            ; Lost fanout                            ;
; Register_file:RF|regs[16][24]            ; Lost fanout                            ;
; Register_file:RF|regs[16][25]            ; Lost fanout                            ;
; Register_file:RF|regs[16][26]            ; Lost fanout                            ;
; Register_file:RF|regs[16][27]            ; Lost fanout                            ;
; Register_file:RF|regs[16][28]            ; Lost fanout                            ;
; Register_file:RF|regs[16][29]            ; Lost fanout                            ;
; Register_file:RF|regs[16][30]            ; Lost fanout                            ;
; Register_file:RF|regs[16][31]            ; Lost fanout                            ;
; Register_file:RF|regs[17][0]             ; Lost fanout                            ;
; Register_file:RF|regs[17][1]             ; Lost fanout                            ;
; Register_file:RF|regs[17][2]             ; Lost fanout                            ;
; Register_file:RF|regs[17][3]             ; Lost fanout                            ;
; Register_file:RF|regs[17][4]             ; Lost fanout                            ;
; Register_file:RF|regs[17][5]             ; Lost fanout                            ;
; Register_file:RF|regs[17][6]             ; Lost fanout                            ;
; Register_file:RF|regs[17][7]             ; Lost fanout                            ;
; Register_file:RF|regs[17][8]             ; Lost fanout                            ;
; Register_file:RF|regs[17][9]             ; Lost fanout                            ;
; Register_file:RF|regs[17][10]            ; Lost fanout                            ;
; Register_file:RF|regs[17][11]            ; Lost fanout                            ;
; Register_file:RF|regs[17][12]            ; Lost fanout                            ;
; Register_file:RF|regs[17][13]            ; Lost fanout                            ;
; Register_file:RF|regs[17][14]            ; Lost fanout                            ;
; Register_file:RF|regs[17][15]            ; Lost fanout                            ;
; Register_file:RF|regs[17][16]            ; Lost fanout                            ;
; Register_file:RF|regs[17][17]            ; Lost fanout                            ;
; Register_file:RF|regs[17][18]            ; Lost fanout                            ;
; Register_file:RF|regs[17][19]            ; Lost fanout                            ;
; Register_file:RF|regs[17][20]            ; Lost fanout                            ;
; Register_file:RF|regs[17][21]            ; Lost fanout                            ;
; Register_file:RF|regs[17][22]            ; Lost fanout                            ;
; Register_file:RF|regs[17][23]            ; Lost fanout                            ;
; Register_file:RF|regs[17][24]            ; Lost fanout                            ;
; Register_file:RF|regs[17][25]            ; Lost fanout                            ;
; Register_file:RF|regs[17][26]            ; Lost fanout                            ;
; Register_file:RF|regs[17][27]            ; Lost fanout                            ;
; Register_file:RF|regs[17][28]            ; Lost fanout                            ;
; Register_file:RF|regs[17][29]            ; Lost fanout                            ;
; Register_file:RF|regs[17][30]            ; Lost fanout                            ;
; Register_file:RF|regs[17][31]            ; Lost fanout                            ;
; Register_file:RF|regs[18][0]             ; Lost fanout                            ;
; Register_file:RF|regs[18][1]             ; Lost fanout                            ;
; Register_file:RF|regs[18][2]             ; Lost fanout                            ;
; Register_file:RF|regs[18][3]             ; Lost fanout                            ;
; Register_file:RF|regs[18][4]             ; Lost fanout                            ;
; Register_file:RF|regs[18][5]             ; Lost fanout                            ;
; Register_file:RF|regs[18][6]             ; Lost fanout                            ;
; Register_file:RF|regs[18][7]             ; Lost fanout                            ;
; Register_file:RF|regs[18][8]             ; Lost fanout                            ;
; Register_file:RF|regs[18][9]             ; Lost fanout                            ;
; Register_file:RF|regs[18][10]            ; Lost fanout                            ;
; Register_file:RF|regs[18][11]            ; Lost fanout                            ;
; Register_file:RF|regs[18][12]            ; Lost fanout                            ;
; Register_file:RF|regs[18][13]            ; Lost fanout                            ;
; Register_file:RF|regs[18][14]            ; Lost fanout                            ;
; Register_file:RF|regs[18][15]            ; Lost fanout                            ;
; Register_file:RF|regs[18][16]            ; Lost fanout                            ;
; Register_file:RF|regs[18][17]            ; Lost fanout                            ;
; Register_file:RF|regs[18][18]            ; Lost fanout                            ;
; Register_file:RF|regs[18][19]            ; Lost fanout                            ;
; Register_file:RF|regs[18][20]            ; Lost fanout                            ;
; Register_file:RF|regs[18][21]            ; Lost fanout                            ;
; Register_file:RF|regs[18][22]            ; Lost fanout                            ;
; Register_file:RF|regs[18][23]            ; Lost fanout                            ;
; Register_file:RF|regs[18][24]            ; Lost fanout                            ;
; Register_file:RF|regs[18][25]            ; Lost fanout                            ;
; Register_file:RF|regs[18][26]            ; Lost fanout                            ;
; Register_file:RF|regs[18][27]            ; Lost fanout                            ;
; Register_file:RF|regs[18][28]            ; Lost fanout                            ;
; Register_file:RF|regs[18][29]            ; Lost fanout                            ;
; Register_file:RF|regs[18][30]            ; Lost fanout                            ;
; Register_file:RF|regs[18][31]            ; Lost fanout                            ;
; Register_file:RF|regs[19][0]             ; Lost fanout                            ;
; Register_file:RF|regs[19][1]             ; Lost fanout                            ;
; Register_file:RF|regs[19][2]             ; Lost fanout                            ;
; Register_file:RF|regs[19][3]             ; Lost fanout                            ;
; Register_file:RF|regs[19][4]             ; Lost fanout                            ;
; Register_file:RF|regs[19][5]             ; Lost fanout                            ;
; Register_file:RF|regs[19][6]             ; Lost fanout                            ;
; Register_file:RF|regs[19][7]             ; Lost fanout                            ;
; Register_file:RF|regs[19][8]             ; Lost fanout                            ;
; Register_file:RF|regs[19][9]             ; Lost fanout                            ;
; Register_file:RF|regs[19][10]            ; Lost fanout                            ;
; Register_file:RF|regs[19][11]            ; Lost fanout                            ;
; Register_file:RF|regs[19][12]            ; Lost fanout                            ;
; Register_file:RF|regs[19][13]            ; Lost fanout                            ;
; Register_file:RF|regs[19][14]            ; Lost fanout                            ;
; Register_file:RF|regs[19][15]            ; Lost fanout                            ;
; Register_file:RF|regs[19][16]            ; Lost fanout                            ;
; Register_file:RF|regs[19][17]            ; Lost fanout                            ;
; Register_file:RF|regs[19][18]            ; Lost fanout                            ;
; Register_file:RF|regs[19][19]            ; Lost fanout                            ;
; Register_file:RF|regs[19][20]            ; Lost fanout                            ;
; Register_file:RF|regs[19][21]            ; Lost fanout                            ;
; Register_file:RF|regs[19][22]            ; Lost fanout                            ;
; Register_file:RF|regs[19][23]            ; Lost fanout                            ;
; Register_file:RF|regs[19][24]            ; Lost fanout                            ;
; Register_file:RF|regs[19][25]            ; Lost fanout                            ;
; Register_file:RF|regs[19][26]            ; Lost fanout                            ;
; Register_file:RF|regs[19][27]            ; Lost fanout                            ;
; Register_file:RF|regs[19][28]            ; Lost fanout                            ;
; Register_file:RF|regs[19][29]            ; Lost fanout                            ;
; Register_file:RF|regs[19][30]            ; Lost fanout                            ;
; Register_file:RF|regs[19][31]            ; Lost fanout                            ;
; Register_file:RF|regs[20][0]             ; Lost fanout                            ;
; Register_file:RF|regs[20][1]             ; Lost fanout                            ;
; Register_file:RF|regs[20][2]             ; Lost fanout                            ;
; Register_file:RF|regs[20][3]             ; Lost fanout                            ;
; Register_file:RF|regs[20][4]             ; Lost fanout                            ;
; Register_file:RF|regs[20][5]             ; Lost fanout                            ;
; Register_file:RF|regs[20][6]             ; Lost fanout                            ;
; Register_file:RF|regs[20][7]             ; Lost fanout                            ;
; Register_file:RF|regs[20][8]             ; Lost fanout                            ;
; Register_file:RF|regs[20][9]             ; Lost fanout                            ;
; Register_file:RF|regs[20][10]            ; Lost fanout                            ;
; Register_file:RF|regs[20][11]            ; Lost fanout                            ;
; Register_file:RF|regs[20][12]            ; Lost fanout                            ;
; Register_file:RF|regs[20][13]            ; Lost fanout                            ;
; Register_file:RF|regs[20][14]            ; Lost fanout                            ;
; Register_file:RF|regs[20][15]            ; Lost fanout                            ;
; Register_file:RF|regs[20][16]            ; Lost fanout                            ;
; Register_file:RF|regs[20][17]            ; Lost fanout                            ;
; Register_file:RF|regs[20][18]            ; Lost fanout                            ;
; Register_file:RF|regs[20][19]            ; Lost fanout                            ;
; Register_file:RF|regs[20][20]            ; Lost fanout                            ;
; Register_file:RF|regs[20][21]            ; Lost fanout                            ;
; Register_file:RF|regs[20][22]            ; Lost fanout                            ;
; Register_file:RF|regs[20][23]            ; Lost fanout                            ;
; Register_file:RF|regs[20][24]            ; Lost fanout                            ;
; Register_file:RF|regs[20][25]            ; Lost fanout                            ;
; Register_file:RF|regs[20][26]            ; Lost fanout                            ;
; Register_file:RF|regs[20][27]            ; Lost fanout                            ;
; Register_file:RF|regs[20][28]            ; Lost fanout                            ;
; Register_file:RF|regs[20][29]            ; Lost fanout                            ;
; Register_file:RF|regs[20][30]            ; Lost fanout                            ;
; Register_file:RF|regs[20][31]            ; Lost fanout                            ;
; Register_file:RF|regs[21][0]             ; Lost fanout                            ;
; Register_file:RF|regs[21][1]             ; Lost fanout                            ;
; Register_file:RF|regs[21][2]             ; Lost fanout                            ;
; Register_file:RF|regs[21][3]             ; Lost fanout                            ;
; Register_file:RF|regs[21][4]             ; Lost fanout                            ;
; Register_file:RF|regs[21][5]             ; Lost fanout                            ;
; Register_file:RF|regs[21][6]             ; Lost fanout                            ;
; Register_file:RF|regs[21][7]             ; Lost fanout                            ;
; Register_file:RF|regs[21][8]             ; Lost fanout                            ;
; Register_file:RF|regs[21][9]             ; Lost fanout                            ;
; Register_file:RF|regs[21][10]            ; Lost fanout                            ;
; Register_file:RF|regs[21][11]            ; Lost fanout                            ;
; Register_file:RF|regs[21][12]            ; Lost fanout                            ;
; Register_file:RF|regs[21][13]            ; Lost fanout                            ;
; Register_file:RF|regs[21][14]            ; Lost fanout                            ;
; Register_file:RF|regs[21][15]            ; Lost fanout                            ;
; Register_file:RF|regs[21][16]            ; Lost fanout                            ;
; Register_file:RF|regs[21][17]            ; Lost fanout                            ;
; Register_file:RF|regs[21][18]            ; Lost fanout                            ;
; Register_file:RF|regs[21][19]            ; Lost fanout                            ;
; Register_file:RF|regs[21][20]            ; Lost fanout                            ;
; Register_file:RF|regs[21][21]            ; Lost fanout                            ;
; Register_file:RF|regs[21][22]            ; Lost fanout                            ;
; Register_file:RF|regs[21][23]            ; Lost fanout                            ;
; Register_file:RF|regs[21][24]            ; Lost fanout                            ;
; Register_file:RF|regs[21][25]            ; Lost fanout                            ;
; Register_file:RF|regs[21][26]            ; Lost fanout                            ;
; Register_file:RF|regs[21][27]            ; Lost fanout                            ;
; Register_file:RF|regs[21][28]            ; Lost fanout                            ;
; Register_file:RF|regs[21][29]            ; Lost fanout                            ;
; Register_file:RF|regs[21][30]            ; Lost fanout                            ;
; Register_file:RF|regs[21][31]            ; Lost fanout                            ;
; Register_file:RF|regs[22][0]             ; Lost fanout                            ;
; Register_file:RF|regs[22][1]             ; Lost fanout                            ;
; Register_file:RF|regs[22][2]             ; Lost fanout                            ;
; Register_file:RF|regs[22][3]             ; Lost fanout                            ;
; Register_file:RF|regs[22][4]             ; Lost fanout                            ;
; Register_file:RF|regs[22][5]             ; Lost fanout                            ;
; Register_file:RF|regs[22][6]             ; Lost fanout                            ;
; Register_file:RF|regs[22][7]             ; Lost fanout                            ;
; Register_file:RF|regs[22][8]             ; Lost fanout                            ;
; Register_file:RF|regs[22][9]             ; Lost fanout                            ;
; Register_file:RF|regs[22][10]            ; Lost fanout                            ;
; Register_file:RF|regs[22][11]            ; Lost fanout                            ;
; Register_file:RF|regs[22][12]            ; Lost fanout                            ;
; Register_file:RF|regs[22][13]            ; Lost fanout                            ;
; Register_file:RF|regs[22][14]            ; Lost fanout                            ;
; Register_file:RF|regs[22][15]            ; Lost fanout                            ;
; Register_file:RF|regs[22][16]            ; Lost fanout                            ;
; Register_file:RF|regs[22][17]            ; Lost fanout                            ;
; Register_file:RF|regs[22][18]            ; Lost fanout                            ;
; Register_file:RF|regs[22][19]            ; Lost fanout                            ;
; Register_file:RF|regs[22][20]            ; Lost fanout                            ;
; Register_file:RF|regs[22][21]            ; Lost fanout                            ;
; Register_file:RF|regs[22][22]            ; Lost fanout                            ;
; Register_file:RF|regs[22][23]            ; Lost fanout                            ;
; Register_file:RF|regs[22][24]            ; Lost fanout                            ;
; Register_file:RF|regs[22][25]            ; Lost fanout                            ;
; Register_file:RF|regs[22][26]            ; Lost fanout                            ;
; Register_file:RF|regs[22][27]            ; Lost fanout                            ;
; Register_file:RF|regs[22][28]            ; Lost fanout                            ;
; Register_file:RF|regs[22][29]            ; Lost fanout                            ;
; Register_file:RF|regs[22][30]            ; Lost fanout                            ;
; Register_file:RF|regs[22][31]            ; Lost fanout                            ;
; Register_file:RF|regs[23][0]             ; Lost fanout                            ;
; Register_file:RF|regs[23][1]             ; Lost fanout                            ;
; Register_file:RF|regs[23][2]             ; Lost fanout                            ;
; Register_file:RF|regs[23][3]             ; Lost fanout                            ;
; Register_file:RF|regs[23][4]             ; Lost fanout                            ;
; Register_file:RF|regs[23][5]             ; Lost fanout                            ;
; Register_file:RF|regs[23][6]             ; Lost fanout                            ;
; Register_file:RF|regs[23][7]             ; Lost fanout                            ;
; Register_file:RF|regs[23][8]             ; Lost fanout                            ;
; Register_file:RF|regs[23][9]             ; Lost fanout                            ;
; Register_file:RF|regs[23][10]            ; Lost fanout                            ;
; Register_file:RF|regs[23][11]            ; Lost fanout                            ;
; Register_file:RF|regs[23][12]            ; Lost fanout                            ;
; Register_file:RF|regs[23][13]            ; Lost fanout                            ;
; Register_file:RF|regs[23][14]            ; Lost fanout                            ;
; Register_file:RF|regs[23][15]            ; Lost fanout                            ;
; Register_file:RF|regs[23][16]            ; Lost fanout                            ;
; Register_file:RF|regs[23][17]            ; Lost fanout                            ;
; Register_file:RF|regs[23][18]            ; Lost fanout                            ;
; Register_file:RF|regs[23][19]            ; Lost fanout                            ;
; Register_file:RF|regs[23][20]            ; Lost fanout                            ;
; Register_file:RF|regs[23][21]            ; Lost fanout                            ;
; Register_file:RF|regs[23][22]            ; Lost fanout                            ;
; Register_file:RF|regs[23][23]            ; Lost fanout                            ;
; Register_file:RF|regs[23][24]            ; Lost fanout                            ;
; Register_file:RF|regs[23][25]            ; Lost fanout                            ;
; Register_file:RF|regs[23][26]            ; Lost fanout                            ;
; Register_file:RF|regs[23][27]            ; Lost fanout                            ;
; Register_file:RF|regs[23][28]            ; Lost fanout                            ;
; Register_file:RF|regs[23][29]            ; Lost fanout                            ;
; Register_file:RF|regs[23][30]            ; Lost fanout                            ;
; Register_file:RF|regs[23][31]            ; Lost fanout                            ;
; Register_file:RF|regs[24][0]             ; Lost fanout                            ;
; Register_file:RF|regs[24][1]             ; Lost fanout                            ;
; Register_file:RF|regs[24][2]             ; Lost fanout                            ;
; Register_file:RF|regs[24][3]             ; Lost fanout                            ;
; Register_file:RF|regs[24][4]             ; Lost fanout                            ;
; Register_file:RF|regs[24][5]             ; Lost fanout                            ;
; Register_file:RF|regs[24][6]             ; Lost fanout                            ;
; Register_file:RF|regs[24][7]             ; Lost fanout                            ;
; Register_file:RF|regs[24][8]             ; Lost fanout                            ;
; Register_file:RF|regs[24][9]             ; Lost fanout                            ;
; Register_file:RF|regs[24][10]            ; Lost fanout                            ;
; Register_file:RF|regs[24][11]            ; Lost fanout                            ;
; Register_file:RF|regs[24][12]            ; Lost fanout                            ;
; Register_file:RF|regs[24][13]            ; Lost fanout                            ;
; Register_file:RF|regs[24][14]            ; Lost fanout                            ;
; Register_file:RF|regs[24][15]            ; Lost fanout                            ;
; Register_file:RF|regs[24][16]            ; Lost fanout                            ;
; Register_file:RF|regs[24][17]            ; Lost fanout                            ;
; Register_file:RF|regs[24][18]            ; Lost fanout                            ;
; Register_file:RF|regs[24][19]            ; Lost fanout                            ;
; Register_file:RF|regs[24][20]            ; Lost fanout                            ;
; Register_file:RF|regs[24][21]            ; Lost fanout                            ;
; Register_file:RF|regs[24][22]            ; Lost fanout                            ;
; Register_file:RF|regs[24][23]            ; Lost fanout                            ;
; Register_file:RF|regs[24][24]            ; Lost fanout                            ;
; Register_file:RF|regs[24][25]            ; Lost fanout                            ;
; Register_file:RF|regs[24][26]            ; Lost fanout                            ;
; Register_file:RF|regs[24][27]            ; Lost fanout                            ;
; Register_file:RF|regs[24][28]            ; Lost fanout                            ;
; Register_file:RF|regs[24][29]            ; Lost fanout                            ;
; Register_file:RF|regs[24][30]            ; Lost fanout                            ;
; Register_file:RF|regs[24][31]            ; Lost fanout                            ;
; Register_file:RF|regs[25][0]             ; Lost fanout                            ;
; Register_file:RF|regs[25][1]             ; Lost fanout                            ;
; Register_file:RF|regs[25][2]             ; Lost fanout                            ;
; Register_file:RF|regs[25][3]             ; Lost fanout                            ;
; Register_file:RF|regs[25][4]             ; Lost fanout                            ;
; Register_file:RF|regs[25][5]             ; Lost fanout                            ;
; Register_file:RF|regs[25][6]             ; Lost fanout                            ;
; Register_file:RF|regs[25][7]             ; Lost fanout                            ;
; Register_file:RF|regs[25][8]             ; Lost fanout                            ;
; Register_file:RF|regs[25][9]             ; Lost fanout                            ;
; Register_file:RF|regs[25][10]            ; Lost fanout                            ;
; Register_file:RF|regs[25][11]            ; Lost fanout                            ;
; Register_file:RF|regs[25][12]            ; Lost fanout                            ;
; Register_file:RF|regs[25][13]            ; Lost fanout                            ;
; Register_file:RF|regs[25][14]            ; Lost fanout                            ;
; Register_file:RF|regs[25][15]            ; Lost fanout                            ;
; Register_file:RF|regs[25][16]            ; Lost fanout                            ;
; Register_file:RF|regs[25][17]            ; Lost fanout                            ;
; Register_file:RF|regs[25][18]            ; Lost fanout                            ;
; Register_file:RF|regs[25][19]            ; Lost fanout                            ;
; Register_file:RF|regs[25][20]            ; Lost fanout                            ;
; Register_file:RF|regs[25][21]            ; Lost fanout                            ;
; Register_file:RF|regs[25][22]            ; Lost fanout                            ;
; Register_file:RF|regs[25][23]            ; Lost fanout                            ;
; Register_file:RF|regs[25][24]            ; Lost fanout                            ;
; Register_file:RF|regs[25][25]            ; Lost fanout                            ;
; Register_file:RF|regs[25][26]            ; Lost fanout                            ;
; Register_file:RF|regs[25][27]            ; Lost fanout                            ;
; Register_file:RF|regs[25][28]            ; Lost fanout                            ;
; Register_file:RF|regs[25][29]            ; Lost fanout                            ;
; Register_file:RF|regs[25][30]            ; Lost fanout                            ;
; Register_file:RF|regs[25][31]            ; Lost fanout                            ;
; Register_file:RF|regs[26][0]             ; Lost fanout                            ;
; Register_file:RF|regs[26][1]             ; Lost fanout                            ;
; Register_file:RF|regs[26][2]             ; Lost fanout                            ;
; Register_file:RF|regs[26][3]             ; Lost fanout                            ;
; Register_file:RF|regs[26][4]             ; Lost fanout                            ;
; Register_file:RF|regs[26][5]             ; Lost fanout                            ;
; Register_file:RF|regs[26][6]             ; Lost fanout                            ;
; Register_file:RF|regs[26][7]             ; Lost fanout                            ;
; Register_file:RF|regs[26][8]             ; Lost fanout                            ;
; Register_file:RF|regs[26][9]             ; Lost fanout                            ;
; Register_file:RF|regs[26][10]            ; Lost fanout                            ;
; Register_file:RF|regs[26][11]            ; Lost fanout                            ;
; Register_file:RF|regs[26][12]            ; Lost fanout                            ;
; Register_file:RF|regs[26][13]            ; Lost fanout                            ;
; Register_file:RF|regs[26][14]            ; Lost fanout                            ;
; Register_file:RF|regs[26][15]            ; Lost fanout                            ;
; Register_file:RF|regs[26][16]            ; Lost fanout                            ;
; Register_file:RF|regs[26][17]            ; Lost fanout                            ;
; Register_file:RF|regs[26][18]            ; Lost fanout                            ;
; Register_file:RF|regs[26][19]            ; Lost fanout                            ;
; Register_file:RF|regs[26][20]            ; Lost fanout                            ;
; Register_file:RF|regs[26][21]            ; Lost fanout                            ;
; Register_file:RF|regs[26][22]            ; Lost fanout                            ;
; Register_file:RF|regs[26][23]            ; Lost fanout                            ;
; Register_file:RF|regs[26][24]            ; Lost fanout                            ;
; Register_file:RF|regs[26][25]            ; Lost fanout                            ;
; Register_file:RF|regs[26][26]            ; Lost fanout                            ;
; Register_file:RF|regs[26][27]            ; Lost fanout                            ;
; Register_file:RF|regs[26][28]            ; Lost fanout                            ;
; Register_file:RF|regs[26][29]            ; Lost fanout                            ;
; Register_file:RF|regs[26][30]            ; Lost fanout                            ;
; Register_file:RF|regs[26][31]            ; Lost fanout                            ;
; Register_file:RF|regs[27][0]             ; Lost fanout                            ;
; Register_file:RF|regs[27][1]             ; Lost fanout                            ;
; Register_file:RF|regs[27][2]             ; Lost fanout                            ;
; Register_file:RF|regs[27][3]             ; Lost fanout                            ;
; Register_file:RF|regs[27][4]             ; Lost fanout                            ;
; Register_file:RF|regs[27][5]             ; Lost fanout                            ;
; Register_file:RF|regs[27][6]             ; Lost fanout                            ;
; Register_file:RF|regs[27][7]             ; Lost fanout                            ;
; Register_file:RF|regs[27][8]             ; Lost fanout                            ;
; Register_file:RF|regs[27][9]             ; Lost fanout                            ;
; Register_file:RF|regs[27][10]            ; Lost fanout                            ;
; Register_file:RF|regs[27][11]            ; Lost fanout                            ;
; Register_file:RF|regs[27][12]            ; Lost fanout                            ;
; Register_file:RF|regs[27][13]            ; Lost fanout                            ;
; Register_file:RF|regs[27][14]            ; Lost fanout                            ;
; Register_file:RF|regs[27][15]            ; Lost fanout                            ;
; Register_file:RF|regs[27][16]            ; Lost fanout                            ;
; Register_file:RF|regs[27][17]            ; Lost fanout                            ;
; Register_file:RF|regs[27][18]            ; Lost fanout                            ;
; Register_file:RF|regs[27][19]            ; Lost fanout                            ;
; Register_file:RF|regs[27][20]            ; Lost fanout                            ;
; Register_file:RF|regs[27][21]            ; Lost fanout                            ;
; Register_file:RF|regs[27][22]            ; Lost fanout                            ;
; Register_file:RF|regs[27][23]            ; Lost fanout                            ;
; Register_file:RF|regs[27][24]            ; Lost fanout                            ;
; Register_file:RF|regs[27][25]            ; Lost fanout                            ;
; Register_file:RF|regs[27][26]            ; Lost fanout                            ;
; Register_file:RF|regs[27][27]            ; Lost fanout                            ;
; Register_file:RF|regs[27][28]            ; Lost fanout                            ;
; Register_file:RF|regs[27][29]            ; Lost fanout                            ;
; Register_file:RF|regs[27][30]            ; Lost fanout                            ;
; Register_file:RF|regs[27][31]            ; Lost fanout                            ;
; Register_file:RF|regs[28][0]             ; Lost fanout                            ;
; Register_file:RF|regs[28][1]             ; Lost fanout                            ;
; Register_file:RF|regs[28][2]             ; Lost fanout                            ;
; Register_file:RF|regs[28][3]             ; Lost fanout                            ;
; Register_file:RF|regs[28][4]             ; Lost fanout                            ;
; Register_file:RF|regs[28][5]             ; Lost fanout                            ;
; Register_file:RF|regs[28][6]             ; Lost fanout                            ;
; Register_file:RF|regs[28][7]             ; Lost fanout                            ;
; Register_file:RF|regs[28][8]             ; Lost fanout                            ;
; Register_file:RF|regs[28][9]             ; Lost fanout                            ;
; Register_file:RF|regs[28][10]            ; Lost fanout                            ;
; Register_file:RF|regs[28][11]            ; Lost fanout                            ;
; Register_file:RF|regs[28][12]            ; Lost fanout                            ;
; Register_file:RF|regs[28][13]            ; Lost fanout                            ;
; Register_file:RF|regs[28][14]            ; Lost fanout                            ;
; Register_file:RF|regs[28][15]            ; Lost fanout                            ;
; Register_file:RF|regs[28][16]            ; Lost fanout                            ;
; Register_file:RF|regs[28][17]            ; Lost fanout                            ;
; Register_file:RF|regs[28][18]            ; Lost fanout                            ;
; Register_file:RF|regs[28][19]            ; Lost fanout                            ;
; Register_file:RF|regs[28][20]            ; Lost fanout                            ;
; Register_file:RF|regs[28][21]            ; Lost fanout                            ;
; Register_file:RF|regs[28][22]            ; Lost fanout                            ;
; Register_file:RF|regs[28][23]            ; Lost fanout                            ;
; Register_file:RF|regs[28][24]            ; Lost fanout                            ;
; Register_file:RF|regs[28][25]            ; Lost fanout                            ;
; Register_file:RF|regs[28][26]            ; Lost fanout                            ;
; Register_file:RF|regs[28][27]            ; Lost fanout                            ;
; Register_file:RF|regs[28][28]            ; Lost fanout                            ;
; Register_file:RF|regs[28][29]            ; Lost fanout                            ;
; Register_file:RF|regs[28][30]            ; Lost fanout                            ;
; Register_file:RF|regs[28][31]            ; Lost fanout                            ;
; Register_file:RF|regs[29][0]             ; Lost fanout                            ;
; Register_file:RF|regs[29][1]             ; Lost fanout                            ;
; Register_file:RF|regs[29][2]             ; Lost fanout                            ;
; Register_file:RF|regs[29][3]             ; Lost fanout                            ;
; Register_file:RF|regs[29][4]             ; Lost fanout                            ;
; Register_file:RF|regs[29][5]             ; Lost fanout                            ;
; Register_file:RF|regs[29][6]             ; Lost fanout                            ;
; Register_file:RF|regs[29][7]             ; Lost fanout                            ;
; Register_file:RF|regs[29][8]             ; Lost fanout                            ;
; Register_file:RF|regs[29][9]             ; Lost fanout                            ;
; Register_file:RF|regs[29][10]            ; Lost fanout                            ;
; Register_file:RF|regs[29][11]            ; Lost fanout                            ;
; Register_file:RF|regs[29][12]            ; Lost fanout                            ;
; Register_file:RF|regs[29][13]            ; Lost fanout                            ;
; Register_file:RF|regs[29][14]            ; Lost fanout                            ;
; Register_file:RF|regs[29][15]            ; Lost fanout                            ;
; Register_file:RF|regs[29][16]            ; Lost fanout                            ;
; Register_file:RF|regs[29][17]            ; Lost fanout                            ;
; Register_file:RF|regs[29][18]            ; Lost fanout                            ;
; Register_file:RF|regs[29][19]            ; Lost fanout                            ;
; Register_file:RF|regs[29][20]            ; Lost fanout                            ;
; Register_file:RF|regs[29][21]            ; Lost fanout                            ;
; Register_file:RF|regs[29][22]            ; Lost fanout                            ;
; Register_file:RF|regs[29][23]            ; Lost fanout                            ;
; Register_file:RF|regs[29][24]            ; Lost fanout                            ;
; Register_file:RF|regs[29][25]            ; Lost fanout                            ;
; Register_file:RF|regs[29][26]            ; Lost fanout                            ;
; Register_file:RF|regs[29][27]            ; Lost fanout                            ;
; Register_file:RF|regs[29][28]            ; Lost fanout                            ;
; Register_file:RF|regs[29][29]            ; Lost fanout                            ;
; Register_file:RF|regs[29][30]            ; Lost fanout                            ;
; Register_file:RF|regs[29][31]            ; Lost fanout                            ;
; Register_file:RF|regs[30][0]             ; Lost fanout                            ;
; Register_file:RF|regs[30][1]             ; Lost fanout                            ;
; Register_file:RF|regs[30][2]             ; Lost fanout                            ;
; Register_file:RF|regs[30][3]             ; Lost fanout                            ;
; Register_file:RF|regs[30][4]             ; Lost fanout                            ;
; Register_file:RF|regs[30][5]             ; Lost fanout                            ;
; Register_file:RF|regs[30][6]             ; Lost fanout                            ;
; Register_file:RF|regs[30][7]             ; Lost fanout                            ;
; Register_file:RF|regs[30][8]             ; Lost fanout                            ;
; Register_file:RF|regs[30][9]             ; Lost fanout                            ;
; Register_file:RF|regs[30][10]            ; Lost fanout                            ;
; Register_file:RF|regs[30][11]            ; Lost fanout                            ;
; Register_file:RF|regs[30][12]            ; Lost fanout                            ;
; Register_file:RF|regs[30][13]            ; Lost fanout                            ;
; Register_file:RF|regs[30][14]            ; Lost fanout                            ;
; Register_file:RF|regs[30][15]            ; Lost fanout                            ;
; Register_file:RF|regs[30][16]            ; Lost fanout                            ;
; Register_file:RF|regs[30][17]            ; Lost fanout                            ;
; Register_file:RF|regs[30][18]            ; Lost fanout                            ;
; Register_file:RF|regs[30][19]            ; Lost fanout                            ;
; Register_file:RF|regs[30][20]            ; Lost fanout                            ;
; Register_file:RF|regs[30][21]            ; Lost fanout                            ;
; Register_file:RF|regs[30][22]            ; Lost fanout                            ;
; Register_file:RF|regs[30][23]            ; Lost fanout                            ;
; Register_file:RF|regs[30][24]            ; Lost fanout                            ;
; Register_file:RF|regs[30][25]            ; Lost fanout                            ;
; Register_file:RF|regs[30][26]            ; Lost fanout                            ;
; Register_file:RF|regs[30][27]            ; Lost fanout                            ;
; Register_file:RF|regs[30][28]            ; Lost fanout                            ;
; Register_file:RF|regs[30][29]            ; Lost fanout                            ;
; Register_file:RF|regs[30][30]            ; Lost fanout                            ;
; Register_file:RF|regs[30][31]            ; Lost fanout                            ;
; Register_file:RF|regs[31][0]             ; Lost fanout                            ;
; Register_file:RF|regs[31][1]             ; Lost fanout                            ;
; Register_file:RF|regs[31][2]             ; Lost fanout                            ;
; Register_file:RF|regs[31][3]             ; Lost fanout                            ;
; Register_file:RF|regs[31][4]             ; Lost fanout                            ;
; Register_file:RF|regs[31][5]             ; Lost fanout                            ;
; Register_file:RF|regs[31][6]             ; Lost fanout                            ;
; Register_file:RF|regs[31][7]             ; Lost fanout                            ;
; Register_file:RF|regs[31][8]             ; Lost fanout                            ;
; Register_file:RF|regs[31][9]             ; Lost fanout                            ;
; Register_file:RF|regs[31][10]            ; Lost fanout                            ;
; Register_file:RF|regs[31][11]            ; Lost fanout                            ;
; Register_file:RF|regs[31][12]            ; Lost fanout                            ;
; Register_file:RF|regs[31][13]            ; Lost fanout                            ;
; Register_file:RF|regs[31][14]            ; Lost fanout                            ;
; Register_file:RF|regs[31][15]            ; Lost fanout                            ;
; Register_file:RF|regs[31][16]            ; Lost fanout                            ;
; Register_file:RF|regs[31][17]            ; Lost fanout                            ;
; Register_file:RF|regs[31][18]            ; Lost fanout                            ;
; Register_file:RF|regs[31][19]            ; Lost fanout                            ;
; Register_file:RF|regs[31][20]            ; Lost fanout                            ;
; Register_file:RF|regs[31][21]            ; Lost fanout                            ;
; Register_file:RF|regs[31][22]            ; Lost fanout                            ;
; Register_file:RF|regs[31][23]            ; Lost fanout                            ;
; Register_file:RF|regs[31][24]            ; Lost fanout                            ;
; Register_file:RF|regs[31][25]            ; Lost fanout                            ;
; Register_file:RF|regs[31][26]            ; Lost fanout                            ;
; Register_file:RF|regs[31][27]            ; Lost fanout                            ;
; Register_file:RF|regs[31][28]            ; Lost fanout                            ;
; Register_file:RF|regs[31][29]            ; Lost fanout                            ;
; Register_file:RF|regs[31][30]            ; Lost fanout                            ;
; Register_file:RF|regs[31][31]            ; Lost fanout                            ;
; program_counter:pc1|out[0..9]            ; Lost fanout                            ;
; Total Number of Removed Registers = 1034 ;                                        ;
+------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+------------------------------+---------------------------+---------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                        ;
+------------------------------+---------------------------+---------------------------------------------------------------+
; Register_file:RF|regs[0][31] ; Stuck at GND              ; Register_file:RF|regs[1][21], Register_file:RF|regs[1][20],   ;
;                              ; due to stuck port data_in ; Register_file:RF|regs[1][19], Register_file:RF|regs[1][18],   ;
;                              ;                           ; Register_file:RF|regs[1][17], Register_file:RF|regs[1][16],   ;
;                              ;                           ; Register_file:RF|regs[1][15], Register_file:RF|regs[1][14],   ;
;                              ;                           ; Register_file:RF|regs[1][13], Register_file:RF|regs[1][12],   ;
;                              ;                           ; Register_file:RF|regs[1][11], Register_file:RF|regs[1][10],   ;
;                              ;                           ; Register_file:RF|regs[1][9], Register_file:RF|regs[1][8],     ;
;                              ;                           ; Register_file:RF|regs[1][7], Register_file:RF|regs[1][6],     ;
;                              ;                           ; Register_file:RF|regs[1][5], Register_file:RF|regs[1][4],     ;
;                              ;                           ; Register_file:RF|regs[1][3], Register_file:RF|regs[1][2],     ;
;                              ;                           ; Register_file:RF|regs[1][1], Register_file:RF|regs[1][0],     ;
;                              ;                           ; Register_file:RF|regs[1][22], Register_file:RF|regs[1][23],   ;
;                              ;                           ; Register_file:RF|regs[1][24], Register_file:RF|regs[1][25],   ;
;                              ;                           ; Register_file:RF|regs[1][26], Register_file:RF|regs[1][27],   ;
;                              ;                           ; Register_file:RF|regs[1][28], Register_file:RF|regs[1][29],   ;
;                              ;                           ; Register_file:RF|regs[2][0], Register_file:RF|regs[2][1],     ;
;                              ;                           ; Register_file:RF|regs[2][2], Register_file:RF|regs[2][3],     ;
;                              ;                           ; Register_file:RF|regs[2][4], Register_file:RF|regs[2][5],     ;
;                              ;                           ; Register_file:RF|regs[2][6], Register_file:RF|regs[2][7],     ;
;                              ;                           ; Register_file:RF|regs[2][8], Register_file:RF|regs[2][9],     ;
;                              ;                           ; Register_file:RF|regs[2][10], Register_file:RF|regs[2][11],   ;
;                              ;                           ; Register_file:RF|regs[2][12], Register_file:RF|regs[2][13],   ;
;                              ;                           ; Register_file:RF|regs[2][14], Register_file:RF|regs[2][15],   ;
;                              ;                           ; Register_file:RF|regs[2][16], Register_file:RF|regs[2][17],   ;
;                              ;                           ; Register_file:RF|regs[2][18], Register_file:RF|regs[2][19],   ;
;                              ;                           ; Register_file:RF|regs[2][20], Register_file:RF|regs[2][21],   ;
;                              ;                           ; Register_file:RF|regs[2][22], Register_file:RF|regs[2][23],   ;
;                              ;                           ; Register_file:RF|regs[2][24], Register_file:RF|regs[2][25],   ;
;                              ;                           ; Register_file:RF|regs[2][26], Register_file:RF|regs[2][27],   ;
;                              ;                           ; Register_file:RF|regs[2][28], Register_file:RF|regs[2][29],   ;
;                              ;                           ; Register_file:RF|regs[3][0], Register_file:RF|regs[3][1],     ;
;                              ;                           ; Register_file:RF|regs[3][2], Register_file:RF|regs[3][3],     ;
;                              ;                           ; Register_file:RF|regs[3][4], Register_file:RF|regs[3][5],     ;
;                              ;                           ; Register_file:RF|regs[3][6], Register_file:RF|regs[3][7],     ;
;                              ;                           ; Register_file:RF|regs[3][8], Register_file:RF|regs[3][9],     ;
;                              ;                           ; Register_file:RF|regs[3][10], Register_file:RF|regs[3][11],   ;
;                              ;                           ; Register_file:RF|regs[3][12], Register_file:RF|regs[3][13],   ;
;                              ;                           ; Register_file:RF|regs[3][14], Register_file:RF|regs[3][15],   ;
;                              ;                           ; Register_file:RF|regs[3][16], Register_file:RF|regs[3][17],   ;
;                              ;                           ; Register_file:RF|regs[3][18], Register_file:RF|regs[3][19],   ;
;                              ;                           ; Register_file:RF|regs[3][20], Register_file:RF|regs[3][21],   ;
;                              ;                           ; Register_file:RF|regs[3][22], Register_file:RF|regs[3][23],   ;
;                              ;                           ; Register_file:RF|regs[3][24], Register_file:RF|regs[3][25],   ;
;                              ;                           ; Register_file:RF|regs[3][26], Register_file:RF|regs[3][27],   ;
;                              ;                           ; Register_file:RF|regs[3][28], Register_file:RF|regs[3][29],   ;
;                              ;                           ; Register_file:RF|regs[4][0], Register_file:RF|regs[4][1],     ;
;                              ;                           ; Register_file:RF|regs[4][2], Register_file:RF|regs[4][3],     ;
;                              ;                           ; Register_file:RF|regs[4][4], Register_file:RF|regs[4][5],     ;
;                              ;                           ; Register_file:RF|regs[4][6], Register_file:RF|regs[4][7],     ;
;                              ;                           ; Register_file:RF|regs[4][8], Register_file:RF|regs[4][9],     ;
;                              ;                           ; Register_file:RF|regs[4][10], Register_file:RF|regs[4][11],   ;
;                              ;                           ; Register_file:RF|regs[4][12], Register_file:RF|regs[4][13],   ;
;                              ;                           ; Register_file:RF|regs[4][14], Register_file:RF|regs[4][15],   ;
;                              ;                           ; Register_file:RF|regs[4][16], Register_file:RF|regs[4][17],   ;
;                              ;                           ; Register_file:RF|regs[4][18], Register_file:RF|regs[4][19],   ;
;                              ;                           ; Register_file:RF|regs[4][20], Register_file:RF|regs[4][21],   ;
;                              ;                           ; Register_file:RF|regs[4][22], Register_file:RF|regs[4][23],   ;
;                              ;                           ; Register_file:RF|regs[4][24], Register_file:RF|regs[4][25],   ;
;                              ;                           ; Register_file:RF|regs[4][26], Register_file:RF|regs[4][27],   ;
;                              ;                           ; Register_file:RF|regs[4][28], Register_file:RF|regs[4][29],   ;
;                              ;                           ; Register_file:RF|regs[5][0], Register_file:RF|regs[5][1],     ;
;                              ;                           ; Register_file:RF|regs[5][2], Register_file:RF|regs[5][3],     ;
;                              ;                           ; Register_file:RF|regs[5][4], Register_file:RF|regs[5][5],     ;
;                              ;                           ; Register_file:RF|regs[5][6], Register_file:RF|regs[5][7],     ;
;                              ;                           ; Register_file:RF|regs[5][8], Register_file:RF|regs[5][9],     ;
;                              ;                           ; Register_file:RF|regs[5][10], Register_file:RF|regs[5][11],   ;
;                              ;                           ; Register_file:RF|regs[5][12], Register_file:RF|regs[5][13],   ;
;                              ;                           ; Register_file:RF|regs[5][14], Register_file:RF|regs[5][15],   ;
;                              ;                           ; Register_file:RF|regs[5][16], Register_file:RF|regs[5][17],   ;
;                              ;                           ; Register_file:RF|regs[5][18], Register_file:RF|regs[5][19],   ;
;                              ;                           ; Register_file:RF|regs[5][20], Register_file:RF|regs[5][21],   ;
;                              ;                           ; Register_file:RF|regs[5][22], Register_file:RF|regs[5][23],   ;
;                              ;                           ; Register_file:RF|regs[5][24], Register_file:RF|regs[5][25],   ;
;                              ;                           ; Register_file:RF|regs[5][26], Register_file:RF|regs[5][27],   ;
;                              ;                           ; Register_file:RF|regs[5][28], Register_file:RF|regs[5][29],   ;
;                              ;                           ; Register_file:RF|regs[6][0], Register_file:RF|regs[6][1],     ;
;                              ;                           ; Register_file:RF|regs[6][2], Register_file:RF|regs[6][3],     ;
;                              ;                           ; Register_file:RF|regs[6][4], Register_file:RF|regs[6][5],     ;
;                              ;                           ; Register_file:RF|regs[6][6], Register_file:RF|regs[6][7],     ;
;                              ;                           ; Register_file:RF|regs[6][8], Register_file:RF|regs[6][9],     ;
;                              ;                           ; Register_file:RF|regs[6][10], Register_file:RF|regs[6][11],   ;
;                              ;                           ; Register_file:RF|regs[6][12], Register_file:RF|regs[6][13],   ;
;                              ;                           ; Register_file:RF|regs[6][14], Register_file:RF|regs[6][15],   ;
;                              ;                           ; Register_file:RF|regs[6][16], Register_file:RF|regs[6][17],   ;
;                              ;                           ; Register_file:RF|regs[6][18], Register_file:RF|regs[6][19],   ;
;                              ;                           ; Register_file:RF|regs[6][20], Register_file:RF|regs[6][21],   ;
;                              ;                           ; Register_file:RF|regs[6][22], Register_file:RF|regs[6][23],   ;
;                              ;                           ; Register_file:RF|regs[6][24], Register_file:RF|regs[6][25],   ;
;                              ;                           ; Register_file:RF|regs[6][26], Register_file:RF|regs[6][27],   ;
;                              ;                           ; Register_file:RF|regs[6][28], Register_file:RF|regs[6][29],   ;
;                              ;                           ; Register_file:RF|regs[7][0], Register_file:RF|regs[7][1],     ;
;                              ;                           ; Register_file:RF|regs[7][2], Register_file:RF|regs[7][3],     ;
;                              ;                           ; Register_file:RF|regs[7][4], Register_file:RF|regs[7][5],     ;
;                              ;                           ; Register_file:RF|regs[7][6], Register_file:RF|regs[7][7],     ;
;                              ;                           ; Register_file:RF|regs[7][8], Register_file:RF|regs[7][9],     ;
;                              ;                           ; Register_file:RF|regs[7][10], Register_file:RF|regs[7][11],   ;
;                              ;                           ; Register_file:RF|regs[7][12], Register_file:RF|regs[7][13],   ;
;                              ;                           ; Register_file:RF|regs[7][14], Register_file:RF|regs[7][15],   ;
;                              ;                           ; Register_file:RF|regs[7][16], Register_file:RF|regs[7][17],   ;
;                              ;                           ; Register_file:RF|regs[7][18], Register_file:RF|regs[7][19],   ;
;                              ;                           ; Register_file:RF|regs[7][20], Register_file:RF|regs[7][21],   ;
;                              ;                           ; Register_file:RF|regs[7][22], Register_file:RF|regs[7][23],   ;
;                              ;                           ; Register_file:RF|regs[7][24], Register_file:RF|regs[7][25],   ;
;                              ;                           ; Register_file:RF|regs[7][26], Register_file:RF|regs[7][27],   ;
;                              ;                           ; Register_file:RF|regs[7][28], Register_file:RF|regs[7][29],   ;
;                              ;                           ; Register_file:RF|regs[8][0], Register_file:RF|regs[8][1],     ;
;                              ;                           ; Register_file:RF|regs[8][2], Register_file:RF|regs[8][3],     ;
;                              ;                           ; Register_file:RF|regs[8][4], Register_file:RF|regs[8][5],     ;
;                              ;                           ; Register_file:RF|regs[8][6], Register_file:RF|regs[8][7],     ;
;                              ;                           ; Register_file:RF|regs[8][8], Register_file:RF|regs[8][9],     ;
;                              ;                           ; Register_file:RF|regs[8][10], Register_file:RF|regs[8][11],   ;
;                              ;                           ; Register_file:RF|regs[8][12], Register_file:RF|regs[8][13],   ;
;                              ;                           ; Register_file:RF|regs[8][14], Register_file:RF|regs[8][15],   ;
;                              ;                           ; Register_file:RF|regs[8][16], Register_file:RF|regs[8][17],   ;
;                              ;                           ; Register_file:RF|regs[8][18], Register_file:RF|regs[8][19],   ;
;                              ;                           ; Register_file:RF|regs[8][20], Register_file:RF|regs[8][21],   ;
;                              ;                           ; Register_file:RF|regs[8][22], Register_file:RF|regs[8][23],   ;
;                              ;                           ; Register_file:RF|regs[8][24], Register_file:RF|regs[8][25],   ;
;                              ;                           ; Register_file:RF|regs[8][26], Register_file:RF|regs[8][27],   ;
;                              ;                           ; Register_file:RF|regs[8][28], Register_file:RF|regs[8][29],   ;
;                              ;                           ; Register_file:RF|regs[9][0], Register_file:RF|regs[9][1],     ;
;                              ;                           ; Register_file:RF|regs[9][2], Register_file:RF|regs[9][3],     ;
;                              ;                           ; Register_file:RF|regs[9][4], Register_file:RF|regs[9][5],     ;
;                              ;                           ; Register_file:RF|regs[9][6], Register_file:RF|regs[9][7],     ;
;                              ;                           ; Register_file:RF|regs[9][8], Register_file:RF|regs[9][9],     ;
;                              ;                           ; Register_file:RF|regs[9][10], Register_file:RF|regs[9][11],   ;
;                              ;                           ; Register_file:RF|regs[9][12], Register_file:RF|regs[9][13],   ;
;                              ;                           ; Register_file:RF|regs[9][14], Register_file:RF|regs[9][15],   ;
;                              ;                           ; Register_file:RF|regs[9][16], Register_file:RF|regs[9][17],   ;
;                              ;                           ; Register_file:RF|regs[9][18], Register_file:RF|regs[9][19],   ;
;                              ;                           ; Register_file:RF|regs[9][20], Register_file:RF|regs[9][21],   ;
;                              ;                           ; Register_file:RF|regs[9][22], Register_file:RF|regs[9][23],   ;
;                              ;                           ; Register_file:RF|regs[9][24], Register_file:RF|regs[9][25],   ;
;                              ;                           ; Register_file:RF|regs[9][26], Register_file:RF|regs[9][27],   ;
;                              ;                           ; Register_file:RF|regs[9][28], Register_file:RF|regs[9][29],   ;
;                              ;                           ; Register_file:RF|regs[10][0], Register_file:RF|regs[10][1],   ;
;                              ;                           ; Register_file:RF|regs[10][2], Register_file:RF|regs[10][3],   ;
;                              ;                           ; Register_file:RF|regs[10][4], Register_file:RF|regs[10][5],   ;
;                              ;                           ; Register_file:RF|regs[10][6], Register_file:RF|regs[10][7],   ;
;                              ;                           ; Register_file:RF|regs[10][8], Register_file:RF|regs[10][9],   ;
;                              ;                           ; Register_file:RF|regs[10][10], Register_file:RF|regs[10][11], ;
;                              ;                           ; Register_file:RF|regs[10][12], Register_file:RF|regs[10][13], ;
;                              ;                           ; Register_file:RF|regs[10][14], Register_file:RF|regs[10][15], ;
;                              ;                           ; Register_file:RF|regs[10][16], Register_file:RF|regs[10][17], ;
;                              ;                           ; Register_file:RF|regs[10][18], Register_file:RF|regs[10][19], ;
;                              ;                           ; Register_file:RF|regs[10][20], Register_file:RF|regs[10][21], ;
;                              ;                           ; Register_file:RF|regs[10][22], Register_file:RF|regs[10][23], ;
;                              ;                           ; Register_file:RF|regs[10][24], Register_file:RF|regs[10][25], ;
;                              ;                           ; Register_file:RF|regs[10][26], Register_file:RF|regs[10][27], ;
;                              ;                           ; Register_file:RF|regs[10][28], Register_file:RF|regs[10][29], ;
;                              ;                           ; Register_file:RF|regs[11][0], Register_file:RF|regs[11][1],   ;
;                              ;                           ; Register_file:RF|regs[11][2], Register_file:RF|regs[11][3],   ;
;                              ;                           ; Register_file:RF|regs[11][4], Register_file:RF|regs[11][5],   ;
;                              ;                           ; Register_file:RF|regs[11][6], Register_file:RF|regs[11][7],   ;
;                              ;                           ; Register_file:RF|regs[11][8], Register_file:RF|regs[11][9],   ;
;                              ;                           ; Register_file:RF|regs[11][10], Register_file:RF|regs[11][11], ;
;                              ;                           ; Register_file:RF|regs[11][12], Register_file:RF|regs[11][13], ;
;                              ;                           ; Register_file:RF|regs[11][14], Register_file:RF|regs[11][15], ;
;                              ;                           ; Register_file:RF|regs[11][16], Register_file:RF|regs[11][17], ;
;                              ;                           ; Register_file:RF|regs[11][18], Register_file:RF|regs[11][19], ;
;                              ;                           ; Register_file:RF|regs[11][20], Register_file:RF|regs[11][21], ;
;                              ;                           ; Register_file:RF|regs[11][22], Register_file:RF|regs[11][23], ;
;                              ;                           ; Register_file:RF|regs[11][24], Register_file:RF|regs[11][25], ;
;                              ;                           ; Register_file:RF|regs[11][26], Register_file:RF|regs[11][27], ;
;                              ;                           ; Register_file:RF|regs[11][28], Register_file:RF|regs[11][29], ;
;                              ;                           ; Register_file:RF|regs[12][0], Register_file:RF|regs[12][1],   ;
;                              ;                           ; Register_file:RF|regs[12][2], Register_file:RF|regs[12][3],   ;
;                              ;                           ; Register_file:RF|regs[12][4], Register_file:RF|regs[12][5],   ;
;                              ;                           ; Register_file:RF|regs[12][6], Register_file:RF|regs[12][7],   ;
;                              ;                           ; Register_file:RF|regs[12][8], Register_file:RF|regs[12][9],   ;
;                              ;                           ; Register_file:RF|regs[12][10], Register_file:RF|regs[12][11], ;
;                              ;                           ; Register_file:RF|regs[12][12], Register_file:RF|regs[12][13], ;
;                              ;                           ; Register_file:RF|regs[12][14], Register_file:RF|regs[12][15], ;
;                              ;                           ; Register_file:RF|regs[12][16], Register_file:RF|regs[12][17], ;
;                              ;                           ; Register_file:RF|regs[12][18], Register_file:RF|regs[12][19], ;
;                              ;                           ; Register_file:RF|regs[12][20], Register_file:RF|regs[12][21], ;
;                              ;                           ; Register_file:RF|regs[12][22], Register_file:RF|regs[12][23], ;
;                              ;                           ; Register_file:RF|regs[12][24], Register_file:RF|regs[12][25], ;
;                              ;                           ; Register_file:RF|regs[12][26], Register_file:RF|regs[12][27], ;
;                              ;                           ; Register_file:RF|regs[12][28], Register_file:RF|regs[12][29], ;
;                              ;                           ; Register_file:RF|regs[13][0], Register_file:RF|regs[13][1],   ;
;                              ;                           ; Register_file:RF|regs[13][2], Register_file:RF|regs[13][3],   ;
;                              ;                           ; Register_file:RF|regs[13][4], Register_file:RF|regs[13][5],   ;
;                              ;                           ; Register_file:RF|regs[13][6], Register_file:RF|regs[13][7],   ;
;                              ;                           ; Register_file:RF|regs[13][8], Register_file:RF|regs[13][9],   ;
;                              ;                           ; Register_file:RF|regs[13][10], Register_file:RF|regs[13][11], ;
;                              ;                           ; Register_file:RF|regs[13][12], Register_file:RF|regs[13][13], ;
;                              ;                           ; Register_file:RF|regs[13][14], Register_file:RF|regs[13][15], ;
;                              ;                           ; Register_file:RF|regs[13][16], Register_file:RF|regs[13][17], ;
;                              ;                           ; Register_file:RF|regs[13][18], Register_file:RF|regs[13][19], ;
;                              ;                           ; Register_file:RF|regs[13][20], Register_file:RF|regs[13][21], ;
;                              ;                           ; Register_file:RF|regs[13][22], Register_file:RF|regs[13][23], ;
;                              ;                           ; Register_file:RF|regs[13][24], Register_file:RF|regs[13][25], ;
;                              ;                           ; Register_file:RF|regs[13][26], Register_file:RF|regs[13][27], ;
;                              ;                           ; Register_file:RF|regs[13][28], Register_file:RF|regs[13][29], ;
;                              ;                           ; Register_file:RF|regs[14][0], Register_file:RF|regs[14][1],   ;
;                              ;                           ; Register_file:RF|regs[14][2], Register_file:RF|regs[14][3],   ;
;                              ;                           ; Register_file:RF|regs[14][4], Register_file:RF|regs[14][5],   ;
;                              ;                           ; Register_file:RF|regs[14][6], Register_file:RF|regs[14][7],   ;
;                              ;                           ; Register_file:RF|regs[14][8], Register_file:RF|regs[14][9],   ;
;                              ;                           ; Register_file:RF|regs[14][10], Register_file:RF|regs[14][11], ;
;                              ;                           ; Register_file:RF|regs[14][12], Register_file:RF|regs[14][13], ;
;                              ;                           ; Register_file:RF|regs[14][14], Register_file:RF|regs[14][15], ;
;                              ;                           ; Register_file:RF|regs[14][16], Register_file:RF|regs[14][17], ;
;                              ;                           ; Register_file:RF|regs[14][18], Register_file:RF|regs[14][19], ;
;                              ;                           ; Register_file:RF|regs[14][20], Register_file:RF|regs[14][21], ;
;                              ;                           ; Register_file:RF|regs[14][22], Register_file:RF|regs[14][23], ;
;                              ;                           ; Register_file:RF|regs[14][24], Register_file:RF|regs[14][25], ;
;                              ;                           ; Register_file:RF|regs[14][26], Register_file:RF|regs[14][27], ;
;                              ;                           ; Register_file:RF|regs[14][28], Register_file:RF|regs[14][29], ;
;                              ;                           ; Register_file:RF|regs[15][0], Register_file:RF|regs[15][1],   ;
;                              ;                           ; Register_file:RF|regs[15][2], Register_file:RF|regs[15][3],   ;
;                              ;                           ; Register_file:RF|regs[15][4], Register_file:RF|regs[15][5],   ;
;                              ;                           ; Register_file:RF|regs[15][6], Register_file:RF|regs[15][7],   ;
;                              ;                           ; Register_file:RF|regs[15][8], Register_file:RF|regs[15][9],   ;
;                              ;                           ; Register_file:RF|regs[15][10], Register_file:RF|regs[15][11], ;
;                              ;                           ; Register_file:RF|regs[15][12], Register_file:RF|regs[15][13], ;
;                              ;                           ; Register_file:RF|regs[15][14], Register_file:RF|regs[15][15], ;
;                              ;                           ; Register_file:RF|regs[15][16], Register_file:RF|regs[15][17], ;
;                              ;                           ; Register_file:RF|regs[15][18], Register_file:RF|regs[15][19], ;
;                              ;                           ; Register_file:RF|regs[15][20], Register_file:RF|regs[15][21], ;
;                              ;                           ; Register_file:RF|regs[15][22], Register_file:RF|regs[15][23], ;
;                              ;                           ; Register_file:RF|regs[15][24], Register_file:RF|regs[15][25], ;
;                              ;                           ; Register_file:RF|regs[15][26], Register_file:RF|regs[15][27], ;
;                              ;                           ; Register_file:RF|regs[15][28], Register_file:RF|regs[15][29], ;
;                              ;                           ; Register_file:RF|regs[16][0], Register_file:RF|regs[16][1],   ;
;                              ;                           ; Register_file:RF|regs[16][2], Register_file:RF|regs[16][3],   ;
;                              ;                           ; Register_file:RF|regs[16][4], Register_file:RF|regs[16][5],   ;
;                              ;                           ; Register_file:RF|regs[16][6], Register_file:RF|regs[16][7],   ;
;                              ;                           ; Register_file:RF|regs[16][8], Register_file:RF|regs[16][9],   ;
;                              ;                           ; Register_file:RF|regs[16][10], Register_file:RF|regs[16][11], ;
;                              ;                           ; Register_file:RF|regs[16][12], Register_file:RF|regs[16][13], ;
;                              ;                           ; Register_file:RF|regs[16][14], Register_file:RF|regs[16][15], ;
;                              ;                           ; Register_file:RF|regs[16][16], Register_file:RF|regs[16][17], ;
;                              ;                           ; Register_file:RF|regs[16][18], Register_file:RF|regs[16][19], ;
;                              ;                           ; Register_file:RF|regs[16][20], Register_file:RF|regs[16][21], ;
;                              ;                           ; Register_file:RF|regs[16][22], Register_file:RF|regs[16][23], ;
;                              ;                           ; Register_file:RF|regs[16][24], Register_file:RF|regs[16][25], ;
;                              ;                           ; Register_file:RF|regs[16][26], Register_file:RF|regs[16][27], ;
;                              ;                           ; Register_file:RF|regs[16][28], Register_file:RF|regs[16][29], ;
;                              ;                           ; Register_file:RF|regs[17][0], Register_file:RF|regs[17][1],   ;
;                              ;                           ; Register_file:RF|regs[17][2], Register_file:RF|regs[17][3],   ;
;                              ;                           ; Register_file:RF|regs[17][4], Register_file:RF|regs[17][5],   ;
;                              ;                           ; Register_file:RF|regs[17][6], Register_file:RF|regs[17][7],   ;
;                              ;                           ; Register_file:RF|regs[17][8], Register_file:RF|regs[17][9],   ;
;                              ;                           ; Register_file:RF|regs[17][10], Register_file:RF|regs[17][11], ;
;                              ;                           ; Register_file:RF|regs[17][12], Register_file:RF|regs[17][13], ;
;                              ;                           ; Register_file:RF|regs[17][14], Register_file:RF|regs[17][15], ;
;                              ;                           ; Register_file:RF|regs[17][16], Register_file:RF|regs[17][17], ;
;                              ;                           ; Register_file:RF|regs[17][18], Register_file:RF|regs[17][19], ;
;                              ;                           ; Register_file:RF|regs[17][20], Register_file:RF|regs[17][21], ;
;                              ;                           ; Register_file:RF|regs[17][22], Register_file:RF|regs[17][23], ;
;                              ;                           ; Register_file:RF|regs[17][24], Register_file:RF|regs[17][25], ;
;                              ;                           ; Register_file:RF|regs[17][26], Register_file:RF|regs[17][27], ;
;                              ;                           ; Register_file:RF|regs[17][28], Register_file:RF|regs[17][29], ;
;                              ;                           ; Register_file:RF|regs[18][0], Register_file:RF|regs[18][1],   ;
;                              ;                           ; Register_file:RF|regs[18][2], Register_file:RF|regs[18][3],   ;
;                              ;                           ; Register_file:RF|regs[18][4], Register_file:RF|regs[18][5],   ;
;                              ;                           ; Register_file:RF|regs[18][6], Register_file:RF|regs[18][7],   ;
;                              ;                           ; Register_file:RF|regs[18][8], Register_file:RF|regs[18][9],   ;
;                              ;                           ; Register_file:RF|regs[18][10], Register_file:RF|regs[18][11], ;
;                              ;                           ; Register_file:RF|regs[18][12], Register_file:RF|regs[18][13], ;
;                              ;                           ; Register_file:RF|regs[18][14], Register_file:RF|regs[18][15], ;
;                              ;                           ; Register_file:RF|regs[18][16], Register_file:RF|regs[18][17], ;
;                              ;                           ; Register_file:RF|regs[18][18], Register_file:RF|regs[18][19], ;
;                              ;                           ; Register_file:RF|regs[18][20], Register_file:RF|regs[18][21], ;
;                              ;                           ; Register_file:RF|regs[18][22], Register_file:RF|regs[18][23], ;
;                              ;                           ; Register_file:RF|regs[18][24], Register_file:RF|regs[18][25], ;
;                              ;                           ; Register_file:RF|regs[18][26], Register_file:RF|regs[18][27], ;
;                              ;                           ; Register_file:RF|regs[18][28], Register_file:RF|regs[18][29], ;
;                              ;                           ; Register_file:RF|regs[19][0], Register_file:RF|regs[19][1],   ;
;                              ;                           ; Register_file:RF|regs[19][2], Register_file:RF|regs[19][3],   ;
;                              ;                           ; Register_file:RF|regs[19][4], Register_file:RF|regs[19][5],   ;
;                              ;                           ; Register_file:RF|regs[19][6], Register_file:RF|regs[19][7],   ;
;                              ;                           ; Register_file:RF|regs[19][8], Register_file:RF|regs[19][9],   ;
;                              ;                           ; Register_file:RF|regs[19][10], Register_file:RF|regs[19][11], ;
;                              ;                           ; Register_file:RF|regs[19][12], Register_file:RF|regs[19][13], ;
;                              ;                           ; Register_file:RF|regs[19][14], Register_file:RF|regs[19][15], ;
;                              ;                           ; Register_file:RF|regs[19][16], Register_file:RF|regs[19][17], ;
;                              ;                           ; Register_file:RF|regs[19][18], Register_file:RF|regs[19][19], ;
;                              ;                           ; Register_file:RF|regs[19][20], Register_file:RF|regs[19][21], ;
;                              ;                           ; Register_file:RF|regs[19][22], Register_file:RF|regs[19][23], ;
;                              ;                           ; Register_file:RF|regs[19][24], Register_file:RF|regs[19][25], ;
;                              ;                           ; Register_file:RF|regs[19][26], Register_file:RF|regs[19][27], ;
;                              ;                           ; Register_file:RF|regs[19][28], Register_file:RF|regs[19][29], ;
;                              ;                           ; Register_file:RF|regs[20][0], Register_file:RF|regs[20][1],   ;
;                              ;                           ; Register_file:RF|regs[20][2], Register_file:RF|regs[20][3],   ;
;                              ;                           ; Register_file:RF|regs[20][4], Register_file:RF|regs[20][5],   ;
;                              ;                           ; Register_file:RF|regs[20][6], Register_file:RF|regs[20][7],   ;
;                              ;                           ; Register_file:RF|regs[20][8], Register_file:RF|regs[20][9],   ;
;                              ;                           ; Register_file:RF|regs[20][10], Register_file:RF|regs[20][11], ;
;                              ;                           ; Register_file:RF|regs[20][12], Register_file:RF|regs[20][13], ;
;                              ;                           ; Register_file:RF|regs[20][14], Register_file:RF|regs[20][15], ;
;                              ;                           ; Register_file:RF|regs[20][16], Register_file:RF|regs[20][17], ;
;                              ;                           ; Register_file:RF|regs[20][18], Register_file:RF|regs[20][19], ;
;                              ;                           ; Register_file:RF|regs[20][20], Register_file:RF|regs[20][21], ;
;                              ;                           ; Register_file:RF|regs[20][22], Register_file:RF|regs[20][23], ;
;                              ;                           ; Register_file:RF|regs[20][24], Register_file:RF|regs[20][25], ;
;                              ;                           ; Register_file:RF|regs[20][26], Register_file:RF|regs[20][27], ;
;                              ;                           ; Register_file:RF|regs[20][28], Register_file:RF|regs[20][29], ;
;                              ;                           ; Register_file:RF|regs[21][0], Register_file:RF|regs[21][1],   ;
;                              ;                           ; Register_file:RF|regs[21][2], Register_file:RF|regs[21][3],   ;
;                              ;                           ; Register_file:RF|regs[21][4], Register_file:RF|regs[21][5],   ;
;                              ;                           ; Register_file:RF|regs[21][6], Register_file:RF|regs[21][7],   ;
;                              ;                           ; Register_file:RF|regs[21][8], Register_file:RF|regs[21][9],   ;
;                              ;                           ; Register_file:RF|regs[21][10], Register_file:RF|regs[21][11], ;
;                              ;                           ; Register_file:RF|regs[21][12], Register_file:RF|regs[21][13], ;
;                              ;                           ; Register_file:RF|regs[21][14], Register_file:RF|regs[21][15], ;
;                              ;                           ; Register_file:RF|regs[21][16], Register_file:RF|regs[21][17], ;
;                              ;                           ; Register_file:RF|regs[21][18], Register_file:RF|regs[21][19], ;
;                              ;                           ; Register_file:RF|regs[21][20], Register_file:RF|regs[21][21], ;
;                              ;                           ; Register_file:RF|regs[21][22], Register_file:RF|regs[21][23], ;
;                              ;                           ; Register_file:RF|regs[21][24], Register_file:RF|regs[21][25], ;
;                              ;                           ; Register_file:RF|regs[21][26], Register_file:RF|regs[21][27], ;
;                              ;                           ; Register_file:RF|regs[21][28], Register_file:RF|regs[21][29], ;
;                              ;                           ; Register_file:RF|regs[22][0], Register_file:RF|regs[22][1],   ;
;                              ;                           ; Register_file:RF|regs[22][2], Register_file:RF|regs[22][3],   ;
;                              ;                           ; Register_file:RF|regs[22][4], Register_file:RF|regs[22][5],   ;
;                              ;                           ; Register_file:RF|regs[22][6], Register_file:RF|regs[22][7],   ;
;                              ;                           ; Register_file:RF|regs[22][8], Register_file:RF|regs[22][9],   ;
;                              ;                           ; Register_file:RF|regs[22][10], Register_file:RF|regs[22][11], ;
;                              ;                           ; Register_file:RF|regs[22][12], Register_file:RF|regs[22][13], ;
;                              ;                           ; Register_file:RF|regs[22][14], Register_file:RF|regs[22][15], ;
;                              ;                           ; Register_file:RF|regs[22][16], Register_file:RF|regs[22][17], ;
;                              ;                           ; Register_file:RF|regs[22][18], Register_file:RF|regs[22][19], ;
;                              ;                           ; Register_file:RF|regs[22][20], Register_file:RF|regs[22][21], ;
;                              ;                           ; Register_file:RF|regs[22][22], Register_file:RF|regs[22][23], ;
;                              ;                           ; Register_file:RF|regs[22][24], Register_file:RF|regs[22][25], ;
;                              ;                           ; Register_file:RF|regs[22][26], Register_file:RF|regs[22][27], ;
;                              ;                           ; Register_file:RF|regs[22][28], Register_file:RF|regs[22][29], ;
;                              ;                           ; Register_file:RF|regs[23][0], Register_file:RF|regs[23][1],   ;
;                              ;                           ; Register_file:RF|regs[23][2], Register_file:RF|regs[23][3],   ;
;                              ;                           ; Register_file:RF|regs[23][4], Register_file:RF|regs[23][5],   ;
;                              ;                           ; Register_file:RF|regs[23][6], Register_file:RF|regs[23][7],   ;
;                              ;                           ; Register_file:RF|regs[23][8], Register_file:RF|regs[23][9],   ;
;                              ;                           ; Register_file:RF|regs[23][10], Register_file:RF|regs[23][11], ;
;                              ;                           ; Register_file:RF|regs[23][12], Register_file:RF|regs[23][13], ;
;                              ;                           ; Register_file:RF|regs[23][14], Register_file:RF|regs[23][15], ;
;                              ;                           ; Register_file:RF|regs[23][16], Register_file:RF|regs[23][17], ;
;                              ;                           ; Register_file:RF|regs[23][18], Register_file:RF|regs[23][19], ;
;                              ;                           ; Register_file:RF|regs[23][20], Register_file:RF|regs[23][21], ;
;                              ;                           ; Register_file:RF|regs[23][22], Register_file:RF|regs[23][23], ;
;                              ;                           ; Register_file:RF|regs[23][24], Register_file:RF|regs[23][25], ;
;                              ;                           ; Register_file:RF|regs[23][26], Register_file:RF|regs[23][27], ;
;                              ;                           ; Register_file:RF|regs[23][28], Register_file:RF|regs[23][29], ;
;                              ;                           ; Register_file:RF|regs[24][0], Register_file:RF|regs[24][1],   ;
;                              ;                           ; Register_file:RF|regs[24][2], Register_file:RF|regs[24][3],   ;
;                              ;                           ; Register_file:RF|regs[24][4], Register_file:RF|regs[24][5],   ;
;                              ;                           ; Register_file:RF|regs[24][6], Register_file:RF|regs[24][7],   ;
;                              ;                           ; Register_file:RF|regs[24][8], Register_file:RF|regs[24][9],   ;
;                              ;                           ; Register_file:RF|regs[24][10], Register_file:RF|regs[24][11], ;
;                              ;                           ; Register_file:RF|regs[24][12], Register_file:RF|regs[24][13], ;
;                              ;                           ; Register_file:RF|regs[24][14], Register_file:RF|regs[24][15], ;
;                              ;                           ; Register_file:RF|regs[24][16], Register_file:RF|regs[24][17], ;
;                              ;                           ; Register_file:RF|regs[24][18], Register_file:RF|regs[24][19], ;
;                              ;                           ; Register_file:RF|regs[24][20], Register_file:RF|regs[24][21], ;
;                              ;                           ; Register_file:RF|regs[24][22], Register_file:RF|regs[24][23], ;
;                              ;                           ; Register_file:RF|regs[24][24], Register_file:RF|regs[24][25], ;
;                              ;                           ; Register_file:RF|regs[24][26], Register_file:RF|regs[24][27], ;
;                              ;                           ; Register_file:RF|regs[24][28], Register_file:RF|regs[24][29], ;
;                              ;                           ; Register_file:RF|regs[25][0], Register_file:RF|regs[25][1],   ;
;                              ;                           ; Register_file:RF|regs[25][2], Register_file:RF|regs[25][3],   ;
;                              ;                           ; Register_file:RF|regs[25][4], Register_file:RF|regs[25][5],   ;
;                              ;                           ; Register_file:RF|regs[25][6], Register_file:RF|regs[25][7],   ;
;                              ;                           ; Register_file:RF|regs[25][8], Register_file:RF|regs[25][9],   ;
;                              ;                           ; Register_file:RF|regs[25][10], Register_file:RF|regs[25][11], ;
;                              ;                           ; Register_file:RF|regs[25][12], Register_file:RF|regs[25][13], ;
;                              ;                           ; Register_file:RF|regs[25][14], Register_file:RF|regs[25][15], ;
;                              ;                           ; Register_file:RF|regs[25][16], Register_file:RF|regs[25][17], ;
;                              ;                           ; Register_file:RF|regs[25][18], Register_file:RF|regs[25][19], ;
;                              ;                           ; Register_file:RF|regs[25][20], Register_file:RF|regs[25][21], ;
;                              ;                           ; Register_file:RF|regs[25][22], Register_file:RF|regs[25][23], ;
;                              ;                           ; Register_file:RF|regs[25][24], Register_file:RF|regs[25][25], ;
;                              ;                           ; Register_file:RF|regs[25][26], Register_file:RF|regs[25][27], ;
;                              ;                           ; Register_file:RF|regs[25][28], Register_file:RF|regs[25][29], ;
;                              ;                           ; Register_file:RF|regs[26][0], Register_file:RF|regs[26][1],   ;
;                              ;                           ; Register_file:RF|regs[26][2], Register_file:RF|regs[26][3],   ;
;                              ;                           ; Register_file:RF|regs[26][4], Register_file:RF|regs[26][5],   ;
;                              ;                           ; Register_file:RF|regs[26][6], Register_file:RF|regs[26][7],   ;
;                              ;                           ; Register_file:RF|regs[26][8], Register_file:RF|regs[26][9],   ;
;                              ;                           ; Register_file:RF|regs[26][10], Register_file:RF|regs[26][11], ;
;                              ;                           ; Register_file:RF|regs[26][12], Register_file:RF|regs[26][13], ;
;                              ;                           ; Register_file:RF|regs[26][14], Register_file:RF|regs[26][15], ;
;                              ;                           ; Register_file:RF|regs[26][16], Register_file:RF|regs[26][17], ;
;                              ;                           ; Register_file:RF|regs[26][18], Register_file:RF|regs[26][19], ;
;                              ;                           ; Register_file:RF|regs[26][20], Register_file:RF|regs[26][21], ;
;                              ;                           ; Register_file:RF|regs[26][22], Register_file:RF|regs[26][23], ;
;                              ;                           ; Register_file:RF|regs[26][24], Register_file:RF|regs[26][25], ;
;                              ;                           ; Register_file:RF|regs[26][26], Register_file:RF|regs[26][27], ;
;                              ;                           ; Register_file:RF|regs[26][28], Register_file:RF|regs[26][29], ;
;                              ;                           ; Register_file:RF|regs[27][0], Register_file:RF|regs[27][1],   ;
;                              ;                           ; Register_file:RF|regs[27][2], Register_file:RF|regs[27][3],   ;
;                              ;                           ; Register_file:RF|regs[27][4], Register_file:RF|regs[27][5],   ;
;                              ;                           ; Register_file:RF|regs[27][6], Register_file:RF|regs[27][7],   ;
;                              ;                           ; Register_file:RF|regs[27][8], Register_file:RF|regs[27][9],   ;
;                              ;                           ; Register_file:RF|regs[27][10], Register_file:RF|regs[27][11], ;
;                              ;                           ; Register_file:RF|regs[27][12], Register_file:RF|regs[27][13], ;
;                              ;                           ; Register_file:RF|regs[27][14], Register_file:RF|regs[27][15], ;
;                              ;                           ; Register_file:RF|regs[27][16], Register_file:RF|regs[27][17], ;
;                              ;                           ; Register_file:RF|regs[27][18], Register_file:RF|regs[27][19], ;
;                              ;                           ; Register_file:RF|regs[27][20], Register_file:RF|regs[27][21], ;
;                              ;                           ; Register_file:RF|regs[27][22], Register_file:RF|regs[27][23], ;
;                              ;                           ; Register_file:RF|regs[27][24], Register_file:RF|regs[27][25], ;
;                              ;                           ; Register_file:RF|regs[27][26], Register_file:RF|regs[27][27], ;
;                              ;                           ; Register_file:RF|regs[27][28], Register_file:RF|regs[27][29], ;
;                              ;                           ; Register_file:RF|regs[28][0], Register_file:RF|regs[28][1],   ;
;                              ;                           ; Register_file:RF|regs[28][2], Register_file:RF|regs[28][3],   ;
;                              ;                           ; Register_file:RF|regs[28][4], Register_file:RF|regs[28][5],   ;
;                              ;                           ; Register_file:RF|regs[28][6], Register_file:RF|regs[28][7],   ;
;                              ;                           ; Register_file:RF|regs[28][8], Register_file:RF|regs[28][9],   ;
;                              ;                           ; Register_file:RF|regs[28][10], Register_file:RF|regs[28][11], ;
;                              ;                           ; Register_file:RF|regs[28][12], Register_file:RF|regs[28][13], ;
;                              ;                           ; Register_file:RF|regs[28][14], Register_file:RF|regs[28][15], ;
;                              ;                           ; Register_file:RF|regs[28][16], Register_file:RF|regs[28][17], ;
;                              ;                           ; Register_file:RF|regs[28][18], Register_file:RF|regs[28][19], ;
;                              ;                           ; Register_file:RF|regs[28][20], Register_file:RF|regs[28][21], ;
;                              ;                           ; Register_file:RF|regs[28][22], Register_file:RF|regs[28][23], ;
;                              ;                           ; Register_file:RF|regs[28][24], Register_file:RF|regs[28][25], ;
;                              ;                           ; Register_file:RF|regs[28][26], Register_file:RF|regs[28][27], ;
;                              ;                           ; Register_file:RF|regs[28][28], Register_file:RF|regs[28][29], ;
;                              ;                           ; Register_file:RF|regs[28][31], Register_file:RF|regs[29][0],  ;
;                              ;                           ; Register_file:RF|regs[29][1], Register_file:RF|regs[29][2],   ;
;                              ;                           ; Register_file:RF|regs[29][3], Register_file:RF|regs[29][4],   ;
;                              ;                           ; Register_file:RF|regs[29][5], Register_file:RF|regs[29][6],   ;
;                              ;                           ; Register_file:RF|regs[29][7], Register_file:RF|regs[29][8],   ;
;                              ;                           ; Register_file:RF|regs[29][9], Register_file:RF|regs[29][10],  ;
;                              ;                           ; Register_file:RF|regs[29][11], Register_file:RF|regs[29][12], ;
;                              ;                           ; Register_file:RF|regs[29][13], Register_file:RF|regs[29][14], ;
;                              ;                           ; Register_file:RF|regs[29][15], Register_file:RF|regs[29][16], ;
;                              ;                           ; Register_file:RF|regs[29][17], Register_file:RF|regs[29][18], ;
;                              ;                           ; Register_file:RF|regs[29][19], Register_file:RF|regs[29][20], ;
;                              ;                           ; Register_file:RF|regs[29][21], Register_file:RF|regs[29][22], ;
;                              ;                           ; Register_file:RF|regs[29][23], Register_file:RF|regs[29][24], ;
;                              ;                           ; Register_file:RF|regs[29][25], Register_file:RF|regs[29][26], ;
;                              ;                           ; Register_file:RF|regs[29][27], Register_file:RF|regs[29][28], ;
;                              ;                           ; Register_file:RF|regs[29][29], Register_file:RF|regs[29][31], ;
;                              ;                           ; Register_file:RF|regs[30][0], Register_file:RF|regs[30][1],   ;
;                              ;                           ; Register_file:RF|regs[30][2], Register_file:RF|regs[30][3],   ;
;                              ;                           ; Register_file:RF|regs[30][4], Register_file:RF|regs[30][5],   ;
;                              ;                           ; Register_file:RF|regs[30][6], Register_file:RF|regs[30][7],   ;
;                              ;                           ; Register_file:RF|regs[30][8], Register_file:RF|regs[30][9],   ;
;                              ;                           ; Register_file:RF|regs[30][10], Register_file:RF|regs[30][11], ;
;                              ;                           ; Register_file:RF|regs[30][12], Register_file:RF|regs[30][13], ;
;                              ;                           ; Register_file:RF|regs[30][14], Register_file:RF|regs[30][15], ;
;                              ;                           ; Register_file:RF|regs[30][16], Register_file:RF|regs[30][17], ;
;                              ;                           ; Register_file:RF|regs[30][18], Register_file:RF|regs[30][19], ;
;                              ;                           ; Register_file:RF|regs[30][20], Register_file:RF|regs[30][21], ;
;                              ;                           ; Register_file:RF|regs[30][22], Register_file:RF|regs[30][23], ;
;                              ;                           ; Register_file:RF|regs[30][24], Register_file:RF|regs[30][25], ;
;                              ;                           ; Register_file:RF|regs[30][26], Register_file:RF|regs[30][27], ;
;                              ;                           ; Register_file:RF|regs[30][28], Register_file:RF|regs[30][29], ;
;                              ;                           ; Register_file:RF|regs[30][31], Register_file:RF|regs[31][0],  ;
;                              ;                           ; Register_file:RF|regs[31][1], Register_file:RF|regs[31][2],   ;
;                              ;                           ; Register_file:RF|regs[31][3], Register_file:RF|regs[31][4],   ;
;                              ;                           ; Register_file:RF|regs[31][5], Register_file:RF|regs[31][6],   ;
;                              ;                           ; Register_file:RF|regs[31][7], Register_file:RF|regs[31][8],   ;
;                              ;                           ; Register_file:RF|regs[31][9], Register_file:RF|regs[31][10],  ;
;                              ;                           ; Register_file:RF|regs[31][11], Register_file:RF|regs[31][12], ;
;                              ;                           ; Register_file:RF|regs[31][13], Register_file:RF|regs[31][14], ;
;                              ;                           ; Register_file:RF|regs[31][15], Register_file:RF|regs[31][16], ;
;                              ;                           ; Register_file:RF|regs[31][17], Register_file:RF|regs[31][18], ;
;                              ;                           ; Register_file:RF|regs[31][19], Register_file:RF|regs[31][20], ;
;                              ;                           ; Register_file:RF|regs[31][21], Register_file:RF|regs[31][22], ;
;                              ;                           ; Register_file:RF|regs[31][23], Register_file:RF|regs[31][24], ;
;                              ;                           ; Register_file:RF|regs[31][25], Register_file:RF|regs[31][26], ;
;                              ;                           ; Register_file:RF|regs[31][27], Register_file:RF|regs[31][28], ;
;                              ;                           ; Register_file:RF|regs[31][29], Register_file:RF|regs[31][31]  ;
; Register_file:RF|regs[0][30] ; Stuck at GND              ; Register_file:RF|regs[28][30], Register_file:RF|regs[29][30], ;
;                              ; due to stuck port data_in ; Register_file:RF|regs[30][30], Register_file:RF|regs[31][30]  ;
+------------------------------+---------------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_memory:IM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------+
; Parameter Name                     ; Value                            ; Type                       ;
+------------------------------------+----------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                    ;
; OPERATION_MODE                     ; ROM                              ; Untyped                    ;
; WIDTH_A                            ; 32                               ; Signed Integer             ;
; WIDTHAD_A                          ; 10                               ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                             ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0                           ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                    ;
; WIDTH_B                            ; 1                                ; Untyped                    ;
; WIDTHAD_B                          ; 1                                ; Untyped                    ;
; NUMWORDS_B                         ; 1                                ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                    ;
; BYTE_SIZE                          ; 8                                ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                    ;
; INIT_FILE                          ; instruction_memory_init_file.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_21b1                  ; Untyped                    ;
+------------------------------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Signed Integer              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; memory_init_file.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_qki1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; instruction_memory:IM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memory:mem|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:mem"                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:adder1"                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "A[31..10]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_file:RF"                                                                                                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; raddr1 ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (5 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "Adder:addr2"     ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; A[31..10] ; Input ; Info     ; Stuck at GND ;
; B[31..1]  ; Input ; Info     ; Stuck at GND ;
; B[0]      ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "program_counter:pc1"                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 21 05:41:31 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hamodah -c single-cycle-machine
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.v
    Info (12023): Found entity 1: program_counter File: C:/Users/User/Desktop/single_cycle/program_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: instruction_memory File: C:/Users/User/Desktop/single_cycle/instruction_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_file File: C:/Users/User/Desktop/single_cycle/Register_file.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: C:/Users/User/Desktop/single_cycle/Control_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.v
    Info (12023): Found entity 1: SignExtend File: C:/Users/User/Desktop/single_cycle/SignExtend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: Comparator File: C:/Users/User/Desktop/single_cycle/Comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: Mux_2_to_1 File: C:/Users/User/Desktop/single_cycle/Mux_2_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_3_to_1.v
    Info (12023): Found entity 1: Mux_3_to_1 File: C:/Users/User/Desktop/single_cycle/Mux_3_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/User/Desktop/single_cycle/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/User/Desktop/single_cycle/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_cpu.v
    Info (12023): Found entity 1: tb_cpu File: C:/Users/User/Desktop/single_cycle/tb_cpu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/User/Desktop/single_cycle/memory.v Line: 40
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pc1" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 29
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:addr2" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 30
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:IM" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_memory:IM|altsyncram:altsyncram_component" File: C:/Users/User/Desktop/single_cycle/instruction_memory.v Line: 82
Info (12130): Elaborated megafunction instantiation "instruction_memory:IM|altsyncram:altsyncram_component" File: C:/Users/User/Desktop/single_cycle/instruction_memory.v Line: 82
Info (12133): Instantiated megafunction "instruction_memory:IM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/User/Desktop/single_cycle/instruction_memory.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instruction_memory_init_file.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_21b1.tdf
    Info (12023): Found entity 1: altsyncram_21b1 File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_21b1" for hierarchy "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Register_file" for hierarchy "Register_file:RF" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 59
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:CU" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 65
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SE" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 69
Info (12128): Elaborating entity "Comparator" for hierarchy "Comparator:C1" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 71
Info (12128): Elaborating entity "Mux_2_to_1" for hierarchy "Mux_2_to_1:M1" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 73
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 87
Info (12128): Elaborating entity "Mux_3_to_1" for hierarchy "Mux_3_to_1:M3" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 92
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 99
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:mem|altsyncram:altsyncram_component" File: C:/Users/User/Desktop/single_cycle/memory.v Line: 89
Info (12130): Elaborated megafunction instantiation "memory:mem|altsyncram:altsyncram_component" File: C:/Users/User/Desktop/single_cycle/memory.v Line: 89
Info (12133): Instantiated megafunction "memory:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/User/Desktop/single_cycle/memory.v Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory_init_file.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qki1.tdf
    Info (12023): Found entity 1: altsyncram_qki1 File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qki1" for hierarchy "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[0]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 35
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[1]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 57
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[0]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 38
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[1]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 63
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[2]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 88
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[3]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 113
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[4]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 138
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[5]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 163
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[6]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 188
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[7]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 213
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[8]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 238
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[9]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 263
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[10]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 288
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[11]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 313
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[12]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 338
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[13]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 363
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[14]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 388
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[15]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 413
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[16]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 438
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[17]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 463
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[18]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 488
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[19]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 513
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[20]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 538
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[21]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 563
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[22]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 588
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[23]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 613
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[24]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 638
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[25]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 663
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[26]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 688
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[27]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 713
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[28]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 738
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[29]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 763
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[30]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 788
        Warning (14320): Synthesized away node "memory:mem|altsyncram:altsyncram_component|altsyncram_qki1:auto_generated|q_a[31]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_qki1.tdf Line: 813
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[2]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 79
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[3]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 101
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[4]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 123
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[5]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 145
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[6]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 167
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[7]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 189
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[8]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 211
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[9]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 233
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[10]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 255
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[11]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 277
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[12]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 299
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[13]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 321
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[14]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 343
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[15]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 365
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[16]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 387
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[17]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 409
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[18]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 431
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[19]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 453
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[20]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 475
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[21]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 497
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[22]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 519
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[23]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 541
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[24]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 563
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[25]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 585
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[26]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 607
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[27]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 629
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[28]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 651
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[29]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 673
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[30]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 695
        Warning (14320): Synthesized away node "instruction_memory:IM|altsyncram:altsyncram_component|altsyncram_21b1:auto_generated|q_a[31]" File: C:/Users/User/Desktop/single_cycle/db/altsyncram_21b1.tdf Line: 717
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 1002 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 2
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/User/Desktop/single_cycle/top_level.v Line: 4
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Tue Oct 21 05:41:39 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:15


