INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_1/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_1/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_1/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_1/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_1/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_1/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_1/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_1/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-460] cannot read from 'out' object odata_en ; use 'buffer' or 'inout' [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd:75]
ERROR: [VRFC 10-460] cannot read from 'out' object odata_en ; use 'buffer' or 'inout' [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd:84]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_2/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
ERROR: [VRFC 10-1081] near signed ; type conversion does not match type boolean [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:70]
ERROR: [VRFC 10-1081] near signed ; type conversion does not match type boolean [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:85]
ERROR: [VRFC 10-1081] near signed ; type conversion does not match type boolean [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:99]
ERROR: [VRFC 10-1081] near signed ; type conversion does not match type boolean [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:113]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:8]
INFO: [VRFC 10-240] VHDL file /net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
ERROR: [VRFC 10-1081] near signed ; type conversion does not match type boolean [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:70]
ERROR: [VRFC 10-1081] near signed ; type conversion does not match type boolean [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:85]
ERROR: [VRFC 10-1081] near signed ; type conversion does not match type boolean [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:99]
ERROR: [VRFC 10-1081] near signed ; type conversion does not match type boolean [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:113]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd:8]
INFO: [VRFC 10-240] VHDL file /net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/e/fpouget001/SE/EN325-Advanced-digital-design/Partie-1/2_Hardware/Etape_3/vivado/PGCD/PGCD.srcs/sim_1/new/pgcd_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
