Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 27 01:29:23 2021
| Host         : kPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   713 |
|    Minimum number of control sets                        |   677 |
|    Addition due to synthesis replication                 |    36 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  3345 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   713 |
| >= 0 to < 4        |   398 |
| >= 4 to < 6        |    69 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    49 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     1 |
| >= 16              |   156 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2279 |          744 |
| No           | No                    | Yes                    |             828 |          442 |
| No           | Yes                   | No                     |             767 |          409 |
| Yes          | No                    | No                     |            1506 |          668 |
| Yes          | No                    | Yes                    |            2823 |         1092 |
| Yes          | Yes                   | No                     |             700 |          233 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                              |                                                                                                                         Enable Signal                                                                                                                         |                                                                                           Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DDR2/ddr_din_reg[33]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[33]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[41]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[6]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[74]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[71]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[74]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[73]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  CPU/CPU/DEreg/D_alu_aluc_reg[0]_1                                     |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[99]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[8]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  wiz25mhz/inst/clk_out                                                 |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[72]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[70]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[91]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[89]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[67]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[65]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[67]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[41]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[40]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[96]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[96]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[93]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[95]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[72]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[68]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[68]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[9]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[70]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  CPU/CPU/ID/CONTROL_UNIT/exc_addr1                                     |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  CPU/CPU/ID/DECODER/out_reg[7]_3                                       |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[99]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[9]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[69]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[66]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[37]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/singal_controller/app_cmd_reg[0]_i_2_n_8                         |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[110]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[110]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[101]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[101]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[107]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[107]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[102]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[102]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[103]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[103]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[104]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[104]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[106]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[106]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[0]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[0]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[100]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[100]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[105]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[105]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[10]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[10]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[109]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[109]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[108]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[108]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[114]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[114]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[111]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[111]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[118]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[118]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[119]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[119]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[11]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[11]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[120]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[120]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[117]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[117]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[121]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[121]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[115]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[115]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[116]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[116]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[112]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[112]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[113]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[113]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[18]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[18]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[16]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[16]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[123]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[123]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[124]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[124]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[127]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[127]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[13]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[13]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[126]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[126]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[14]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[14]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[15]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[15]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[12]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[12]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[122]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[122]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[17]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[17]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[125]_LDC_i_1_n_8                                     |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[125]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[21]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[21]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[19]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[19]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[1]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[1]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[23]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[23]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[25]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[25]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[26]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[26]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[28]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[28]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[27]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[27]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[22]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[22]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[24]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[24]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[29]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[29]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[20]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[20]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[2]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[2]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[32]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[32]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[31]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[36]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[36]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[38]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[38]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[39]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[39]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[41]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[41]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[37]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[37]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[31]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[31]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[3]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[3]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[30]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[30]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[35]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[35]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[34]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[34]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[40]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[40]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[44]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[44]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[45]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[45]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[48]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[48]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[49]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[49]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[4]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[4]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[46]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[46]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[51]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[51]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[52]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[52]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[43]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[43]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[47]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[47]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[42]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[42]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[50]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[50]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[53]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[53]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[59]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[59]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[57]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[57]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[58]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[58]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[54]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[54]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[56]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[56]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[63]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[63]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[60]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[60]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[61]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[61]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[62]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[62]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[55]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[55]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[5]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[5]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[64]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[64]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[75]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[75]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[76]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[76]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[6]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[6]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[73]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[73]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[66]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[66]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[69]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[69]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[70]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[70]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[68]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[68]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[72]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[72]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[67]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[67]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[65]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[65]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[74]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[74]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[71]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[71]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[83]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[83]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[79]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[79]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[77]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[77]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[87]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[87]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[7]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[7]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[88]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[88]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[84]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[84]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[85]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[85]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[86]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[86]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[80]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[80]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[81]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[81]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[82]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[82]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[78]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[78]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[98]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[98]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[91]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[91]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[90]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[90]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[8]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[8]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[97]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[97]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[92]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[92]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[94]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[94]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[93]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[93]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[99]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[99]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[89]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[89]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[96]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[96]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[95]_LDC_i_1_n_8                                      |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[95]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/ddr_din_reg[9]_LDC_i_1_n_8                                       |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[9]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[92]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  CLK5MHZ                                                               |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[65]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[69]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[73]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[6]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[71]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[75]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[76]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[76]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[66]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[75]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[64]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[61]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[53]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[60]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[5]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1_n_0                                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[55]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[62]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[62]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[61]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[60]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[56]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[54]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[63]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[63]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[56]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[5]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[57]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[54]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[58]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[55]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[57]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[59]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[59]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[64]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[58]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[49]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[53]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[50]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[4]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[42]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[42]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[48]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[47]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[52]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[47]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[43]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[52]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[51]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[43]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[46]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[50]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[4]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[49]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[48]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[46]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[45]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[44]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[45]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[44]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[51]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[36]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[40]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[34]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[35]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[30]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[3]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[38]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[37]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[30]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[35]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[0]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[110]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[101]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[100]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[107]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[101]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[102]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[103]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[104]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[105]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[107]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[108]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[103]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[106]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[0]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[102]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[104]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[100]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[105]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[106]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[10]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[10]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[109]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[109]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[108]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[114]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[112]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[116]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[117]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[111]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[118]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[113]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[118]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[119]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[119]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[11]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[11]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[120]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[120]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[117]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[121]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[121]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[115]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[114]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[110]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[115]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[116]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[112]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[111]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[113]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[18]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[126]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[122]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[16]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[123]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[123]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[125]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[124]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[17]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[127]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[13]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[13]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[18]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[126]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[14]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[14]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[15]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[15]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[127]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[12]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[124]_LDC_i_2_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[16]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[122]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[12]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[17]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[125]_LDC_i_1_n_8                                                                                                                                                                   |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[19]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[21]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[19]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[1]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[23]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[21]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[1]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[20]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[25]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[25]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[23]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[26]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[27]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[22]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[28]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[27]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[22]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[24]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[28]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[29]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[29]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[24]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[26]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[20]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[2]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[2]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[33]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[32]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[31]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[32]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[33]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[36]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[38]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[34]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[39]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[3]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[39]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[84]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[83]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[86]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[79]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[78]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[79]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[77]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[80]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[81]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[7]_LDC_i_2_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[87]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[7]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[88]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[84]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[82]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[85]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[85]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[86]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[87]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[88]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[80]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[81]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[83]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[77]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[82]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[78]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[97]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[98]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[91]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[90]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[95]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[8]_LDC_i_1_n_8                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[97]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[92]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[94]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[94]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[90]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[93]_LDC_i_1_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[89]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | DDR2/ddr_din_reg[98]_LDC_i_2_n_8                                                                                                                                                                    |                1 |              1 |         1.00 |
|  CPU/CPU/DEreg/D_branch_flag_reg[0]_0                                  |                                                                                                                                                                                                                                                               | CPU/CPU/DEreg/iEXE_branch_inst                                                                                                                                                                      |                1 |              2 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  iIF_branch_predict_fail                                               |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__9_1                                                              |                2 |              2 |         1.00 |
|  SEG/seg7_clk                                                          |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  CPU/CPU/ID/DECODER/out_reg[7]_1[0]                                    |                                                                                                                                                                                                                                                               | CPU/CPU/ID/CP0/AR[0]                                                                                                                                                                                |                1 |              3 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                1 |              4 |         4.00 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/byte_counter[9]_i_1_n_8                                                                                                                                                                                                                  |                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_1_n_0                                                      |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              4 |         1.33 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              4 |         1.33 |
|  wiz200mhz/inst/clk_out                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                          | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |         2.00 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[14]_0[0]                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF                                                              | UART/regs/receiver/fifo_rx/top[3]_i_1_n_8                                                                                                                                                                                                                     | rst_IBUF                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  clk_IBUF                                                              | UART/regs/receiver/fifo_rx/bottom[3]_i_1_n_8                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF                                                              | DDR2/singal_controller/state_reg[2]_0[0]                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  clk_IBUF                                                              | UART/regs/receiver/FSM_sequential_rstate[3]_i_1_n_8                                                                                                                                                                                                           | rst_IBUF                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |         4.00 |
|  clk_IBUF                                                              | UART/regs/receiver/rcounter16[3]_i_1_n_8                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  clk_IBUF                                                              | UART/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_8                                                                                                                                                                                                            | rst_IBUF                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF                                                              | UART/regs/transmitter/fifo_tx/top[3]_i_1__0_n_8                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                             | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                2 |              4 |         2.00 |
|  clk_IBUF                                                              | UART/wb_interface/lcr_reg[7]_0[0]                                                                                                                                                                                                                             | rst_IBUF                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              4 |         1.33 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_1                                                          |                1 |              4 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  wiz25mhz/inst/clk_out                                                 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |         1.67 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/state[4]_i_1_n_8                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/return_state[4]_i_1_n_8                                                                                                                                                                                                                  |                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                        |                4 |              5 |         1.25 |
|  wiz200mhz/inst/clk_out                                                |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |         2.50 |
|  clk_IBUF                                                              | UART/regs/receiver/fifo_rx/count[4]_i_1_n_8                                                                                                                                                                                                                   | rst_IBUF                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  clk_IBUF                                                              | UART/regs/receiver/rshift[4]_i_1_n_8                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  clk_IBUF                                                              | UART/regs/transmitter/fifo_tx/count[4]_i_1__0_n_8                                                                                                                                                                                                             | rst_IBUF                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  clk_IBUF                                                              | UART/regs/transmitter/counter[4]_i_1_n_8                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  clk_IBUF                                                              | UART/wb_interface/wb_adr_is_reg[4]_1[0]                                                                                                                                                                                                                       | rst_IBUF                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              5 |         1.67 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                      |                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                   |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/byte_counter[9]_i_1_n_8                                                                                                                                                                                                                  | SD/signal_controller/byte_counter[8]_i_1_n_8                                                                                                                                                        |                3 |              6 |         2.00 |
|  CPU/CPU/ID/DECODER/out_reg[7]_2[0]                                    |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                     |                5 |              6 |         1.20 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |         2.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |         6.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1_n_0                                                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |              6 |         1.20 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                        | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |         6.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                         | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/recv_data[7]_i_1_n_8                                                                                                                                                                                                                     |                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                5 |              7 |         1.40 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg_0[1]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg[3]                                                                                                                                                                                                                                    | rst_IBUF                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_IBUF                                                              | UART/regs/block_cnt[7]_i_1_n_8                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  clk_IBUF                                                              | UART/wb_interface/E[0]                                                                                                                                                                                                                                        | rst_IBUF                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg_1[1]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_IBUF                                                              | UART/wb_interface/lcr_reg[7]_1[0]                                                                                                                                                                                                                             | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg[2]                                                                                                                                                                                                                                    | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_IBUF                                                              | UART/wb_interface/wre_reg_0[0]                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | UART/wb_interface/wre_reg_1[0]                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg[0]                                                                                                                                                                                                                                    | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg[1]                                                                                                                                                                                                                                    | rst_IBUF                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg_0[3]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg_0[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg_1[2]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_2[0]                                                                                          |                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg_1[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg_1[3]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/dout[7]_i_1_n_8                                                                                                                                                                                                                          |                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  CPU/CPU/IR/E[0]                                                       |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                      | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  CPU/CPU/EMreg/D_data_type_reg[0]_0[0]                                 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/data_sig[7]_i_1_n_8                                                                                                                                                                                                                      |                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/D_alu_out_reg[3]_2[0]                                                                                                                                                                                                                           | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | UART/regs/receiver/counter_b[7]_i_1_n_8                                                                                                                                                                                                                       | rst_IBUF                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/D_alu_out_reg[3]_2[1]                                                                                                                                                                                                                           | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/D_alu_out_reg[3]_2[3]                                                                                                                                                                                                                           | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/D_alu_out_reg[3]_2[2]                                                                                                                                                                                                                           | rst_IBUF                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/dm_we_reg_0[2]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                    |                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  clk_IBUF                                                              | DDR2/singal_controller/E[0]                                                                                                                                                                                                                                   | rst_IBUF                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  clk_IBUF                                                              | DDR2/singal_controller/state_reg[1]_0[0]                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/cmd_out[45]_i_1_n_8                                                                                                                                                                                                                      | SD/signal_controller/cmd_out[55]_i_1_n_8                                                                                                                                                            |                2 |              9 |         4.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              9 |         4.50 |
|  clk_IBUF                                                              | UART/regs/transmitter/bit_counter[2]_i_1_n_8                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  clk_IBUF                                                              | DDR2/singal_controller/read_insist_count_reg[8][0]                                                                                                                                                                                                            | rst_IBUF                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  clk_IBUF                                                              | CPU/FSM_onehot_state[8]_i_1_n_8                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                3 |              9 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |             10 |         3.33 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/bit_counter[9]_i_1_n_8                                                                                                                                                                                                                   |                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  clk_IBUF                                                              | UART/regs/receiver/fifo_rx/E[0]                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  clk_IBUF                                                              | UART/regs/receiver/rf_data_in[10]_i_1_n_8                                                                                                                                                                                                                     | rst_IBUF                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  wiz200mhz/inst/clk_out                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                              | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             11 |         2.20 |
|  wiz200mhz/inst/clk_out                                                | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                  | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |         3.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                     |               12 |             12 |         1.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                3 |             12 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  wiz200mhz/inst/clk_out                                                |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                6 |             13 |         2.17 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |             13 |         4.33 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             13 |         3.25 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                9 |             13 |         1.44 |
|  wiz200mhz/inst/clk_out                                                |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                2 |             15 |         7.50 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_8[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_10[0]                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_7[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg[0]                                                                                                                                                                                                                                    | rst_IBUF                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_0[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_5[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  clk_IBUF                                                              | UART/regs/tf_push_reg_n_8                                                                                                                                                                                                                                     |                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_4[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  CPU/CPU/EMreg/D_alu_out_reg[0]_0[0]                                   |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | CPU/CPU/PC/m26/SR[0]                                                                                                                                                                                |               16 |             16 |         1.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |         5.33 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_9[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_2[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                   |                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF                                                              | UART/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                                                                                                                                |                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_6[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_13[0]                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_14[0]                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_11[0]                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_12[0]                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_1[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/rf_we_reg_3[0]                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  clk_IBUF                                                              | CPU/FSM_onehot_state[0]_i_1_n_8                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                5 |             17 |         3.40 |
|  CPU/CPU/ID/DECODER/out_reg[7]_0[0]                                    |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               10 |             17 |         1.70 |
|  CPU/CPU/ID/DECODER/E[0]                                               |                                                                                                                                                                                                                                                               | CPU/CPU/ID/CP0/AR[0]                                                                                                                                                                                |               11 |             18 |         1.64 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               10 |             18 |         1.80 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/cmd_out[45]_i_1_n_8                                                                                                                                                                                                                      | SD/signal_controller/cmd_out[35]_i_1_n_8                                                                                                                                                            |                5 |             19 |         3.80 |
|  clk_IBUF                                                              | SD/mem_head_address[18]_i_1_n_8                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               16 |             21 |         1.31 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               15 |             22 |         1.47 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                   | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |               11 |             23 |         2.09 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               14 |             23 |         1.64 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                7 |             24 |         3.43 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               15 |             25 |         1.67 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             25 |         3.12 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               11 |             25 |         2.27 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             26 |         2.89 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |               14 |             26 |         1.86 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/cmd_out[45]_i_1_n_8                                                                                                                                                                                                                      |                                                                                                                                                                                                     |                7 |             27 |         3.86 |
|  wiz25mhz/inst/clk_out                                                 | SD/signal_controller/boot_counter[0]_i_1_n_8                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |                7 |             27 |         3.86 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               10 |             29 |         2.90 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                8 |             31 |         3.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[14]_1[0]                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               12 |             31 |         2.58 |
|  CLK5MHZ                                                               | CPU/CPU/DEreg/D_inst_reg[11]_rep[0]                                                                                                                                                                                                                           | rst_IBUF                                                                                                                                                                                            |               12 |             32 |         2.67 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_12                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               15 |             32 |         2.13 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_5                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  clk_IBUF                                                              | SD/signal_controller/E[0]                                                                                                                                                                                                                                     | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  clk_IBUF                                                              | SD/signal_controller/finish_reg[0]                                                                                                                                                                                                                            | rst_IBUF                                                                                                                                                                                            |                7 |             32 |         4.57 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_28                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  CPU/CPU/EMreg/sw[3][0]                                                |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  clk_IBUF                                                              | UART/wb_interface/re_o                                                                                                                                                                                                                                        | rst_IBUF                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  CPU/CPU/DEreg/D_mux_rf_DMEM_reg_1[0]                                  |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  CPU/CPU/DEreg/E[0]                                                    |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  CPU/CPU/EMreg/D_data_type_reg[2]_0[0]                                 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  CPU/CPU/EMreg/D_data_type_reg[1]_1[0]                                 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  n_5_11194_BUFG                                                        |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  clk_IBUF                                                              | CPU/CPU/EMreg/FSM_onehot_state_reg[4][0]                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  n_6_11162_BUFG                                                        |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               14 |             32 |         2.29 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_14                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               14 |             32 |         2.29 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_16                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  n_7_13632_BUFG                                                        |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |               11 |             32 |         2.91 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_22                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  n_4_14479_BUFG                                                        |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               15 |             32 |         2.13 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_26                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               12 |             32 |         2.67 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/ena                                                                                                                                                                                                                                             | rst_IBUF                                                                                                                                                                                            |               12 |             32 |         2.67 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_2                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               18 |             32 |         1.78 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_9                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  clk_IBUF                                                              | CPU/CPU/PC/m3/rgpio_ctrl_reg[0][0]                                                                                                                                                                                                                            | rst_IBUF                                                                                                                                                                                            |               14 |             32 |         2.29 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_21                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  clk_IBUF                                                              | CPU/CPU/PC/m30/FSM_onehot_state_reg[2][1]                                                                                                                                                                                                                     | rst_IBUF                                                                                                                                                                                            |               11 |             32 |         2.91 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_25                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               14 |             32 |         2.29 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_1                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  CLK5MHZ                                                               | CPU/CPU/MWreg/iID_hi_ena                                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                            |               21 |             32 |         1.52 |
|  CPUn_7_14764_BUFG                                                     |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  CLK5MHZ                                                               | CPU/CPU/MWreg/iID_lo_ena                                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[15]_2[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               16 |             32 |         2.00 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_18                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_6[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_7[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_5[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_4[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_0[0]                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_1[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[12]_rep_6[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[12]_rep_5[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               17 |             32 |         1.88 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_19                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[12]_rep_4[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[11]_rep_3[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               24 |             32 |         1.33 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[12]_rep_2[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[12]_rep_3[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[12]_rep_8[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[12]_rep_1[0]                                                                                                                                                                                                                            | rst_IBUF                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[11]_rep_4[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[14]_4[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[15]_0[0]                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_3[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_2[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[13]_8[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[11]_rep_2[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[14]_5[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[14]_3[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[12]_rep_7[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[14]_2[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               20 |             32 |         1.60 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_6                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               16 |             32 |         2.00 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_11                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_17                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[14]_7[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               18 |             32 |         1.78 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_23                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  CLK5MHZ                                                               | CPU/CPU/IR/D_inst_reg[14]_6[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                     |               21 |             32 |         1.52 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_13                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_24                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               19 |             32 |         1.68 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_29                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_15                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               18 |             32 |         1.78 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_3                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_27                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               15 |             32 |         2.13 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_4                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_20                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               10 |             32 |         3.20 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_8                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               11 |             32 |         2.91 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_0                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               17 |             32 |         1.88 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_7                                                                                                                                                                                                                                 | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
| ~CLK5MHZ                                                               | CPU/CPU/MWreg/D_rf_wena_reg_10                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  n_3_14652_BUFG                                                        |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               12 |             36 |         3.00 |
|  CPUn_3_14733_BUFG                                                     |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               20 |             37 |         1.85 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               13 |             37 |         2.85 |
|  n_2_16018_BUFG                                                        |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |               16 |             39 |         2.44 |
|  CLK5MHZ                                                               |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |               14 |             40 |         2.86 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               16 |             47 |         2.94 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               14 |             48 |         3.43 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               17 |             48 |         2.82 |
|  clk_IBUF                                                              | SD/mem_wena_reg_n_8                                                                                                                                                                                                                                           |                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  n_1_11195_BUFG                                                        |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               32 |             64 |         2.00 |
|  n_0_10559_BUFG                                                        |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |               34 |             64 |         1.88 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                     |               17 |             64 |         3.76 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                     |               18 |             64 |         3.56 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                                     |               14 |             64 |         4.57 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  CLK5MHZ                                                               | CPU/CPU/DEreg/iCPU_stall_reg_0                                                                                                                                                                                                                                | rst_IBUF                                                                                                                                                                                            |               33 |            113 |         3.42 |
|  clk_IBUF                                                              | DDR2/singal_controller/state_reg[2][0]                                                                                                                                                                                                                        |                                                                                                                                                                                                     |               25 |            128 |         5.12 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/app_wdf_data                                                                                                                                                                                                                           | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               44 |            128 |         2.91 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                     |               33 |            128 |         3.88 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.fifo_out_data_r_reg[6]_0                                                                                                                                     |                                                                                                                                                                                                     |               22 |            176 |         8.00 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK | DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                     |               24 |            192 |         8.00 |
|  clk_IBUF                                                              |                                                                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                            |              160 |            491 |         3.07 |
|  CLK5MHZ                                                               | CPU/CPU/DEreg/iCPU_stall_reg                                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                            |              252 |            675 |         2.68 |
|  DDR2/singal_controller/ddr2_ram/u_sdram_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                     |              489 |           1736 |         3.55 |
+------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


