# (C) Copyright Axelera AI 2024
# All Rights Reserved
# *** Axelera AI Confidential ***
#
# Description: Testlist for CVA6V
# Owner: Raymond Garcia <raymond.garcia@axelera.ai>

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------
# Base + Floating point + Vector Reduction

- test: cva6v_rag_Vr
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDSUM_VS,VREDMAXU_VS,VREDMAX_VS,VREDMINU_VS,VREDMIN_VS,VREDAND_VS,VREDOR_VS,VREDXOR_VS,VWREDSUMU_VS,VWREDSUM_VS,VFREDOSUM_VS,VFREDUSUM_VS,VFREDMAX_VS,VFREDMIN_VS,VFWREDOSUM_VS,VFWREDUSUM_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vredsum_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDSUM_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vredmaxu_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDMAXU_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vredmax_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDMAX_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vredminu_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDMINU_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vredmin_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDMIN_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vredand_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDAND_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vredor_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDOR_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vredxor_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VREDXOR_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vwredsumu_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWREDSUMU_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vwredsum_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VWREDSUM_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vfredosum_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFREDOSUM_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vfredusum_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFREDUSUM_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vfredmax_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFREDMAX_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vfredmin_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFREDMIN_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vfwredosum_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFWREDOSUM_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: cva6v_rag_Vr_vfwredusum_vs
  description: >
    base + fp + vector test, Vector Reduction Instructions
  gen_opts: >
    +instr_cnt=10000
    +num_of_sub_program=0
    +enable_fp_extension=1
    +enable_vector_extension=1
    +vreg_init_method=RANDOM_VALUES_LOAD
    +no_fence=1
    +no_branch_jump=1
    +no_csr_instr=1
    +boot_mode=m
    +specific_v_instructions=VFWREDUSUM_VS
    +report_stats=1
  iterations: 100
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test
