$date
	Sat Aug 01 09:35:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module POS4 $end
$var wire 1 ! m1 $end
$var wire 1 " m11 $end
$var wire 1 # m12 $end
$var wire 1 $ m13 $end
$var wire 1 % m14 $end
$var wire 1 & m15 $end
$var wire 1 ' m4 $end
$var wire 1 ( m5 $end
$var wire 1 ) m9 $end
$var wire 1 * nota $end
$var wire 1 + notb $end
$var wire 1 , notc $end
$var wire 1 - notd $end
$var wire 1 . out $end
$var reg 1 / a $end
$var reg 1 0 b $end
$var reg 1 1 c $end
$var reg 1 2 d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0.
0!
0-
12
#2
1.
1-
1!
0,
02
11
#3
0-
12
#4
0.
1-
1(
0'
1,
0+
02
01
10
#5
0(
1'
0-
12
#6
1.
1-
1(
0,
02
11
#7
0-
12
#8
1.
1-
1,
1"
1)
1+
0*
02
01
00
1/
#9
0.
0)
0-
12
#10
1.
1-
1)
0,
02
11
#11
0.
0"
0-
12
#12
1-
1$
0#
1,
1"
0+
02
01
10
#13
0$
1#
0-
12
#14
0%
1-
1$
0,
02
11
#15
0&
1%
0-
12
#16
