

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 19:19:59 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_hash
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 0" [cam_hash/cam.cpp:65]   --->   Operation 4 'getelementptr' 'tree_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (3.25ns)   --->   "%tree_V_load = load i24* %tree_V_addr, align 4" [cam_hash/cam.cpp:65]   --->   Operation 5 'load' 'tree_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 7 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 8 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 9 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (3.25ns)   --->   "%tree_V_load = load i24* %tree_V_addr, align 4" [cam_hash/cam.cpp:65]   --->   Operation 10 'load' 'tree_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %1, label %3" [cam_hash/cam.cpp:53]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 13, i32 23)" [cam_hash/cam.cpp:56]   --->   Operation 12 'partselect' 'p_Result_s' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i24 %tree_V_load to i2" [cam_hash/cam.cpp:57]   --->   Operation 13 'trunc' 'trunc_ln647_1' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln879_2 = icmp eq i11 %p_Result_s, %nodo_V_read" [cam_hash/cam.cpp:58]   --->   Operation 14 'icmp' 'icmp_ln879_2' <Predicate = (!fatherSearch_read)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.95ns)   --->   "%icmp_ln879_3 = icmp eq i2 %trunc_ln647_1, %relationship_V_read" [cam_hash/cam.cpp:58]   --->   Operation 15 'icmp' 'icmp_ln879_3' <Predicate = (!fatherSearch_read)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.97ns)   --->   "%and_ln58 = and i1 %icmp_ln879_2, %icmp_ln879_3" [cam_hash/cam.cpp:58]   --->   Operation 16 'and' 'and_ln58' <Predicate = (!fatherSearch_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %and_ln58, label %4, label %._crit_edge.0" [cam_hash/cam.cpp:58]   --->   Operation 17 'br' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 2, i32 12)" [cam_hash/cam.cpp:59]   --->   Operation 18 'partselect' 'tmp_V_1' <Predicate = (!fatherSearch_read & and_ln58)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_hash/cam.cpp:59]   --->   Operation 19 'write' <Predicate = (!fatherSearch_read & and_ln58)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [cam_hash/cam.cpp:60]   --->   Operation 20 'br' <Predicate = (!fatherSearch_read & and_ln58)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 21 'br' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_7 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 2, i32 12)" [cam_hash/cam.cpp:65]   --->   Operation 22 'partselect' 'p_Result_7' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i24 %tree_V_load to i2" [cam_hash/cam.cpp:66]   --->   Operation 23 'trunc' 'trunc_ln647' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %p_Result_7, %nodo_V_read" [cam_hash/cam.cpp:67]   --->   Operation 24 'icmp' 'icmp_ln879' <Predicate = (fatherSearch_read)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.95ns)   --->   "%icmp_ln879_1 = icmp eq i2 %trunc_ln647, %relationship_V_read" [cam_hash/cam.cpp:67]   --->   Operation 25 'icmp' 'icmp_ln879_1' <Predicate = (fatherSearch_read)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.97ns)   --->   "%and_ln67 = and i1 %icmp_ln879, %icmp_ln879_1" [cam_hash/cam.cpp:67]   --->   Operation 26 'and' 'and_ln67' <Predicate = (fatherSearch_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %and_ln67, label %2, label %._crit_edge242.0" [cam_hash/cam.cpp:67]   --->   Operation 27 'br' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 13, i32 23)" [cam_hash/cam.cpp:68]   --->   Operation 28 'partselect' 'tmp_V' <Predicate = (fatherSearch_read & and_ln67)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_hash/cam.cpp:68]   --->   Operation 29 'write' <Predicate = (fatherSearch_read & and_ln67)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %._crit_edge242.0" [cam_hash/cam.cpp:69]   --->   Operation 30 'br' <Predicate = (fatherSearch_read & and_ln67)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 31 'br' <Predicate = (fatherSearch_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_hash/cam.cpp:72]   --->   Operation 32 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [cam_hash/cam.cpp:73]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ relationship_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fatherSearch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tree_V_addr         (getelementptr) [ 0010]
empty               (specinterface) [ 0000]
fatherSearch_read   (read         ) [ 0010]
relationship_V_read (read         ) [ 0000]
nodo_V_read         (read         ) [ 0000]
tree_V_load         (load         ) [ 0000]
br_ln53             (br           ) [ 0000]
p_Result_s          (partselect   ) [ 0000]
trunc_ln647_1       (trunc        ) [ 0000]
icmp_ln879_2        (icmp         ) [ 0000]
icmp_ln879_3        (icmp         ) [ 0000]
and_ln58            (and          ) [ 0010]
br_ln58             (br           ) [ 0000]
tmp_V_1             (partselect   ) [ 0000]
write_ln59          (write        ) [ 0000]
br_ln60             (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
p_Result_7          (partselect   ) [ 0000]
trunc_ln647         (trunc        ) [ 0000]
icmp_ln879          (icmp         ) [ 0000]
icmp_ln879_1        (icmp         ) [ 0000]
and_ln67            (and          ) [ 0010]
br_ln67             (br           ) [ 0000]
tmp_V               (partselect   ) [ 0000]
write_ln68          (write        ) [ 0000]
br_ln69             (br           ) [ 0000]
br_ln0              (br           ) [ 0000]
write_ln72          (write        ) [ 0000]
ret_ln73            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="relationship_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fatherSearch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="fatherSearch_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="relationship_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="2" slack="0"/>
<pin id="50" dir="0" index="1" bw="2" slack="0"/>
<pin id="51" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="nodo_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="11" slack="0"/>
<pin id="56" dir="0" index="1" bw="11" slack="0"/>
<pin id="57" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="11" slack="0"/>
<pin id="63" dir="0" index="2" bw="11" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/2 write_ln68/2 write_ln72/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tree_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="24" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tree_V_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="0" index="3" bw="6" slack="0"/>
<pin id="87" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 tmp_V/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_V_1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="11" slack="0"/>
<pin id="95" dir="0" index="1" bw="24" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="0" index="3" bw="5" slack="0"/>
<pin id="98" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Result_7_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="0" index="3" bw="5" slack="0"/>
<pin id="109" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln647_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln879_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln879_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="and_ln58_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln58/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln647_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="24" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln879_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln879_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="and_ln67_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln67/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="tree_V_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="1"/>
<pin id="160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="92"><net_src comp="82" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="76" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="103"><net_src comp="93" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="76" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="117"><net_src comp="76" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="82" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="54" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="114" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="48" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="118" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="76" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="104" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="54" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="136" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="48" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="140" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="68" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_V | {2 3 }
 - Input state : 
	Port: busqueda_cam : tree_V | {1 2 }
	Port: busqueda_cam : nodo_V | {2 }
	Port: busqueda_cam : relationship_V | {2 }
	Port: busqueda_cam : fatherSearch | {2 }
  - Chain level:
	State 1
		tree_V_load : 1
	State 2
		p_Result_s : 1
		trunc_ln647_1 : 1
		icmp_ln879_2 : 2
		icmp_ln879_3 : 2
		and_ln58 : 3
		br_ln58 : 3
		tmp_V_1 : 1
		write_ln59 : 2
		p_Result_7 : 1
		trunc_ln647 : 1
		icmp_ln879 : 2
		icmp_ln879_1 : 2
		and_ln67 : 3
		br_ln67 : 3
		tmp_V : 1
		write_ln68 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |       icmp_ln879_2_fu_118      |    0    |    13   |
|   icmp   |       icmp_ln879_3_fu_124      |    0    |    8    |
|          |        icmp_ln879_fu_140       |    0    |    13   |
|          |       icmp_ln879_1_fu_146      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln58_fu_130        |    0    |    2    |
|          |         and_ln67_fu_152        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |  fatherSearch_read_read_fu_42  |    0    |    0    |
|   read   | relationship_V_read_read_fu_48 |    0    |    0    |
|          |     nodo_V_read_read_fu_54     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |         grp_write_fu_60        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |            grp_fu_82           |    0    |    0    |
|partselect|          tmp_V_1_fu_93         |    0    |    0    |
|          |        p_Result_7_fu_104       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |      trunc_ln647_1_fu_114      |    0    |    0    |
|          |       trunc_ln647_fu_136       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    46   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|tree_V_addr_reg_158|   10   |
+-------------------+--------+
|       Total       |   10   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_60 |  p2  |   3  |  11  |   33   ||    15   |
| grp_access_fu_76 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   53   || 3.58375 ||    24   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   24   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   10   |   70   |
+-----------+--------+--------+--------+
