--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dvi_demo.twx dvi_demo.ncd -o dvi_demo.twr dvi_demo.pcf

Design file:              dvi_demo.ncd
Physical constraint file: dvi_demo.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 400 paths analyzed, 260 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.084ns.
--------------------------------------------------------------------------------

Paths for end point edid/u2_1/in_sr_4 (SLICE_X54Y100.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/u2_1/scl_i (FF)
  Destination:          edid/u2_1/in_sr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.002ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.457 - 0.504)
  Source Clock:         clk100_reg rising at 0.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/u2_1/scl_i to edid/u2_1/in_sr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.AQ      Tcko                  0.408   edid/u2_1/scl_i
                                                       edid/u2_1/scl_i
    SLICE_X53Y95.D4      net (fanout=6)        2.156   edid/u2_1/scl_i
    SLICE_X53Y95.D       Tilo                  0.259   edid/u2_1/scl_i_was_scl_i_AND_44_o
                                                       edid/u2_1/scl_i_was_scl_i_AND_44_o1
    SLICE_X54Y100.CE     net (fanout=2)        0.844   edid/u2_1/scl_i_was_scl_i_AND_44_o
    SLICE_X54Y100.CLK    Tceck                 0.335   edid/u2_1/in_sr<7>
                                                       edid/u2_1/in_sr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.002ns (1.002ns logic, 3.000ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/u2_1/was_scl_i (FF)
  Destination:          edid/u2_1/in_sr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.663ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.457 - 0.478)
  Source Clock:         clk100_reg rising at 0.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/u2_1/was_scl_i to edid/u2_1/in_sr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y91.DQ      Tcko                  0.391   edid/u2_1/was_scl_i
                                                       edid/u2_1/was_scl_i
    SLICE_X53Y95.D5      net (fanout=3)        0.834   edid/u2_1/was_scl_i
    SLICE_X53Y95.D       Tilo                  0.259   edid/u2_1/scl_i_was_scl_i_AND_44_o
                                                       edid/u2_1/scl_i_was_scl_i_AND_44_o1
    SLICE_X54Y100.CE     net (fanout=2)        0.844   edid/u2_1/scl_i_was_scl_i_AND_44_o
    SLICE_X54Y100.CLK    Tceck                 0.335   edid/u2_1/in_sr<7>
                                                       edid/u2_1/in_sr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (0.985ns logic, 1.678ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point edid/u2_1/in_sr_7 (SLICE_X54Y100.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/u2_1/scl_i (FF)
  Destination:          edid/u2_1/in_sr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.457 - 0.504)
  Source Clock:         clk100_reg rising at 0.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/u2_1/scl_i to edid/u2_1/in_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.AQ      Tcko                  0.408   edid/u2_1/scl_i
                                                       edid/u2_1/scl_i
    SLICE_X53Y95.D4      net (fanout=6)        2.156   edid/u2_1/scl_i
    SLICE_X53Y95.D       Tilo                  0.259   edid/u2_1/scl_i_was_scl_i_AND_44_o
                                                       edid/u2_1/scl_i_was_scl_i_AND_44_o1
    SLICE_X54Y100.CE     net (fanout=2)        0.844   edid/u2_1/scl_i_was_scl_i_AND_44_o
    SLICE_X54Y100.CLK    Tceck                 0.315   edid/u2_1/in_sr<7>
                                                       edid/u2_1/in_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (0.982ns logic, 3.000ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/u2_1/was_scl_i (FF)
  Destination:          edid/u2_1/in_sr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.457 - 0.478)
  Source Clock:         clk100_reg rising at 0.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/u2_1/was_scl_i to edid/u2_1/in_sr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y91.DQ      Tcko                  0.391   edid/u2_1/was_scl_i
                                                       edid/u2_1/was_scl_i
    SLICE_X53Y95.D5      net (fanout=3)        0.834   edid/u2_1/was_scl_i
    SLICE_X53Y95.D       Tilo                  0.259   edid/u2_1/scl_i_was_scl_i_AND_44_o
                                                       edid/u2_1/scl_i_was_scl_i_AND_44_o1
    SLICE_X54Y100.CE     net (fanout=2)        0.844   edid/u2_1/scl_i_was_scl_i_AND_44_o
    SLICE_X54Y100.CLK    Tceck                 0.315   edid/u2_1/in_sr<7>
                                                       edid/u2_1/in_sr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.965ns logic, 1.678ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point edid/u2_1/in_sr_6 (SLICE_X54Y100.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/u2_1/scl_i (FF)
  Destination:          edid/u2_1/in_sr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.981ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.457 - 0.504)
  Source Clock:         clk100_reg rising at 0.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/u2_1/scl_i to edid/u2_1/in_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y75.AQ      Tcko                  0.408   edid/u2_1/scl_i
                                                       edid/u2_1/scl_i
    SLICE_X53Y95.D4      net (fanout=6)        2.156   edid/u2_1/scl_i
    SLICE_X53Y95.D       Tilo                  0.259   edid/u2_1/scl_i_was_scl_i_AND_44_o
                                                       edid/u2_1/scl_i_was_scl_i_AND_44_o1
    SLICE_X54Y100.CE     net (fanout=2)        0.844   edid/u2_1/scl_i_was_scl_i_AND_44_o
    SLICE_X54Y100.CLK    Tceck                 0.314   edid/u2_1/in_sr<7>
                                                       edid/u2_1/in_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (0.981ns logic, 3.000ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid/u2_1/was_scl_i (FF)
  Destination:          edid/u2_1/in_sr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.457 - 0.478)
  Source Clock:         clk100_reg rising at 0.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid/u2_1/was_scl_i to edid/u2_1/in_sr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y91.DQ      Tcko                  0.391   edid/u2_1/was_scl_i
                                                       edid/u2_1/was_scl_i
    SLICE_X53Y95.D5      net (fanout=3)        0.834   edid/u2_1/was_scl_i
    SLICE_X53Y95.D       Tilo                  0.259   edid/u2_1/scl_i_was_scl_i_AND_44_o
                                                       edid/u2_1/scl_i_was_scl_i_AND_44_o1
    SLICE_X54Y100.CE     net (fanout=2)        0.844   edid/u2_1/scl_i_was_scl_i_AND_44_o
    SLICE_X54Y100.CLK    Tceck                 0.314   edid/u2_1/in_sr<7>
                                                       edid/u2_1/in_sr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.964ns logic, 1.678ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y50.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               edid/u2_1/subadd_out_i_4 (FF)
  Destination:          edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.068 - 0.063)
  Source Clock:         clk100_reg rising at 10.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: edid/u2_1/subadd_out_i_4 to edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X54Y102.AQ         Tcko                  0.200   edid/u2_1/subadd_out_i<6>
                                                           edid/u2_1/subadd_out_i_4
    RAMB8_X3Y50.ADDRBRDADDR9 net (fanout=3)        0.137   edid/u2_1/subadd_out_i<4>
    RAMB8_X3Y50.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                           edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.271ns (0.134ns logic, 0.137ns route)
                                                           (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y50.ADDRBRDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               edid/u2_1/subadd_out_i_0 (FF)
  Destination:          edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         clk100_reg rising at 10.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: edid/u2_1/subadd_out_i_0 to edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X54Y101.AQ         Tcko                  0.200   edid/u2_1/subadd_out_i<3>
                                                           edid/u2_1/subadd_out_i_0
    RAMB8_X3Y50.ADDRBRDADDR5 net (fanout=3)        0.161   edid/u2_1/subadd_out_i<0>
    RAMB8_X3Y50.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                           edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.295ns (0.134ns logic, 0.161ns route)
                                                           (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y50.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               edid/u2_1/WRITE_BUS_OUT_0 (FF)
  Destination:          edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         clk100_reg rising at 10.000ns
  Destination Clock:    clk100_reg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: edid/u2_1/WRITE_BUS_OUT_0 to edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y101.AQ     Tcko                  0.198   edid/u2_1/WRITE_BUS_OUT<3>
                                                       edid/u2_1/WRITE_BUS_OUT_0
    RAMB8_X3Y50.DIADI0   net (fanout=1)        0.150   edid/u2_1/WRITE_BUS_OUT<0>
    RAMB8_X3Y50.CLKAWRCLKTrckd_DIA   (-Th)     0.053   edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.145ns logic, 0.150ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y50.CLKAWRCLK
  Clock network: clk100_reg
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: edid/u2_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y50.CLKBRDCLK
  Clock network: clk100_reg
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk100_buf/I0
  Logical resource: clk100_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk100_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk25m" derived from  NET 
"clk100_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 5.00 to 50 nS and duty 
cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.365ns.
--------------------------------------------------------------------------------

Paths for end point switch_0 (SLICE_X29Y53.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     45.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               synchro_sws_0/use_fdc.fdb (FF)
  Destination:          switch_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.340ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.592 - 0.582)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: synchro_sws_0/use_fdc.fdb to switch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.AQ     Tcko                  0.408   sws<0>
                                                       synchro_sws_0/use_fdc.fdb
    SLICE_X29Y53.A1      net (fanout=36)       3.610   sws<0>
    SLICE_X29Y53.CLK     Tas                   0.322   switch<0>
                                                       Mxor_select[0]_select_q[0]_XOR_1_o_xo<0>1
                                                       switch_0
    -------------------------------------------------  ---------------------------
    Total                                      4.340ns (0.730ns logic, 3.610ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point select_q_0 (SLICE_X28Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     46.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               synchro_sws_0/use_fdc.fdb (FF)
  Destination:          select_q_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.592 - 0.582)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: synchro_sws_0/use_fdc.fdb to select_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.AQ     Tcko                  0.408   sws<0>
                                                       synchro_sws_0/use_fdc.fdb
    SLICE_X28Y53.DX      net (fanout=36)       3.215   sws<0>
    SLICE_X28Y53.CLK     Tdick                 0.136   select_q<0>
                                                       select_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (0.544ns logic, 3.215ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point synchro_sws_0/use_fdc.fdb (SLICE_X28Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     48.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               synchro_sws_0/use_fdc.fda (FF)
  Destination:          synchro_sws_0/use_fdc.fdb (FF)
  Requirement:          50.000ns
  Data Path Delay:      1.412ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.235 - 0.251)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: synchro_sws_0/use_fdc.fda to synchro_sws_0/use_fdc.fdb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y107.AQ     Tcko                  0.447   synchro_sws_0/temp
                                                       synchro_sws_0/use_fdc.fda
    SLICE_X28Y101.AX     net (fanout=1)        0.829   synchro_sws_0/temp
    SLICE_X28Y101.CLK    Tdick                 0.136   sws<0>
                                                       synchro_sws_0/use_fdc.fdb
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (0.583ns logic, 0.829ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clk25m" derived from
 NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point switch_0 (SLICE_X29Y53.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               select_q_0 (FF)
  Destination:          switch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk25 rising at 50.000ns
  Destination Clock:    clk25 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: select_q_0 to switch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y53.DQ      Tcko                  0.200   select_q<0>
                                                       select_q_0
    SLICE_X29Y53.A3      net (fanout=1)        0.155   select_q<0>
    SLICE_X29Y53.CLK     Tah         (-Th)    -0.215   switch<0>
                                                       Mxor_select[0]_select_q[0]_XOR_1_o_xo<0>1
                                                       switch_0
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.415ns logic, 0.155ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------

Paths for end point synchro_sws_0/use_fdc.fdb (SLICE_X28Y101.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               synchro_sws_0/use_fdc.fda (FF)
  Destination:          synchro_sws_0/use_fdc.fdb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.069 - 0.067)
  Source Clock:         clk25 rising at 50.000ns
  Destination Clock:    clk25 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: synchro_sws_0/use_fdc.fda to synchro_sws_0/use_fdc.fdb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y107.AQ     Tcko                  0.234   synchro_sws_0/temp
                                                       synchro_sws_0/use_fdc.fda
    SLICE_X28Y101.AX     net (fanout=1)        0.463   synchro_sws_0/temp
    SLICE_X28Y101.CLK    Tckdi       (-Th)    -0.048   sws<0>
                                                       synchro_sws_0/use_fdc.fdb
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.282ns logic, 0.463ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point select_q_0 (SLICE_X28Y53.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               synchro_sws_0/use_fdc.fdb (FF)
  Destination:          select_q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.269 - 0.218)
  Source Clock:         clk25 rising at 50.000ns
  Destination Clock:    clk25 rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: synchro_sws_0/use_fdc.fdb to select_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y101.AQ     Tcko                  0.200   sws<0>
                                                       synchro_sws_0/use_fdc.fdb
    SLICE_X28Y53.DX      net (fanout=36)       1.887   sws<0>
    SLICE_X28Y53.CLK     Tckdi       (-Th)    -0.048   select_q<0>
                                                       select_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.248ns logic, 1.887ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk25m" derived from
 NET "clk100_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk25_buf/I0
  Logical resource: clk25_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk25m
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: select_q<0>/CLK
  Logical resource: select_q_0/CK
  Location pin: SLICE_X28Y53.CLK
  Clock network: clk25
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sws<0>/CLK
  Logical resource: synchro_sws_0/use_fdc.fdb/CK
  Location pin: SLICE_X28Y101.CLK
  Clock network: clk25
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: dvi_rx0/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: dvi_rx0/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: dvi_rx0/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: dvi_rx1/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.751ns.
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db12 (SLICE_X6Y107.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx0/pixel2x/fd_db12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (1.171 - 1.232)
  Source Clock:         tx0_pclk rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.484ns

  Clock Uncertainty:          0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP to dvi_tx0/pixel2x/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y109.BMUX   Tshcko                0.920   dvi_tx0/pixel2x/dataint<13>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP
    SLICE_X6Y107.AX      net (fanout=1)        3.200   dvi_tx0/pixel2x/dataint<12>
    SLICE_X6Y107.CLK     Tdick                 0.086   dvi_tx0/pixel2x/db<15>
                                                       dvi_tx0/pixel2x/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (1.006ns logic, 3.200ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db20 (SLICE_X11Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.175 - 1.232)
  Source Clock:         tx0_pclk rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.484ns

  Clock Uncertainty:          0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP to dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.BMUX   Tshcko                0.920   dvi_tx0/pixel2x/dataint<21>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X11Y109.AX     net (fanout=1)        3.106   dvi_tx0/pixel2x/dataint<20>
    SLICE_X11Y109.CLK    Tdick                 0.063   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.983ns logic, 3.106ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db16 (SLICE_X23Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx0/pixel2x/fd_db16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 0)
  Clock Path Skew:      -0.055ns (1.174 - 1.229)
  Source Clock:         tx0_pclk rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.484ns

  Clock Uncertainty:          0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP to dvi_tx0/pixel2x/fd_db16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y108.BMUX    Tshcko                0.920   dvi_tx0/pixel2x/dataint<17>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP
    SLICE_X23Y108.AX     net (fanout=1)        2.992   dvi_tx0/pixel2x/dataint<16>
    SLICE_X23Y108.CLK    Tdick                 0.063   dvi_tx0/pixel2x/db<19>
                                                       dvi_tx0/pixel2x/fd_db16
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (0.983ns logic, 2.992ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db22 (SLICE_X11Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.648ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.018ns (0.703 - 0.685)
  Source Clock:         tx0_pclk rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.484ns

  Clock Uncertainty:          0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP to dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y109.AMUX   Tshcko                0.490   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X11Y109.CX     net (fanout=1)        0.099   dvi_tx0/pixel2x/dataint<22>
    SLICE_X11Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      0.648ns (0.549ns logic, 0.099ns route)
                                                       (84.7% logic, 15.3% route)
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db9 (SLICE_X27Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx0/pixel2x/fd_db9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.015ns (0.701 - 0.686)
  Source Clock:         tx0_pclk rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.484ns

  Clock Uncertainty:          0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP to dvi_tx0/pixel2x/fd_db9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y110.B      Tshcko                0.449   dvi_tx0/pixel2x/dataint<9>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP
    SLICE_X27Y108.BX     net (fanout=1)        0.201   dvi_tx0/pixel2x/dataint<9>
    SLICE_X27Y108.CLK    Tckdi       (-Th)    -0.059   dvi_tx0/pixel2x/db<11>
                                                       dvi_tx0/pixel2x/fd_db9
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.508ns logic, 0.201ns route)
                                                       (71.7% logic, 28.3% route)
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db25 (SLICE_X12Y108.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.016ns (0.701 - 0.685)
  Source Clock:         tx0_pclk rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.484ns

  Clock Uncertainty:          0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP to dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y109.B      Tshcko                0.449   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X12Y108.BX     net (fanout=1)        0.225   dvi_tx0/pixel2x/dataint<25>
    SLICE_X12Y108.CLK    Tckdi       (-Th)    -0.048   dvi_tx0/pixel2x/db<27>
                                                       dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.497ns logic, 0.225ns route)
                                                       (68.8% logic, 31.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.775ns.
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db12 (SLICE_X6Y107.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra0 to dvi_tx0/pixel2x/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcko                  0.391   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra0
    SLICE_X26Y109.B2     net (fanout=19)       3.562   dvi_tx0/pixel2x/ra<0>
    SLICE_X26Y109.BMUX   Tilo                  0.261   dvi_tx0/pixel2x/dataint<13>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP
    SLICE_X6Y107.AX      net (fanout=1)        3.200   dvi_tx0/pixel2x/dataint<12>
    SLICE_X6Y107.CLK     Tdick                 0.086   dvi_tx0/pixel2x/db<15>
                                                       dvi_tx0/pixel2x/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (0.738ns logic, 6.762ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.316ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra3 to dvi_tx0/pixel2x/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CMUX    Tshcko                0.461   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra3
    SLICE_X26Y109.B5     net (fanout=17)       3.308   dvi_tx0/pixel2x/ra<3>
    SLICE_X26Y109.BMUX   Tilo                  0.261   dvi_tx0/pixel2x/dataint<13>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP
    SLICE_X6Y107.AX      net (fanout=1)        3.200   dvi_tx0/pixel2x/dataint<12>
    SLICE_X6Y107.CLK     Tdick                 0.086   dvi_tx0/pixel2x/db<15>
                                                       dvi_tx0/pixel2x/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      7.316ns (0.808ns logic, 6.508ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.251ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra1 to dvi_tx0/pixel2x/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.391   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra1
    SLICE_X26Y109.B3     net (fanout=18)       3.313   dvi_tx0/pixel2x/ra<1>
    SLICE_X26Y109.BMUX   Tilo                  0.261   dvi_tx0/pixel2x/dataint<13>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP
    SLICE_X6Y107.AX      net (fanout=1)        3.200   dvi_tx0/pixel2x/dataint<12>
    SLICE_X6Y107.CLK     Tdick                 0.086   dvi_tx0/pixel2x/db<15>
                                                       dvi_tx0/pixel2x/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      7.251ns (0.738ns logic, 6.513ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db20 (SLICE_X11Y109.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.400ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra0 to dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcko                  0.391   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y110.B2     net (fanout=19)       3.579   dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y110.BMUX   Tilo                  0.261   dvi_tx0/pixel2x/dataint<21>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X11Y109.AX     net (fanout=1)        3.106   dvi_tx0/pixel2x/dataint<20>
    SLICE_X11Y109.CLK    Tdick                 0.063   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      7.400ns (0.715ns logic, 6.685ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra2 to dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CQ      Tcko                  0.391   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y110.B4     net (fanout=17)       3.332   dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y110.BMUX   Tilo                  0.261   dvi_tx0/pixel2x/dataint<21>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X11Y109.AX     net (fanout=1)        3.106   dvi_tx0/pixel2x/dataint<20>
    SLICE_X11Y109.CLK    Tdick                 0.063   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (0.715ns logic, 6.438ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.057ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra1 to dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.391   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra1
    SLICE_X22Y110.B3     net (fanout=18)       3.236   dvi_tx0/pixel2x/ra<1>
    SLICE_X22Y110.BMUX   Tilo                  0.261   dvi_tx0/pixel2x/dataint<21>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X11Y109.AX     net (fanout=1)        3.106   dvi_tx0/pixel2x/dataint<20>
    SLICE_X11Y109.CLK    Tdick                 0.063   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      7.057ns (0.715ns logic, 6.342ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db21 (SLICE_X11Y109.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.129ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra0 to dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcko                  0.391   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y110.B2     net (fanout=19)       3.579   dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y110.B      Tilo                  0.203   dvi_tx0/pixel2x/dataint<21>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X11Y109.BX     net (fanout=1)        2.893   dvi_tx0/pixel2x/dataint<21>
    SLICE_X11Y109.CLK    Tdick                 0.063   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      7.129ns (0.657ns logic, 6.472ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra2 to dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CQ      Tcko                  0.391   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y110.B4     net (fanout=17)       3.332   dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y110.B      Tilo                  0.203   dvi_tx0/pixel2x/dataint<21>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X11Y109.BX     net (fanout=1)        2.893   dvi_tx0/pixel2x/dataint<21>
    SLICE_X11Y109.CLK    Tdick                 0.063   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      6.882ns (0.657ns logic, 6.225ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.786ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.241 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fdc_ra1 to dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.391   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra1
    SLICE_X22Y110.B3     net (fanout=18)       3.236   dvi_tx0/pixel2x/ra<1>
    SLICE_X22Y110.B      Tilo                  0.203   dvi_tx0/pixel2x/dataint<21>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X11Y109.BX     net (fanout=1)        2.893   dvi_tx0/pixel2x/dataint<21>
    SLICE_X11Y109.CLK    Tdick                 0.063   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      6.786ns (0.657ns logic, 6.129ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db22 (SLICE_X11Y109.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.075 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra3 to dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CMUX    Tshcko                0.244   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra3
    SLICE_X10Y109.A5     net (fanout=17)       0.210   dvi_tx0/pixel2x/ra<3>
    SLICE_X10Y109.AMUX   Tilo                  0.191   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X11Y109.CX     net (fanout=1)        0.099   dvi_tx0/pixel2x/dataint<22>
    SLICE_X11Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.494ns logic, 0.309ns route)
                                                       (61.5% logic, 38.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.075 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra2 to dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CQ      Tcko                  0.198   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra2
    SLICE_X10Y109.A4     net (fanout=17)       0.378   dvi_tx0/pixel2x/ra<2>
    SLICE_X10Y109.AMUX   Tilo                  0.191   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X11Y109.CX     net (fanout=1)        0.099   dvi_tx0/pixel2x/dataint<22>
    SLICE_X11Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.448ns logic, 0.477ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.004ns (0.075 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra1 to dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.198   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra1
    SLICE_X10Y109.A3     net (fanout=18)       0.416   dvi_tx0/pixel2x/ra<1>
    SLICE_X10Y109.AMUX   Tilo                  0.191   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X11Y109.CX     net (fanout=1)        0.099   dvi_tx0/pixel2x/dataint<22>
    SLICE_X11Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx0/pixel2x/db<23>
                                                       dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.448ns logic, 0.515ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db25 (SLICE_X12Y108.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.872ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.073 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra3 to dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CMUX    Tshcko                0.244   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra3
    SLICE_X10Y109.B5     net (fanout=17)       0.199   dvi_tx0/pixel2x/ra<3>
    SLICE_X10Y109.B      Tilo                  0.156   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X12Y108.BX     net (fanout=1)        0.225   dvi_tx0/pixel2x/dataint<25>
    SLICE_X12Y108.CLK    Tckdi       (-Th)    -0.048   dvi_tx0/pixel2x/db<27>
                                                       dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.448ns logic, 0.424ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db25 (SLICE_X12Y108.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.073 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra2 to dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CQ      Tcko                  0.198   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra2
    SLICE_X10Y109.B4     net (fanout=17)       0.384   dvi_tx0/pixel2x/ra<2>
    SLICE_X10Y109.B      Tilo                  0.156   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X12Y108.BX     net (fanout=1)        0.225   dvi_tx0/pixel2x/dataint<25>
    SLICE_X12Y108.CLK    Tckdi       (-Th)    -0.048   dvi_tx0/pixel2x/db<27>
                                                       dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.402ns logic, 0.609ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db25 (SLICE_X12Y108.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.073 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra1 to dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.198   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra1
    SLICE_X10Y109.B3     net (fanout=18)       0.653   dvi_tx0/pixel2x/ra<1>
    SLICE_X10Y109.B      Tilo                  0.156   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X12Y108.BX     net (fanout=1)        0.225   dvi_tx0/pixel2x/dataint<25>
    SLICE_X12Y108.CLK    Tckdi       (-Th)    -0.048   dvi_tx0/pixel2x/db<27>
                                                       dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.402ns logic, 0.878ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db24 (SLICE_X12Y108.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.073 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra3 to dvi_tx0/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CMUX    Tshcko                0.244   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra3
    SLICE_X10Y109.B5     net (fanout=17)       0.199   dvi_tx0/pixel2x/ra<3>
    SLICE_X10Y109.BMUX   Tilo                  0.191   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X12Y108.AX     net (fanout=1)        0.308   dvi_tx0/pixel2x/dataint<24>
    SLICE_X12Y108.CLK    Tckdi       (-Th)    -0.048   dvi_tx0/pixel2x/db<27>
                                                       dvi_tx0/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.483ns logic, 0.507ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db24 (SLICE_X12Y108.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.129ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.073 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra2 to dvi_tx0/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.CQ      Tcko                  0.198   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra2
    SLICE_X10Y109.B4     net (fanout=17)       0.384   dvi_tx0/pixel2x/ra<2>
    SLICE_X10Y109.BMUX   Tilo                  0.191   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X12Y108.AX     net (fanout=1)        0.308   dvi_tx0/pixel2x/dataint<24>
    SLICE_X12Y108.CLK    Tckdi       (-Th)    -0.048   dvi_tx0/pixel2x/db<27>
                                                       dvi_tx0/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.437ns logic, 0.692ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db24 (SLICE_X12Y108.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx0/pixel2x/fd_db24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.398ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.002ns (0.073 - 0.071)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/fdc_ra1 to dvi_tx0/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.BQ      Tcko                  0.198   dvi_tx0/pixel2x/ra<2>
                                                       dvi_tx0/pixel2x/fdc_ra1
    SLICE_X10Y109.B3     net (fanout=18)       0.653   dvi_tx0/pixel2x/ra<1>
    SLICE_X10Y109.BMUX   Tilo                  0.191   dvi_tx0/pixel2x/dataint<25>
                                                       dvi_tx0/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X12Y108.AX     net (fanout=1)        0.308   dvi_tx0/pixel2x/dataint<24>
    SLICE_X12Y108.CLK    Tckdi       (-Th)    -0.048   dvi_tx0/pixel2x/db<27>
                                                       dvi_tx0/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.437ns logic, 0.961ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx0_pllclk1 = PERIOD TIMEGRP "rx0_pllclk1" TS_DVI_CLOCK0 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2261 paths analyzed, 1336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.176ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X31Y107.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/rawword_1 (FF)
  Destination:          dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.160ns (Levels of Logic = 2)
  Clock Path Skew:      -0.132ns (1.852 - 1.984)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/rawword_1 to dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.BQ     Tcko                  0.447   dvi_rx0/dec_b/rawword<3>
                                                       dvi_rx0/dec_b/rawword_1
    SLICE_X31Y107.B1     net (fanout=2)        0.786   dvi_rx0/dec_b/rawword<1>
    SLICE_X31Y107.BMUX   Tilo                  0.313   dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X31Y107.A3     net (fanout=1)        0.292   dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X31Y107.CLK    Tas                   0.322   dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3
                                                       dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (1.082ns logic, 1.078ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/rawword_0 (FF)
  Destination:          dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.067ns (Levels of Logic = 2)
  Clock Path Skew:      -0.132ns (1.852 - 1.984)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/rawword_0 to dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.AQ     Tcko                  0.447   dvi_rx0/dec_b/rawword<3>
                                                       dvi_rx0/dec_b/rawword_0
    SLICE_X31Y107.B4     net (fanout=3)        0.693   dvi_rx0/dec_b/rawword<0>
    SLICE_X31Y107.BMUX   Tilo                  0.313   dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X31Y107.A3     net (fanout=1)        0.292   dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X31Y107.CLK    Tas                   0.322   dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3
                                                       dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (1.082ns logic, 0.985ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_b/rawword_2 (FF)
  Destination:          dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.008ns (Levels of Logic = 2)
  Clock Path Skew:      -0.132ns (1.852 - 1.984)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_b/rawword_2 to dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y109.CQ     Tcko                  0.447   dvi_rx0/dec_b/rawword<3>
                                                       dvi_rx0/dec_b/rawword_2
    SLICE_X31Y107.B2     net (fanout=3)        0.634   dvi_rx0/dec_b/rawword<2>
    SLICE_X31Y107.BMUX   Tilo                  0.313   dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X31Y107.A3     net (fanout=1)        0.292   dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X31Y107.CLK    Tas                   0.322   dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3
                                                       dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (1.082ns logic, 0.926ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X57Y106.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_r/rawword_4 (FF)
  Destination:          dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.126ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (1.849 - 1.975)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_r/rawword_4 to dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.AMUX   Tshcko                0.461   dvi_rx0/dec_r/rawword<3>
                                                       dvi_rx0/dec_r/rawword_4
    SLICE_X57Y106.B4     net (fanout=3)        0.738   dvi_rx0/dec_r/rawword<4>
    SLICE_X57Y106.BMUX   Tilo                  0.313   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X57Y106.A3     net (fanout=1)        0.292   dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X57Y106.CLK    Tas                   0.322   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3
                                                       dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (1.096ns logic, 1.030ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_r/rawword_1 (FF)
  Destination:          dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (1.849 - 1.975)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_r/rawword_1 to dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.BQ     Tcko                  0.391   dvi_rx0/dec_r/rawword<3>
                                                       dvi_rx0/dec_r/rawword_1
    SLICE_X57Y106.B3     net (fanout=3)        0.629   dvi_rx0/dec_r/rawword<1>
    SLICE_X57Y106.BMUX   Tilo                  0.313   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X57Y106.A3     net (fanout=1)        0.292   dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X57Y106.CLK    Tas                   0.322   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3
                                                       dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (1.026ns logic, 0.921ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_r/rawword_3 (FF)
  Destination:          dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (1.849 - 1.975)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_r/rawword_3 to dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.DQ     Tcko                  0.391   dvi_rx0/dec_r/rawword<3>
                                                       dvi_rx0/dec_r/rawword_3
    SLICE_X57Y106.B2     net (fanout=3)        0.605   dvi_rx0/dec_r/rawword<3>
    SLICE_X57Y106.BMUX   Tilo                  0.313   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X57Y106.A3     net (fanout=1)        0.292   dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o2
    SLICE_X57Y106.CLK    Tas                   0.322   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3
                                                       dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.026ns logic, 0.897ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X57Y106.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_r/rawword_5 (FF)
  Destination:          dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.028ns (Levels of Logic = 1)
  Clock Path Skew:      -0.126ns (1.849 - 1.975)
  Source Clock:         dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_r/rawword_5 to dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.BMUX   Tshcko                0.461   dvi_rx0/dec_r/rawword<3>
                                                       dvi_rx0/dec_r/rawword_5
    SLICE_X57Y106.A1     net (fanout=3)        1.245   dvi_rx0/dec_r/rawword<5>
    SLICE_X57Y106.CLK    Tas                   0.322   dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx0/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_102_o3
                                                       dvi_rx0/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.028ns (0.783ns logic, 1.245ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rx0_pllclk1 = PERIOD TIMEGRP "rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP (SLICE_X56Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_r/rawword_7 (FF)
  Destination:          dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.964 - 0.920)
  Source Clock:         dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_r/rawword_7 to dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.DMUX   Tshcko                0.244   dvi_rx0/dec_r/rawword<3>
                                                       dvi_rx0/dec_r/rawword_7
    SLICE_X56Y105.BX     net (fanout=3)        0.138   dvi_rx0/dec_r/rawword<7>
    SLICE_X56Y105.CLK    Tdh         (-Th)     0.111   dvi_rx0/dec_r/cbnd/sdata<9>
                                                       dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.133ns logic, 0.138ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP (SLICE_X56Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_r/rawword_2 (FF)
  Destination:          dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.967 - 0.920)
  Source Clock:         dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_r/rawword_2 to dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y105.CQ     Tcko                  0.198   dvi_rx0/dec_r/rawword<3>
                                                       dvi_rx0/dec_r/rawword_2
    SLICE_X56Y106.AX     net (fanout=3)        0.216   dvi_rx0/dec_r/rawword<2>
    SLICE_X56Y106.CLK    Tdh         (-Th)     0.120   dvi_rx0/dec_r/cbnd/sdata<5>
                                                       dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.078ns logic, 0.216ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (SLICE_X48Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_g/rawword_4 (FF)
  Destination:          dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.973 - 0.928)
  Source Clock:         dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_g/rawword_4 to dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y110.AQ     Tcko                  0.198   dvi_rx0/dec_g/rawword<7>
                                                       dvi_rx0/dec_g/rawword_4
    SLICE_X48Y110.AX     net (fanout=3)        0.226   dvi_rx0/dec_g/rawword<4>
    SLICE_X48Y110.CLK    Tdh         (-Th)     0.120   dvi_rx0/dec_g/cbnd/sdata<7>
                                                       dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.078ns logic, 0.226ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rx0_pllclk1 = PERIOD TIMEGRP "rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: tx0_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: tx0_pclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: tx0_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx0_pllclk0 = PERIOD TIMEGRP "dvi_rx0_pllclk0" 
TS_DVI_CLOCK0 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_rx0_pllclk2" 
TS_DVI_CLOCK0 * 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1222 paths analyzed, 423 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.558ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_g/des_0/pdcounter_3 (SLICE_X56Y110.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/pdcounter_3 to dvi_rx0/dec_g/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.447   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X57Y110.A2     net (fanout=7)        1.237   dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X57Y110.A      Tilo                  0.259   dvi_rx0/dec_r/cbnd/ra<2>
                                                       dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o<4>1
    SLICE_X57Y109.B1     net (fanout=6)        0.610   dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.331   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (1.555ns logic, 2.918ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/pdcounter_3 to dvi_rx0/dec_g/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.447   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X57Y110.A2     net (fanout=7)        1.237   dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X57Y110.AMUX   Tilo                  0.313   dvi_rx0/dec_r/cbnd/ra<2>
                                                       dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o<4>1
    SLICE_X57Y109.B4     net (fanout=1)        0.487   dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.331   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (1.609ns logic, 2.795ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/state_FSM_FFd3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.244 - 0.253)
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/state_FSM_FFd3 to dvi_rx0/dec_g/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.391   dvi_rx0/dec_r/des_0/cal_data_sint
                                                       dvi_rx0/dec_g/des_0/state_FSM_FFd3
    SLICE_X55Y108.D2     net (fanout=10)       0.642   dvi_rx0/dec_g/des_0/state_FSM_FFd3
    SLICE_X55Y108.D      Tilo                  0.259   dvi_rx0/dec_g/des_0/inc_data_int
                                                       dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1
    SLICE_X57Y109.B6     net (fanout=8)        0.851   dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.331   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.499ns logic, 2.564ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_g/des_0/pdcounter_4 (SLICE_X56Y110.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/pdcounter_3 to dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.447   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X57Y110.A2     net (fanout=7)        1.237   dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X57Y110.A      Tilo                  0.259   dvi_rx0/dec_r/cbnd/ra<2>
                                                       dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o<4>1
    SLICE_X57Y109.B1     net (fanout=6)        0.610   dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.295   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.519ns logic, 2.918ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.368ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/pdcounter_3 to dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.447   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X57Y110.A2     net (fanout=7)        1.237   dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X57Y110.AMUX   Tilo                  0.313   dvi_rx0/dec_r/cbnd/ra<2>
                                                       dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o<4>1
    SLICE_X57Y109.B4     net (fanout=1)        0.487   dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.295   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.368ns (1.573ns logic, 2.795ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/state_FSM_FFd3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.244 - 0.253)
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/state_FSM_FFd3 to dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.391   dvi_rx0/dec_r/des_0/cal_data_sint
                                                       dvi_rx0/dec_g/des_0/state_FSM_FFd3
    SLICE_X55Y108.D2     net (fanout=10)       0.642   dvi_rx0/dec_g/des_0/state_FSM_FFd3
    SLICE_X55Y108.D      Tilo                  0.259   dvi_rx0/dec_g/des_0/inc_data_int
                                                       dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1
    SLICE_X57Y109.B6     net (fanout=8)        0.851   dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.295   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.463ns logic, 2.564ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_g/des_0/pdcounter_0 (SLICE_X56Y110.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.432ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/pdcounter_3 to dvi_rx0/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.447   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X57Y110.A2     net (fanout=7)        1.237   dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X57Y110.A      Tilo                  0.259   dvi_rx0/dec_r/cbnd/ra<2>
                                                       dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o<4>1
    SLICE_X57Y109.B1     net (fanout=6)        0.610   dvi_rx0/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.290   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.514ns logic, 2.918ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/pdcounter_3 to dvi_rx0/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y110.AQ     Tcko                  0.447   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X57Y110.A2     net (fanout=7)        1.237   dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X57Y110.AMUX   Tilo                  0.313   dvi_rx0/dec_r/cbnd/ra<2>
                                                       dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o<4>1
    SLICE_X57Y109.B4     net (fanout=1)        0.487   dvi_rx0/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.290   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.568ns logic, 2.795ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx0/dec_g/des_0/state_FSM_FFd3 (FF)
  Destination:          dvi_rx0/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.244 - 0.253)
  Source Clock:         dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx0/dec_g/des_0/state_FSM_FFd3 to dvi_rx0/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y108.AQ     Tcko                  0.391   dvi_rx0/dec_r/des_0/cal_data_sint
                                                       dvi_rx0/dec_g/des_0/state_FSM_FFd3
    SLICE_X55Y108.D2     net (fanout=10)       0.642   dvi_rx0/dec_g/des_0/state_FSM_FFd3
    SLICE_X55Y108.D      Tilo                  0.259   dvi_rx0/dec_g/des_0/inc_data_int
                                                       dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1
    SLICE_X57Y109.B6     net (fanout=8)        0.851   dvi_rx0/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o
    SLICE_X57Y109.B      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A5     net (fanout=1)        0.187   dvi_rx0/dec_g/des_0/_n0278_inv1
    SLICE_X57Y109.A      Tilo                  0.259   dvi_rx0/dec_g/phsalgn_0/ctkn_cnt_tout
                                                       dvi_rx0/dec_g/des_0/_n0278_inv2
    SLICE_X56Y110.CE     net (fanout=2)        0.884   dvi_rx0/dec_g/des_0/_n0278_inv
    SLICE_X56Y110.CLK    Tceck                 0.290   dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_rx0/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.458ns logic, 2.564ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_rx0_pllclk2" TS_DVI_CLOCK0 * 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_g/flipgearx2 (SLICE_X50Y109.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_g/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx0/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.972 - 0.927)
  Source Clock:         dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_g/phsalgn_0/flipgear to dvi_rx0/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y109.DQ     Tcko                  0.198   dvi_rx0/dec_g/phsalgn_0/flipgear
                                                       dvi_rx0/dec_g/phsalgn_0/flipgear
    SLICE_X50Y109.A3     net (fanout=2)        0.152   dvi_rx0/dec_g/phsalgn_0/flipgear
    SLICE_X50Y109.CLK    Tah         (-Th)    -0.121   dvi_rx0/dec_g/raw5bit_q<3>
                                                       dvi_rx0/dec_g/phsalgn_0/flipgear_rt
                                                       dvi_rx0/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.319ns logic, 0.152ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_b/flipgearx2 (SLICE_X38Y107.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_b/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx0/dec_b/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.970 - 0.926)
  Source Clock:         dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_b/phsalgn_0/flipgear to dvi_rx0/dec_b/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.DQ     Tcko                  0.200   dvi_rx0/dec_b/phsalgn_0/flipgear
                                                       dvi_rx0/dec_b/phsalgn_0/flipgear
    SLICE_X38Y107.D4     net (fanout=2)        0.217   dvi_rx0/dec_b/phsalgn_0/flipgear
    SLICE_X38Y107.CLK    Tah         (-Th)    -0.184   dvi_rx0/dec_b/flipgearx2
                                                       dvi_rx0/dec_b/phsalgn_0/flipgear_rt
                                                       dvi_rx0/dec_b/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.384ns logic, 0.217ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx0/dec_b/bitslip_q (SLICE_X32Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx0/dec_b/phsalgn_0/bitslip (FF)
  Destination:          dvi_rx0/dec_b/bitslip_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.965 - 0.923)
  Source Clock:         dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx0/dec_b/phsalgn_0/bitslip to dvi_rx0/dec_b/bitslip_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y106.BQ     Tcko                  0.200   dvi_rx0/dec_b/phsalgn_0/bitslip
                                                       dvi_rx0/dec_b/phsalgn_0/bitslip
    SLICE_X32Y105.AX     net (fanout=3)        0.357   dvi_rx0/dec_b/phsalgn_0/bitslip
    SLICE_X32Y105.CLK    Tckdi       (-Th)    -0.048   dvi_rx0/dec_b/bitslip_q
                                                       dvi_rx0/dec_b/bitslip_q
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.248ns logic, 0.357ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_rx0_pllclk2" TS_DVI_CLOCK0 * 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dvi_rx0/pclkx2bufg/I0
  Logical resource: dvi_rx0/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: dvi_rx0/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_rx0/dec_b/des_0/counter<3>/CLK
  Logical resource: dvi_rx0/dec_b/des_0/counter_0/CK
  Location pin: SLICE_X46Y90.CLK
  Clock network: dvi_rx0/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: dvi_rx0/dec_b/des_0/counter<3>/SR
  Logical resource: dvi_rx0/dec_b/des_0/counter_0/SR
  Location pin: SLICE_X46Y90.SR
  Clock network: rx0_reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx1_pllclk1 = PERIOD TIMEGRP "rx1_pllclk1" TS_DVI_CLOCK1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 147595 paths analyzed, 38752 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.924ns.
--------------------------------------------------------------------------------

Paths for end point dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18 (SLICE_X17Y88.C2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_7 (FF)
  Destination:          dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.784ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.560 - 0.605)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_7 to dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.CMUX    Tshcko                0.461   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/row_counter_7
    SLICE_X25Y46.B1      net (fanout=2)        0.815   dvi_mux_0/row_counter<7>
    SLICE_X25Y46.B       Tilo                  0.259   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A2      net (fanout=3)        0.635   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X22Y82.B6      net (fanout=64)       5.128   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X22Y82.B       Tilo                  0.203   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1
    SLICE_X17Y88.C2      net (fanout=14)       1.702   dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o
    SLICE_X17Y88.CLK     Tas                   0.322   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din<19>
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT101
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18
    -------------------------------------------------  ---------------------------
    Total                                      9.784ns (1.504ns logic, 8.280ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_5 (FF)
  Destination:          dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.694ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.560 - 0.600)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_5 to dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.AQ      Tcko                  0.391   dvi_mux_0/row_counter<3>
                                                       dvi_mux_0/row_counter_5
    SLICE_X25Y46.B2      net (fanout=2)        0.795   dvi_mux_0/row_counter<5>
    SLICE_X25Y46.B       Tilo                  0.259   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A2      net (fanout=3)        0.635   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X22Y82.B6      net (fanout=64)       5.128   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X22Y82.B       Tilo                  0.203   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1
    SLICE_X17Y88.C2      net (fanout=14)       1.702   dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o
    SLICE_X17Y88.CLK     Tas                   0.322   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din<19>
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT101
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18
    -------------------------------------------------  ---------------------------
    Total                                      9.694ns (1.434ns logic, 8.260ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_21 (FF)
  Destination:          dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.560 - 0.605)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_21 to dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.DQ      Tcko                  0.391   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/row_counter_21
    SLICE_X25Y47.B1      net (fanout=2)        0.754   dvi_mux_0/row_counter<21>
    SLICE_X25Y47.B       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14
    SLICE_X23Y46.A1      net (fanout=3)        0.656   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X22Y82.B6      net (fanout=64)       5.128   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X22Y82.B       Tilo                  0.203   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1
    SLICE_X17Y88.C2      net (fanout=14)       1.702   dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o
    SLICE_X17Y88.CLK     Tas                   0.322   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din<19>
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT101
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_18
    -------------------------------------------------  ---------------------------
    Total                                      9.674ns (1.434ns logic, 8.240ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2 (SLICE_X5Y92.C1), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_7 (FF)
  Destination:          dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.737ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.570 - 0.605)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_7 to dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.CMUX    Tshcko                0.461   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/row_counter_7
    SLICE_X25Y46.B1      net (fanout=2)        0.815   dvi_mux_0/row_counter<7>
    SLICE_X25Y46.B       Tilo                  0.259   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A2      net (fanout=3)        0.635   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X6Y96.A6       net (fanout=64)       5.739   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X6Y96.A        Tilo                  0.203   dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din<22>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o1_2
    SLICE_X5Y92.C1       net (fanout=13)       1.044   dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o11
    SLICE_X5Y92.CLK      Tas                   0.322   dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din<3>
                                                       dvi_mux_0/generate_rows[18].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT171
                                                       dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2
    -------------------------------------------------  ---------------------------
    Total                                      9.737ns (1.504ns logic, 8.233ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_5 (FF)
  Destination:          dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.570 - 0.600)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_5 to dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.AQ      Tcko                  0.391   dvi_mux_0/row_counter<3>
                                                       dvi_mux_0/row_counter_5
    SLICE_X25Y46.B2      net (fanout=2)        0.795   dvi_mux_0/row_counter<5>
    SLICE_X25Y46.B       Tilo                  0.259   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A2      net (fanout=3)        0.635   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X6Y96.A6       net (fanout=64)       5.739   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X6Y96.A        Tilo                  0.203   dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din<22>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o1_2
    SLICE_X5Y92.C1       net (fanout=13)       1.044   dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o11
    SLICE_X5Y92.CLK      Tas                   0.322   dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din<3>
                                                       dvi_mux_0/generate_rows[18].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT171
                                                       dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2
    -------------------------------------------------  ---------------------------
    Total                                      9.647ns (1.434ns logic, 8.213ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_21 (FF)
  Destination:          dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (0.570 - 0.605)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_21 to dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.DQ      Tcko                  0.391   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/row_counter_21
    SLICE_X25Y47.B1      net (fanout=2)        0.754   dvi_mux_0/row_counter<21>
    SLICE_X25Y47.B       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14
    SLICE_X23Y46.A1      net (fanout=3)        0.656   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X6Y96.A6       net (fanout=64)       5.739   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X6Y96.A        Tilo                  0.203   dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din<22>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o1_2
    SLICE_X5Y92.C1       net (fanout=13)       1.044   dvi_mux_0/GND_36_o_dvi_mux_state_AND_161_o11
    SLICE_X5Y92.CLK      Tas                   0.322   dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din<3>
                                                       dvi_mux_0/generate_rows[18].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT171
                                                       dvi_mux_0/generate_rows[18].LED_driver_i/fifo_din_2
    -------------------------------------------------  ---------------------------
    Total                                      9.627ns (1.434ns logic, 8.193ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14 (SLICE_X16Y88.C3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_7 (FF)
  Destination:          dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.690ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.560 - 0.605)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_7 to dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.CMUX    Tshcko                0.461   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/row_counter_7
    SLICE_X25Y46.B1      net (fanout=2)        0.815   dvi_mux_0/row_counter<7>
    SLICE_X25Y46.B       Tilo                  0.259   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A2      net (fanout=3)        0.635   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X22Y82.B6      net (fanout=64)       5.128   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X22Y82.B       Tilo                  0.203   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1
    SLICE_X16Y88.C3      net (fanout=14)       1.589   dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o
    SLICE_X16Y88.CLK     Tas                   0.341   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din<15>
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT61
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14
    -------------------------------------------------  ---------------------------
    Total                                      9.690ns (1.523ns logic, 8.167ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_5 (FF)
  Destination:          dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.560 - 0.600)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_5 to dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y43.AQ      Tcko                  0.391   dvi_mux_0/row_counter<3>
                                                       dvi_mux_0/row_counter_5
    SLICE_X25Y46.B2      net (fanout=2)        0.795   dvi_mux_0/row_counter<5>
    SLICE_X25Y46.B       Tilo                  0.259   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A2      net (fanout=3)        0.635   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o11
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X22Y82.B6      net (fanout=64)       5.128   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X22Y82.B       Tilo                  0.203   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1
    SLICE_X16Y88.C3      net (fanout=14)       1.589   dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o
    SLICE_X16Y88.CLK     Tas                   0.341   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din<15>
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT61
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14
    -------------------------------------------------  ---------------------------
    Total                                      9.600ns (1.453ns logic, 8.147ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_mux_0/row_counter_21 (FF)
  Destination:          dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.580ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.560 - 0.605)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_mux_0/row_counter_21 to dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.DQ      Tcko                  0.391   dvi_mux_0/row_counter<21>
                                                       dvi_mux_0/row_counter_21
    SLICE_X25Y47.B1      net (fanout=2)        0.754   dvi_mux_0/row_counter<21>
    SLICE_X25Y47.B       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14
    SLICE_X23Y46.A1      net (fanout=3)        0.656   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o14
    SLICE_X23Y46.A       Tilo                  0.259   dvi_mux_0/generate_rows[27].LED_driver_i/driver_fifo_i/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<1><3>
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o16
    SLICE_X22Y82.B6      net (fanout=64)       5.128   dvi_mux_0/GND_36_o_dvi_mux_state_AND_101_o1
    SLICE_X22Y82.B       Tilo                  0.203   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_write_state
                                                       dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o1
    SLICE_X16Y88.C3      net (fanout=14)       1.589   dvi_mux_0/GND_36_o_dvi_mux_state_AND_216_o
    SLICE_X16Y88.CLK     Tas                   0.341   dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din<15>
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/Mmux_GND_37_o_GND_37_o_mux_12_OUT61
                                                       dvi_mux_0/generate_rows[7].LED_driver_i/fifo_din_14
    -------------------------------------------------  ---------------------------
    Total                                      9.580ns (1.453ns logic, 8.127ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rx1_pllclk1 = PERIOD TIMEGRP "rx1_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP (SLICE_X48Y51.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_3 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.928 - 0.882)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_3 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.DQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_3
    SLICE_X48Y51.BI      net (fanout=3)        0.228   dvi_rx1/dec_g/rawword<3>
    SLICE_X48Y51.CLK     Tdh         (-Th)     0.000   dvi_rx1/dec_g/cbnd/sdata<3>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.198ns logic, 0.228ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X48Y51.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_0 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.928 - 0.882)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_0 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_0
    SLICE_X48Y51.AX      net (fanout=3)        0.350   dvi_rx1/dec_g/rawword<0>
    SLICE_X48Y51.CLK     Tdh         (-Th)     0.120   dvi_rx1/dec_g/cbnd/sdata<3>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.078ns logic, 0.350ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (SLICE_X48Y51.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_1 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 0)
  Clock Path Skew:      0.046ns (0.928 - 0.882)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx1_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_1 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.BQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_1
    SLICE_X48Y51.BX      net (fanout=3)        0.358   dvi_rx1/dec_g/rawword<1>
    SLICE_X48Y51.CLK     Tdh         (-Th)     0.111   dvi_rx1/dec_g/cbnd/sdata<3>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[1].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.087ns logic, 0.358ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rx1_pllclk1 = PERIOD TIMEGRP "rx1_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: tx0_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: tx0_pclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: tx0_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP "dvi_rx1_pllclk0" 
TS_DVI_CLOCK1 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" 
TS_DVI_CLOCK1 * 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1222 paths analyzed, 424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.664ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/des_0/pdcounter_0 (SLICE_X57Y56.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.142 - 0.151)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_2 to dvi_rx1/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.CQ      Tcko                  0.447   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X57Y57.C4      net (fanout=7)        1.098   dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X57Y57.CMUX    Tilo                  0.313   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o<4>1
    SLICE_X57Y57.B5      net (fanout=1)        0.359   dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o
    SLICE_X57Y57.B       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A5      net (fanout=1)        0.187   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv2
    SLICE_X57Y56.CE      net (fanout=2)        0.285   dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X57Y56.CLK     Tceck                 0.363   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (1.641ns logic, 1.929ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.142 - 0.151)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_2 to dvi_rx1/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.CQ      Tcko                  0.447   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X57Y57.C4      net (fanout=7)        1.098   dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X57Y57.C       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o<4>1
    SLICE_X57Y57.B6      net (fanout=6)        0.299   dvi_rx1/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o
    SLICE_X57Y57.B       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A5      net (fanout=1)        0.187   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv2
    SLICE_X57Y56.CE      net (fanout=2)        0.285   dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X57Y56.CLK     Tceck                 0.363   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.587ns logic, 1.869ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/state_FSM_FFd2 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/state_FSM_FFd2 to dvi_rx1/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.AMUX    Tshcko                0.488   dvi_rx1/dec_g/des_0/state_FSM_FFd4
                                                       dvi_rx1/dec_g/des_0/state_FSM_FFd2
    SLICE_X56Y58.B1      net (fanout=10)       0.700   dvi_rx1/dec_g/des_0/state_FSM_FFd2
    SLICE_X56Y58.B       Tilo                  0.203   dvi_rx1/dec_g/des_0/inc_data_int
                                                       dvi_rx1/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1
    SLICE_X57Y57.B4      net (fanout=8)        0.509   dvi_rx1/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o
    SLICE_X57Y57.B       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A5      net (fanout=1)        0.187   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv2
    SLICE_X57Y56.CE      net (fanout=2)        0.285   dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X57Y56.CLK     Tceck                 0.363   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.572ns logic, 1.681ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/des_0/rst_data (SLICE_X59Y57.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/enable (FF)
  Destination:          dvi_rx1/dec_g/des_0/rst_data (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.543ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.568 - 0.603)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/enable to dvi_rx1/dec_g/des_0/rst_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y76.AQ      Tcko                  0.391   dvi_rx1/dec_g/des_0/cal_data_master
                                                       dvi_rx1/dec_b/des_0/enable
    SLICE_X59Y57.C1      net (fanout=13)       2.830   dvi_rx1/dec_b/des_0/enable
    SLICE_X59Y57.CLK     Tas                   0.322   dvi_rx1/dec_g/des_0/rst_data
                                                       dvi_rx1/dec_g/des_0/rst_data_rstpot1
                                                       dvi_rx1/dec_g/des_0/rst_data
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (0.713ns logic, 2.830ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/des_0/pdcounter_4 (SLICE_X57Y56.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.142 - 0.151)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_2 to dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.CQ      Tcko                  0.447   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X57Y57.C4      net (fanout=7)        1.098   dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X57Y57.CMUX    Tilo                  0.313   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o<4>1
    SLICE_X57Y57.B5      net (fanout=1)        0.359   dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_21_o_equal_48_o
    SLICE_X57Y57.B       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A5      net (fanout=1)        0.187   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv2
    SLICE_X57Y56.CE      net (fanout=2)        0.285   dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X57Y56.CLK     Tceck                 0.340   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (1.618ns logic, 1.929ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.142 - 0.151)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_2 to dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y56.CQ      Tcko                  0.447   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X57Y57.C4      net (fanout=7)        1.098   dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X57Y57.C       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o<4>1
    SLICE_X57Y57.B6      net (fanout=6)        0.299   dvi_rx1/dec_g/des_0/pdcounter[4]_GND_23_o_equal_50_o
    SLICE_X57Y57.B       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A5      net (fanout=1)        0.187   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv2
    SLICE_X57Y56.CE      net (fanout=2)        0.285   dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X57Y56.CLK     Tceck                 0.340   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (1.564ns logic, 1.869ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/state_FSM_FFd2 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/state_FSM_FFd2 to dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.AMUX    Tshcko                0.488   dvi_rx1/dec_g/des_0/state_FSM_FFd4
                                                       dvi_rx1/dec_g/des_0/state_FSM_FFd2
    SLICE_X56Y58.B1      net (fanout=10)       0.700   dvi_rx1/dec_g/des_0/state_FSM_FFd2
    SLICE_X56Y58.B       Tilo                  0.203   dvi_rx1/dec_g/des_0/inc_data_int
                                                       dvi_rx1/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o1
    SLICE_X57Y57.B4      net (fanout=8)        0.509   dvi_rx1/dec_g/des_0/GND_23_o_busy_data_d_OR_80_o
    SLICE_X57Y57.B       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A5      net (fanout=1)        0.187   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X57Y57.A       Tilo                  0.259   dvi_rx1/dec_g/des_0/valid_data_d
                                                       dvi_rx1/dec_g/des_0/_n0278_inv2
    SLICE_X57Y56.CE      net (fanout=2)        0.285   dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X57Y56.CLK     Tceck                 0.340   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (1.549ns logic, 1.681ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/flipgearx2 (SLICE_X47Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_b/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx1/dec_b/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.919 - 0.888)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_b/phsalgn_0/flipgear to dvi_rx1/dec_b/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y60.DQ      Tcko                  0.200   dvi_rx1/dec_b/phsalgn_0/flipgear
                                                       dvi_rx1/dec_b/phsalgn_0/flipgear
    SLICE_X47Y57.AX      net (fanout=2)        0.309   dvi_rx1/dec_b/phsalgn_0/flipgear
    SLICE_X47Y57.CLK     Tckdi       (-Th)    -0.059   dvi_rx1/dec_b/flipgearx2
                                                       dvi_rx1/dec_b/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.259ns logic, 0.309ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/flipgearx2 (SLICE_X47Y57.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx1/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.919 - 0.878)
  Source Clock:         rx1_pclk rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/phsalgn_0/flipgear to dvi_rx1/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y56.DQ      Tcko                  0.200   dvi_rx1/dec_g/phsalgn_0/flipgear
                                                       dvi_rx1/dec_g/phsalgn_0/flipgear
    SLICE_X47Y57.A3      net (fanout=2)        0.257   dvi_rx1/dec_g/phsalgn_0/flipgear
    SLICE_X47Y57.CLK     Tah         (-Th)    -0.155   dvi_rx1/dec_b/flipgearx2
                                                       dvi_rx1/dec_g/phsalgn_0/flipgear_rt
                                                       dvi_rx1/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.355ns logic, 0.257ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/toggle (SLICE_X46Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_r/toggle (FF)
  Destination:          dvi_rx1/dec_r/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_r/toggle to dvi_rx1/dec_r/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y57.AQ      Tcko                  0.200   dvi_rx1/dec_r/toggle
                                                       dvi_rx1/dec_r/toggle
    SLICE_X46Y57.A6      net (fanout=3)        0.031   dvi_rx1/dec_r/toggle
    SLICE_X46Y57.CLK     Tah         (-Th)    -0.190   dvi_rx1/dec_r/toggle
                                                       dvi_rx1/dec_r/toggle_INV_54_o1_INV_0
                                                       dvi_rx1/dec_r/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dvi_rx1/pclkx2bufg/I0
  Logical resource: dvi_rx1/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: dvi_rx1/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_rx1/dec_r/toggle/CLK
  Logical resource: dvi_rx1/dec_r/toggle/CK
  Location pin: SLICE_X46Y57.CLK
  Clock network: dvi_rx1/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: dvi_rx1/dec_r/toggle/SR
  Logical resource: dvi_rx1/dec_r/toggle/SR
  Location pin: SLICE_X46Y57.SR
  Clock network: rx1_reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx0_pllclk0 = PERIOD TIMEGRP "tx0_pllclk0" TS_rx0_pllclk1 
* 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx0_pllclk2 = PERIOD TIMEGRP "tx0_pllclk2" TS_rx0_pllclk1 
* 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tx0_pllclk2 = PERIOD TIMEGRP "tx0_pllclk2" TS_rx0_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: tx0_pclkx2_buf/I0
  Logical resource: tx0_pclkx2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: tx0_pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_tx0/toggle/CLK
  Logical resource: dvi_tx0/toggle/CK
  Location pin: SLICE_X8Y108.CLK
  Clock network: tx0_pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: dvi_tx0/toggle/SR
  Logical resource: dvi_tx0/toggle/SR
  Location pin: SLICE_X8Y108.SR
  Clock network: tx0_reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx0_pllclk0_0 = PERIOD TIMEGRP "tx0_pllclk0_0" 
TS_rx1_pllclk1 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx0_pllclk2_0 = PERIOD TIMEGRP "tx0_pllclk2_0" 
TS_rx1_pllclk1 * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 119 paths analyzed, 119 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.211ns.
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db12 (SLICE_X6Y107.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/sync_gen (FF)
  Destination:          dvi_tx0/pixel2x/fd_db12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/sync_gen to dvi_tx0/pixel2x/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.AQ     Tcko                  0.447   dvi_tx0/pixel2x/sync
                                                       dvi_tx0/pixel2x/sync_gen
    SLICE_X6Y107.CE      net (fanout=18)       3.158   dvi_tx0/pixel2x/sync
    SLICE_X6Y107.CLK     Tceck                 0.331   dvi_tx0/pixel2x/db<15>
                                                       dvi_tx0/pixel2x/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (0.778ns logic, 3.158ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx0/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fd_out4 (FF)
  Destination:          dvi_tx0/oserdes0/oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.496 - 0.480)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fd_out4 to dvi_tx0/oserdes0/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.CQ     Tcko                  0.391   dvi_tx0/n0011<4>
                                                       dvi_tx0/pixel2x/fd_out4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.597   dvi_tx0/n0011<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   dvi_tx0/oserdes0/oserdes_m
                                                       dvi_tx0/oserdes0/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.964ns (0.367ns logic, 3.597ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx0/oserdes1/oserdes_m (OLOGIC_X4Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx0/pixel2x/fd_out9 (FF)
  Destination:          dvi_tx0/oserdes1/oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.496 - 0.488)
  Source Clock:         tx0_pclkx2 rising at 0.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.257ns

  Clock Uncertainty:          0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.509ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fd_out9 to dvi_tx0/oserdes1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.AMUX   Tshcko                0.461   dvi_tx0/n0011<14>
                                                       dvi_tx0/pixel2x/fd_out9
    OLOGIC_X4Y119.D1     net (fanout=1)        3.493   dvi_tx0/n0011<9>
    OLOGIC_X4Y119.CLKDIV Tosdck_D             -0.024   dvi_tx0/oserdes1/oserdes_m
                                                       dvi_tx0/oserdes1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.437ns logic, 3.493ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tx0_pllclk2_0 = PERIOD TIMEGRP "tx0_pllclk2_0" TS_rx1_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_tx0/clkout/oserdes_s (OLOGIC_X4Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/tmdsclkint_0 (FF)
  Destination:          dvi_tx0/clkout/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.520 - 0.467)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: dvi_tx0/tmdsclkint_0 to dvi_tx0/clkout/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y110.AQ      Tcko                  0.368   dvi_tx0/tmdsclkint<0>
                                                       dvi_tx0/tmdsclkint_0
    OLOGIC_X4Y116.D2     net (fanout=5)        1.186   dvi_tx0/tmdsclkint<0>
    OLOGIC_X4Y116.CLKDIV Tosckd_D    (-Th)     1.322   dvi_tx0/clkout/oserdes_s
                                                       dvi_tx0/clkout/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (-0.954ns logic, 1.186ns route)
                                                       (-411.2% logic, 511.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx0/pixel2x/fd_db29 (SLICE_X22Y108.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/sync_gen (FF)
  Destination:          dvi_tx0/pixel2x/fd_db29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx0/pixel2x/sync_gen to dvi_tx0/pixel2x/fd_db29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.AQ     Tcko                  0.234   dvi_tx0/pixel2x/sync
                                                       dvi_tx0/pixel2x/sync_gen
    SLICE_X22Y108.CE     net (fanout=18)       0.145   dvi_tx0/pixel2x/sync
    SLICE_X22Y108.CLK    Tckce       (-Th)     0.102   dvi_tx0/pixel2x/db<29>
                                                       dvi_tx0/pixel2x/fd_db29
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.132ns logic, 0.145ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx0/oserdes2/oserdes_s (OLOGIC_X12Y116.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx0/pixel2x/fd_out10 (FF)
  Destination:          dvi_tx0/oserdes2/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.521 - 0.462)
  Source Clock:         tx0_pclkx2 rising at 5.000ns
  Destination Clock:    tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: dvi_tx0/pixel2x/fd_out10 to dvi_tx0/oserdes2/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.BQ     Tcko                  0.368   dvi_tx0/n0011<10>
                                                       dvi_tx0/pixel2x/fd_out10
    OLOGIC_X12Y116.D1    net (fanout=1)        1.287   dvi_tx0/n0011<10>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.313   dvi_tx0/oserdes2/oserdes_s
                                                       dvi_tx0/oserdes2/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (-0.945ns logic, 1.287ns route)
                                                       (-276.3% logic, 376.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tx0_pllclk2_0 = PERIOD TIMEGRP "tx0_pllclk2_0" TS_rx1_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: tx0_pclkx2_buf/I0
  Logical resource: tx0_pclkx2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: tx0_pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_tx0/toggle/CLK
  Logical resource: dvi_tx0/toggle/CK
  Location pin: SLICE_X8Y108.CLK
  Clock network: tx0_pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: dvi_tx0/toggle/SR
  Logical resource: dvi_tx0/toggle/SR
  Location pin: SLICE_X8Y108.SR
  Clock network: tx0_reset
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk100_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk100_IBUFG                   |     10.000ns|      4.084ns|      0.873ns|            0|            0|          400|            4|
| clk25m                        |     50.000ns|      4.365ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     10.000ns|      3.334ns|      9.116ns|            0|            0|            0|         3633|
| TS_ramdo_0                    |     10.000ns|      4.751ns|          N/A|            0|            0|           30|            0|
| TS_ramra_0                    |     10.000ns|      7.775ns|          N/A|            0|            0|          120|            0|
| TS_rx0_pllclk1                |     10.000ns|      6.176ns|      3.460ns|            0|            0|         2261|            0|
|  TS_tx0_pllclk0               |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_tx0_pllclk2               |      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dvi_rx0_pllclk0            |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_dvi_rx0_pllclk2            |      5.000ns|      4.558ns|          N/A|            0|            0|         1222|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK1                  |     10.000ns|      3.334ns|      9.924ns|            0|            0|            0|       148936|
| TS_rx1_pllclk1                |     10.000ns|      9.924ns|      8.422ns|            0|            0|       147595|          119|
|  TS_tx0_pllclk0_0             |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_tx0_pllclk2_0             |      5.000ns|      4.211ns|          N/A|            0|            0|          119|            0|
| TS_dvi_rx1_pllclk0            |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_dvi_rx1_pllclk2            |      5.000ns|      3.664ns|          N/A|            0|            0|         1222|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    7.775|         |         |         |
RX0_TMDSB<3>   |    7.775|         |         |         |
RX1_TMDS<3>    |    9.461|         |         |         |
RX1_TMDSB<3>   |    9.461|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    7.775|         |         |         |
RX0_TMDSB<3>   |    7.775|         |         |         |
RX1_TMDS<3>    |    9.461|         |         |         |
RX1_TMDSB<3>   |    9.461|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    7.775|         |         |         |
RX0_TMDSB<3>   |    7.775|         |         |         |
RX1_TMDS<3>    |    9.924|         |         |         |
RX1_TMDSB<3>   |    9.924|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    7.775|         |         |         |
RX0_TMDSB<3>   |    7.775|         |         |         |
RX1_TMDS<3>    |    9.924|         |         |         |
RX1_TMDSB<3>   |    9.924|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    4.365|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 152973 paths, 0 nets, and 46636 connections

Design statistics:
   Minimum period:   9.924ns{1}   (Maximum frequency: 100.766MHz)
   Maximum path delay from/to any node:   7.775ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 11 11:29:45 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 497 MB



