/*
 * Copyright (C) 2017 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */
#ifndef __pcm_def_h__
#define __pcm_def_h__

/*
 * Auto generated by DE, please DO NOT modify this file directly.
 */
/* --- CTRL0 Define --- */
#define CTRL0_SC_26M_CK_OFF              (0x1U << 0)
#define CTRL0_SC_MEM_CK_SEL              (0x1U << 1)
#define CTRL0_SC_MEM_CK_OFF              (0x1U << 2)
#define CTRL0_SC_AXI_CK_OFF              (0x1U << 3)
#define CTRL0_SC_DR_SRAM_LOAD            (0x1U << 4)
#define CTRL0_SC_MD26M_CK_OFF            (0x1U << 5)
#define CTRL0_SC_DPY_MODE_SW             (0x1U << 6)
#define CTRL0_SC_DMSUS_OFF               (0x1U << 7)
#define CTRL0_SC_DPY_2ND_DLL_EN          (0x1U << 8)
#define CTRL0_SC_DR_SRAM_RESTORE         (0x1U << 9)
#define CTRL0_SC_MPLLOUT_OFF             (0x1U << 10)
#define CTRL0_SC_TX_TRACKING_DIS         (0x1U << 11)
#define CTRL0_SC_DPY_DLL_EN              (0x1U << 12)
#define CTRL0_SC_DPY_DLL_CK_EN           (0x1U << 13)
#define CTRL0_SC_DPY_VREF_EN             (0x1U << 14)
#define CTRL0_SC_PHYPLL_EN               (0x1U << 15)
#define CTRL0_SC_DDRPHY_FB_CK_EN         (0x1U << 16)
#define CTRL0_SC_DPY_BCLK_ENABLE         (0x1U << 17)
#define CTRL0_SC_MPLL_OFF                (0x1U << 18)
#define CTRL0_SC_SHU_RESTORE             (0x1U << 19)
#define CTRL0_SC_CKSQ0_OFF               (0x1U << 20)
#define CTRL0_SC_DR_SHU_LEVEL_SRAM_LATCH (0x1U << 21)
#define CTRL0_SC_DR_SHU_EN               (0x1U << 22)
#define CTRL0_SC_DPHY_PRECAL_UP          (0x1U << 23)
#define CTRL0_SC_MPLL_S_OFF              (0x1U << 24)
#define CTRL0_SC_DPHY_RXDLY_TRACK_EN     (0x1U << 25)
#define CTRL0_SC_PHYPLL_SHU_EN           (0x1U << 26)
#define CTRL0_SC_PHYPLL2_SHU_EN          (0x1U << 27)
#define CTRL0_SC_PHYPLL_MODE_SW          (0x1U << 28)
#define CTRL0_SC_PHYPLL2_MODE_SW         (0x1U << 29)
#define CTRL0_SC_DR_SHU_LEVEL0           (0x1U << 30)
#define CTRL0_SC_DR_SHU_LEVEL1           (0x1U << 31)

/* --- CTRL1 Define --- */
#define CTRL1_PWRAP_SLEEP_REQ             (0x1U << 0)
#define CTRL1_EMI_CLK_OFF_REQ             (0x1U << 1)
#define CTRL1_TOP_MAS_PAU_REQ             (0x1U << 2)
#define CTRL1_SPM2CKSYS_MEM_CK_MUX_UPDATE (0x1U << 3)
#define CTRL1_PCM_CK_SEL0                 (0x1U << 4)
#define CTRL1_PCM_CK_SEL1                 (0x1U << 5)
#define CTRL1_SPM2RC_DVS_DONE             (0x1U << 6)
#define CTRL1_FREQH_PAUSE_MPLL            (0x1U << 7)
#define CTRL1_SC_26M_CK_SEL               (0x1U << 8)
#define CTRL1_PCM_TIMER_SET               (0x1U << 9)
#define CTRL1_PCM_TIMER_CLR               (0x1U << 10)
#define CTRL1_SRCVOLTEN                   (0x1U << 11)
#define CTRL1_CSYSPWRUPACK                (0x1U << 12)
#define CTRL1_IM_SLEEP_ENABLE             (0x1U << 13)
#define CTRL1_SRCCLKENO                   (0x1U << 14)
#define CTRL1_SYSRST                      (0x1U << 15)
#define CTRL1_SPM_APSRC_INTERNAL_ACK      (0x1U << 16)
#define CTRL1_CPU_SYS_TIMER_CLK_SEL       (0x1U << 17)
#define CTRL1_SC_AXI_DCM_DIS              (0x1U << 18)
#define CTRL1_FREQH_PAUSE_MEM             (0x1U << 19)
#define CTRL1_FREQH_PAUSE_MAIN            (0x1U << 20)
#define CTRL1_SRCCLKENO_1                 (0x1U << 21)
#define CTRL1_WDT_KICK_P                  (0x1U << 22)
#define CTRL1_SC_TIMER_RST                (0x1U << 23)
#define CTRL1_WAKEUP_EXT_W_SEL            (0x1U << 24)
#define CTRL1_WAKEUP_EXT_R_SEL            (0x1U << 25)
#define CTRL1_PMIC_IRQ_REQ_EN             (0x1U << 26)
#define CTRL1_FORCE_VTCXO_ON              (0x1U << 27)
#define CTRL1_FORCE_APSRC_ON              (0x1U << 28)
#define CTRL1_FORCE_INFRA_ON              (0x1U << 29)
#define CTRL1_FORCE_VRF18_ON              (0x1U << 30)
#define CTRL1_SPM_DDR_EN_INTERNAL_ACK     (0x1U << 31)

/* --- CTRL2 Define --- */
#define CTRL2_MD32PCM_IRQ_TRIG_BIT        (0x1U << 31)

/* --- STA0 Define --- */
#define STA0_EXT_SRCCLKENI0          (0x1U << 0)
#define STA0_EXT_SRCCLKENI1          (0x1U << 1)
#define STA0_MD_SRCCLKENA_0          (0x1U << 2)
#define STA0_MD_APSRC_REQ_0          (0x1U << 3)
#define STA0_CONN_DDR_EN             (0x1U << 4)
#define STA0_MD_SRCCLKENA_1          (0x1U << 5)
#define STA0_MD32_SRCCLKENA          (0x1U << 6)
#define STA0_MD32_APSRC_REQ          (0x1U << 7)
#define STA0_MD1_STATE               (0x1U << 8)
#define STA0_EMI_CLK_OFF_2_ACK       (0x1U << 9)
#define STA0_MM_STATE                (0x1U << 10)
#define STA0_MD32_STATE              (0x1U << 11)
#define STA0_MD_DDR_EN_0             (0x1U << 12)
#define STA0_CONN_STATE              (0x1U << 13)
#define STA0_CONN_SRCCKENA           (0x1U << 14)
#define STA0_CONN_APSRC_REQ          (0x1U << 15)
#define STA0_SLEEP_EVENT_STA         (0x1U << 16)
#define STA0_WAKE_EVENT_STA          (0x1U << 17)
#define STA0_SCP_STATE               (0x1U << 18)
#define STA0_CSYSPWRUPREQ            (0x1U << 19)
#define STA0_PWRAP_SLEEP_ACK         (0x1U << 20)
#define STA0_EMI_CLK_OFF_ACK         (0x1U << 21)
#define STA0_AUDIO_DSP_STATE         (0x1U << 22)
#define STA0_SW_DMDRAMCSHU_ACK       (0x1U << 23)
#define STA0_CONN_SRCCLKENB          (0x1U << 24)
#define STA0_SC_DR_SRAM_LOAD_ACK     (0x1U << 25)
#define STA0_INFRA_AUX_IDLE          (0x1U << 26)
#define STA0_DVFS_STATE              (0x1U << 27)
#define STA0_SC_DR_SRAM_PLL_LOAD_ACK (0x1U << 28)
#define STA0_SC_DR_SRAM_RESTORE_ACK  (0x1U << 29)
#define STA0_MD_VRF18_REQ_0          (0x1U << 30)
#define STA0_DDR_EN_STATE            (0x1U << 31)

/* --- STA1 Define --- */
#define STA1_PCM_TIMER         (0x1U << 0)
#define STA1_SPM_DEBUG         (0x1U << 1)
#define STA1_KP_IRQ            (0x1U << 2)
#define STA1_APWDT_EVENT       (0x1U << 3)
#define STA1_APXGPT_EVENT      (0x1U << 4)
#define STA1_CONN2AP_WAKEUP    (0x1U << 5)
#define STA1_EINT_EVENT        (0x1U << 6)
#define STA1_CONN_WDT_IRQ      (0x1U << 7)
#define STA1_CCIF0_EVENT       (0x1U << 8)
#define STA1_LOWBATTERY_IRQ    (0x1U << 9)
#define STA1_SSPM2SPM_WAKEUP   (0x1U << 10)
#define STA1_SCP2SPM_WAKEUP    (0x1U << 11)
#define STA1_ADSP2SPM_WAKEUP   (0x1U << 12)
#define STA1_PCM_WDT_WAKE      (0x1U << 13)
#define STA1_USB0_CDSC         (0x1U << 14)
#define STA1_USB0_POWERDWN     (0x1U << 15)
#define STA1_SYS_TIMER         (0x1U << 16)
#define STA1_EINT_EVENT_SECURE (0x1U << 17)
#define STA1_CCIF1_EVENT       (0x1U << 18)
#define STA1_UART0_IRQ         (0x1U << 19)
#define STA1_AFE_IRQ_MCU       (0x1U << 20)
#define STA1_THERM_CTRL_EVENT  (0x1U << 21)
#define STA1_SYS_CIRQ_IRQ      (0x1U << 22)
#define STA1_MD2AP_PEER_WAKEUP (0x1U << 23)
#define STA1_CSYSPWREQ         (0x1U << 24)
#define STA1_MD_WDT            (0x1U << 25)
#define STA1_AP2AP_PEER_WAKEUP (0x1U << 26)
#define STA1_BY_SEJ            (0x1U << 27)
#define STA1_CPU_WAKEUP        (0x1U << 28)
#define STA1_ALL_CPU_IRQ       (0x1U << 29)
#define STA1_CPU_NOT_WFI       (0x1U << 30)
#define STA1_MCUSYS_IDLE       (0x1U << 31)

/* --- STA2 Define --- */
#define STA2_EVENT_26M_WAKE               (0x1U << 0)
#define STA2_EVENT_26M_SLEEP              (0x1U << 1)
#define STA2_EVENT_INFRA_WAKE             (0x1U << 2)
#define STA2_EVENT_INFRA_SLEEP            (0x1U << 3)
#define STA2_EVENT_APSRC_WAKE             (0x1U << 4)
#define STA2_EVENT_APSRC_SLEEP            (0x1U << 5)
#define STA2_EVENT_VRF18_WAKE             (0x1U << 6)
#define STA2_EVENT_VRF18_SLEEP            (0x1U << 7)
#define STA2_EVENT_DVFS_WAKE              (0x1U << 8)
#define STA2_EVENT_DDREN_WAKE             (0x1U << 9)
#define STA2_EVENT_DDREN_SLEEP            (0x1U << 10)
#define STA2_EVENT_DDREN2_WAKE            (0x1U << 11)
#define STA2_EVENT_DDREN2_SLEEP           (0x1U << 12)
#define STA2_EVENT_MCUSYS_PWR_EVENT_WAKE  (0x1U << 13)
#define STA2_EVENT_MCUSYS_PWR_EVENT_SLEEP (0x1U << 14)
#define STA2_EVENT_SW_MAILBOX_WAKE        (0x1U << 15)
#define STA2_EVENT_SSPM_MAILBOX_WAKE      (0x1U << 16)
#define STA2_EVENT_ADSP_MAILBOX_WAKE      (0x1U << 17)
#define STA2_EVENT_SCP_MAILBOX_WAKE       (0x1U << 18)
#define STA2_EVENT_XOWCN_WAKE             (0x1U << 19)
#define STA2_EVENT_XOWCN_SLEEP            (0x1U << 20)

#endif /* __pcm_def_h__ */
