
DDS_AD9833.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004944  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000015a4  08004ae4  08004ae4  00014ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006088  08006088  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08006088  08006088  00016088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006090  08006090  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006090  08006090  00016090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006094  08006094  00016094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08006098  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000090  08006128  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  08006128  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000143b8  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029c5  00000000  00000000  00034478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  00036e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bf0  00000000  00000000  00037b70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018195  00000000  00000000  00038760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013126  00000000  00000000  000508f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e5c6  00000000  00000000  00063a1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f1fe1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000393c  00000000  00000000  000f2034  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004acc 	.word	0x08004acc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	08004acc 	.word	0x08004acc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <AD9833_Select>:
 *      Author: ivanc
 */
#include "AD9833.h"

void AD9833_Select(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9833_FSYNC_GPIO_Port, AD9833_FSYNC_Pin, GPIO_PIN_RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2104      	movs	r1, #4
 8000580:	4804      	ldr	r0, [pc, #16]	; (8000594 <AD9833_Select+0x1c>)
 8000582:	f001 fadf 	bl	8001b44 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833PORT,AD9833SS,GPIO_PIN_RESET); //+
 8000586:	2200      	movs	r2, #0
 8000588:	2108      	movs	r1, #8
 800058a:	4803      	ldr	r0, [pc, #12]	; (8000598 <AD9833_Select+0x20>)
 800058c:	f001 fada 	bl	8001b44 <HAL_GPIO_WritePin>
}
 8000590:	bf00      	nop
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40020400 	.word	0x40020400
 8000598:	40020000 	.word	0x40020000

0800059c <AD9833_Unselect>:


void AD9833_Unselect(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9833_FSYNC_GPIO_Port, AD9833_FSYNC_Pin, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2104      	movs	r1, #4
 80005a4:	4804      	ldr	r0, [pc, #16]	; (80005b8 <AD9833_Unselect+0x1c>)
 80005a6:	f001 facd 	bl	8001b44 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833PORT,AD9833SS,GPIO_PIN_SET); //high = deselected	 //+
 80005aa:	2201      	movs	r2, #1
 80005ac:	2108      	movs	r1, #8
 80005ae:	4803      	ldr	r0, [pc, #12]	; (80005bc <AD9833_Unselect+0x20>)
 80005b0:	f001 fac8 	bl	8001b44 <HAL_GPIO_WritePin>
}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	40020400 	.word	0x40020400
 80005bc:	40020000 	.word	0x40020000

080005c0 <AD9833_WriteRegister>:


void AD9833_WriteRegister(uint16_t data)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	80fb      	strh	r3, [r7, #6]
	asm("NOP");
 80005ca:	bf00      	nop
	asm("NOP");
 80005cc:	bf00      	nop
	asm("NOP");
 80005ce:	bf00      	nop
	asm("NOP");
 80005d0:	bf00      	nop
	asm("NOP");
 80005d2:	bf00      	nop
	asm("NOP");
 80005d4:	bf00      	nop

	uint8_t LByte = data & 0x00ff; //Low Byte
 80005d6:	88fb      	ldrh	r3, [r7, #6]
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	73fb      	strb	r3, [r7, #15]

	uint8_t HByte = data >> 8;  //High Byte
 80005dc:	88fb      	ldrh	r3, [r7, #6]
 80005de:	0a1b      	lsrs	r3, r3, #8
 80005e0:	b29b      	uxth	r3, r3
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	73bb      	strb	r3, [r7, #14]

	HAL_SPI_Transmit(&AD9833_SPI_PORT, &LByte, 1, HAL_MAX_DELAY);
 80005e6:	f107 010f 	add.w	r1, r7, #15
 80005ea:	f04f 33ff 	mov.w	r3, #4294967295
 80005ee:	2201      	movs	r2, #1
 80005f0:	480b      	ldr	r0, [pc, #44]	; (8000620 <AD9833_WriteRegister+0x60>)
 80005f2:	f001 ff5e 	bl	80024b2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&AD9833_SPI_PORT, &HByte, 1, HAL_MAX_DELAY);
 80005f6:	f107 010e 	add.w	r1, r7, #14
 80005fa:	f04f 33ff 	mov.w	r3, #4294967295
 80005fe:	2201      	movs	r2, #1
 8000600:	4807      	ldr	r0, [pc, #28]	; (8000620 <AD9833_WriteRegister+0x60>)
 8000602:	f001 ff56 	bl	80024b2 <HAL_SPI_Transmit>
//		asm("NOP");
//		HAL_GPIO_WritePin(AD9833PORT,AD9833SCK,GPIO_PIN_SET);
//		data = data<<1; //Shift left by 1 bit
//	}
//	HAL_GPIO_WritePin(AD9833PORT,AD9833DATA,GPIO_PIN_RESET);                    //Idle low
	asm("NOP");
 8000606:	bf00      	nop
	asm("NOP");
 8000608:	bf00      	nop
	asm("NOP");
 800060a:	bf00      	nop
	asm("NOP");
 800060c:	bf00      	nop
	asm("NOP");
 800060e:	bf00      	nop
	asm("NOP");
 8000610:	bf00      	nop
	asm("NOP");
 8000612:	bf00      	nop
	asm("NOP");
 8000614:	bf00      	nop
}
 8000616:	bf00      	nop
 8000618:	3710      	adds	r7, #16
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	200000dc 	.word	0x200000dc

08000624 <AD9833_Reset>:

void AD9833_Reset(uint8_t reset_state)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	71fb      	strb	r3, [r7, #7]
	if (reset_state == 0) {
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	2b00      	cmp	r3, #0
 8000632:	d104      	bne.n	800063e <AD9833_Reset+0x1a>
		AD9833_WriteRegister(CNTRL_REG & ~(1 << 8)); // Set D8 to 0
 8000634:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000638:	f7ff ffc2 	bl	80005c0 <AD9833_WriteRegister>
	}
	else if (reset_state == 1) {
		AD9833_WriteRegister(CNTRL_REG | (1 << 8)); // Set D8 to 1
	}
}
 800063c:	e006      	b.n	800064c <AD9833_Reset+0x28>
	else if (reset_state == 1) {
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d103      	bne.n	800064c <AD9833_Reset+0x28>
		AD9833_WriteRegister(CNTRL_REG | (1 << 8)); // Set D8 to 1
 8000644:	f44f 5004 	mov.w	r0, #8448	; 0x2100
 8000648:	f7ff ffba 	bl	80005c0 <AD9833_WriteRegister>
}
 800064c:	bf00      	nop
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}

08000654 <AD9833_SetWaveform>:


void AD9833_SetWaveform(WaveDef Wave)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
	AD9833_Select();
 800065e:	f7ff ff8b 	bl	8000578 <AD9833_Select>
	switch(Wave) {
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	2b02      	cmp	r3, #2
 8000666:	d006      	beq.n	8000676 <AD9833_SetWaveform+0x22>
 8000668:	2b02      	cmp	r3, #2
 800066a:	dc13      	bgt.n	8000694 <AD9833_SetWaveform+0x40>
 800066c:	2b00      	cmp	r3, #0
 800066e:	d00c      	beq.n	800068a <AD9833_SetWaveform+0x36>
 8000670:	2b01      	cmp	r3, #1
 8000672:	d005      	beq.n	8000680 <AD9833_SetWaveform+0x2c>
			break;
		case wave_triangle:
			AD9833_WriteRegister(TRIANGLE);
			break;
		default:
			break;
 8000674:	e00e      	b.n	8000694 <AD9833_SetWaveform+0x40>
			AD9833_WriteRegister(SINE);
 8000676:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800067a:	f7ff ffa1 	bl	80005c0 <AD9833_WriteRegister>
    		break;
 800067e:	e00a      	b.n	8000696 <AD9833_SetWaveform+0x42>
			AD9833_WriteRegister(SQUARE);
 8000680:	f242 0028 	movw	r0, #8232	; 0x2028
 8000684:	f7ff ff9c 	bl	80005c0 <AD9833_WriteRegister>
			break;
 8000688:	e005      	b.n	8000696 <AD9833_SetWaveform+0x42>
			AD9833_WriteRegister(TRIANGLE);
 800068a:	f242 0002 	movw	r0, #8194	; 0x2002
 800068e:	f7ff ff97 	bl	80005c0 <AD9833_WriteRegister>
			break;
 8000692:	e000      	b.n	8000696 <AD9833_SetWaveform+0x42>
			break;
 8000694:	bf00      	nop
	}
	AD9833_Unselect();
 8000696:	f7ff ff81 	bl	800059c <AD9833_Unselect>
}
 800069a:	bf00      	nop
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
	...

080006a4 <AD9833_SetFrequency>:


void AD9833_SetFrequency(uint32_t freq)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	// TODO: calculate max frequency based on refFrequency.
	// Use the calculations for sanity checks on numbers.
	// Sanity check on frequency: Square - refFrequency / 2
	// Sine/Triangle - refFrequency / 4

	if (freq > (FMCLK >> 1))	//bitwise FMCLK / 2
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4a25      	ldr	r2, [pc, #148]	; (8000744 <AD9833_SetFrequency+0xa0>)
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d901      	bls.n	80006b8 <AD9833_SetFrequency+0x14>
			freq = FMCLK >> 1;
 80006b4:	4b23      	ldr	r3, [pc, #140]	; (8000744 <AD9833_SetFrequency+0xa0>)
 80006b6:	607b      	str	r3, [r7, #4]
	else if (freq < 0) freq = 0;

	uint32_t freq_reg = (float)(freq * (1 << 28)) / (float)FMCLK; // Tuning Word
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	071b      	lsls	r3, r3, #28
 80006bc:	ee07 3a90 	vmov	s15, r3
 80006c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80006c4:	eddf 6a20 	vldr	s13, [pc, #128]	; 8000748 <AD9833_SetFrequency+0xa4>
 80006c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006d0:	ee17 3a90 	vmov	r3, s15
 80006d4:	60fb      	str	r3, [r7, #12]

	uint16_t MSB = ((freq_reg & 0xFFFC000) >> 14) | FREQ_REG; // FREQ MSB
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	0b9b      	lsrs	r3, r3, #14
 80006da:	b29b      	uxth	r3, r3
 80006dc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006e6:	817b      	strh	r3, [r7, #10]
	uint16_t LSB = (freq_reg & 0x3FFF) | FREQ_REG;  // FREQ LSB
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006f6:	813b      	strh	r3, [r7, #8]

	HAL_GPIO_WritePin(AD9833PORT,AD9833DATA,GPIO_PIN_SET);
 80006f8:	2201      	movs	r2, #1
 80006fa:	2102      	movs	r1, #2
 80006fc:	4813      	ldr	r0, [pc, #76]	; (800074c <AD9833_SetFrequency+0xa8>)
 80006fe:	f001 fa21 	bl	8001b44 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833PORT,AD9833SCK,GPIO_PIN_SET);
 8000702:	2201      	movs	r2, #1
 8000704:	2104      	movs	r1, #4
 8000706:	4811      	ldr	r0, [pc, #68]	; (800074c <AD9833_SetFrequency+0xa8>)
 8000708:	f001 fa1c 	bl	8001b44 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833PORT,AD9833SS,GPIO_PIN_SET);
 800070c:	2201      	movs	r2, #1
 800070e:	2108      	movs	r1, #8
 8000710:	480e      	ldr	r0, [pc, #56]	; (800074c <AD9833_SetFrequency+0xa8>)
 8000712:	f001 fa17 	bl	8001b44 <HAL_GPIO_WritePin>

	AD9833_Select();
 8000716:	f7ff ff2f 	bl	8000578 <AD9833_Select>
	AD9833_Reset(1);
 800071a:	2001      	movs	r0, #1
 800071c:	f7ff ff82 	bl	8000624 <AD9833_Reset>
	AD9833_WriteRegister(LSB);
 8000720:	893b      	ldrh	r3, [r7, #8]
 8000722:	4618      	mov	r0, r3
 8000724:	f7ff ff4c 	bl	80005c0 <AD9833_WriteRegister>
	AD9833_WriteRegister(MSB);
 8000728:	897b      	ldrh	r3, [r7, #10]
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ff48 	bl	80005c0 <AD9833_WriteRegister>
	AD9833_Reset(0);
 8000730:	2000      	movs	r0, #0
 8000732:	f7ff ff77 	bl	8000624 <AD9833_Reset>
	AD9833_Unselect();
 8000736:	f7ff ff31 	bl	800059c <AD9833_Unselect>
}
 800073a:	bf00      	nop
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	00bebc20 	.word	0x00bebc20
 8000748:	4bbebc20 	.word	0x4bbebc20
 800074c:	40020000 	.word	0x40020000

08000750 <AD9833_Init>:
	uint16_t phase_val  = ((int)(phase_deg * BITS_PER_DEG)) | 0xC000;  //using 0xC000 which is Phase 0 Register Address
	AD9833_WriteRegister(phase_val);
}

void AD9833_Init(WaveDef Wave, uint32_t freq, uint16_t phase_deg)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	4603      	mov	r3, r0
 8000758:	6039      	str	r1, [r7, #0]
 800075a:	71fb      	strb	r3, [r7, #7]
 800075c:	4613      	mov	r3, r2
 800075e:	80bb      	strh	r3, [r7, #4]
//	AD9833_Reset(1); //dont need

	HAL_GPIO_WritePin(AD9833PORT,AD9833DATA,GPIO_PIN_SET); // Set All SPI pings to High
 8000760:	2201      	movs	r2, #1
 8000762:	2102      	movs	r1, #2
 8000764:	480b      	ldr	r0, [pc, #44]	; (8000794 <AD9833_Init+0x44>)
 8000766:	f001 f9ed 	bl	8001b44 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833PORT,AD9833SCK,GPIO_PIN_SET);  // Set All SPI pings to High
 800076a:	2201      	movs	r2, #1
 800076c:	2104      	movs	r1, #4
 800076e:	4809      	ldr	r0, [pc, #36]	; (8000794 <AD9833_Init+0x44>)
 8000770:	f001 f9e8 	bl	8001b44 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9833PORT,AD9833SS,GPIO_PIN_SET);   // Set All SPI pings to High
 8000774:	2201      	movs	r2, #1
 8000776:	2108      	movs	r1, #8
 8000778:	4806      	ldr	r0, [pc, #24]	; (8000794 <AD9833_Init+0x44>)
 800077a:	f001 f9e3 	bl	8001b44 <HAL_GPIO_WritePin>

	AD9833_SetFrequency(freq);
 800077e:	6838      	ldr	r0, [r7, #0]
 8000780:	f7ff ff90 	bl	80006a4 <AD9833_SetFrequency>

	AD9833_SetWaveform(Wave);
 8000784:	79fb      	ldrb	r3, [r7, #7]
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ff64 	bl	8000654 <AD9833_SetWaveform>
//	AD9833_SetPhase(phase_deg);
}
 800078c:	bf00      	nop
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	40020000 	.word	0x40020000

08000798 <Encoder_Init>:

/*
 * @brief Starts the TIM Encoder Interface
 */
void Encoder_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800079c:	213c      	movs	r1, #60	; 0x3c
 800079e:	4802      	ldr	r0, [pc, #8]	; (80007a8 <Encoder_Init+0x10>)
 80007a0:	f002 f934 	bl	8002a0c <HAL_TIM_Encoder_Start>
}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	2000018c 	.word	0x2000018c

080007ac <Encoder_Read>:
/*
 * @brief Read Timer Counter Register value
 * @retval Value of the timer counter register (TIM1_CNT) divided by 2
 */
uint16_t Encoder_Read(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
	int16_t val = __HAL_TIM_GET_COUNTER(&htim1);
 80007b2:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <Encoder_Read+0x24>)
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007b8:	80fb      	strh	r3, [r7, #6]
	return val >> 1;
 80007ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007be:	105b      	asrs	r3, r3, #1
 80007c0:	b21b      	sxth	r3, r3
 80007c2:	b29b      	uxth	r3, r3
}
 80007c4:	4618      	mov	r0, r3
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	2000018c 	.word	0x2000018c

080007d4 <Encoder_Get_Status>:
/*
 * @brief Read the current state of the encoder
 * @retval Current encoder status
 */
Encoder_Status Encoder_Get_Status(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	new_count = Encoder_Read();
 80007d8:	f7ff ffe8 	bl	80007ac <Encoder_Read>
 80007dc:	4603      	mov	r3, r0
 80007de:	b21a      	sxth	r2, r3
 80007e0:	4b15      	ldr	r3, [pc, #84]	; (8000838 <Encoder_Get_Status+0x64>)
 80007e2:	801a      	strh	r2, [r3, #0]
	if (new_count != prev_count) {
 80007e4:	4b14      	ldr	r3, [pc, #80]	; (8000838 <Encoder_Get_Status+0x64>)
 80007e6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80007ea:	4b14      	ldr	r3, [pc, #80]	; (800083c <Encoder_Get_Status+0x68>)
 80007ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	d01e      	beq.n	8000832 <Encoder_Get_Status+0x5e>
		if (new_count > prev_count) {
 80007f4:	4b10      	ldr	r3, [pc, #64]	; (8000838 <Encoder_Get_Status+0x64>)
 80007f6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80007fa:	4b10      	ldr	r3, [pc, #64]	; (800083c <Encoder_Get_Status+0x68>)
 80007fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000800:	429a      	cmp	r2, r3
 8000802:	dd06      	ble.n	8000812 <Encoder_Get_Status+0x3e>
			prev_count = new_count;
 8000804:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <Encoder_Get_Status+0x64>)
 8000806:	f9b3 2000 	ldrsh.w	r2, [r3]
 800080a:	4b0c      	ldr	r3, [pc, #48]	; (800083c <Encoder_Get_Status+0x68>)
 800080c:	801a      	strh	r2, [r3, #0]
			return Incremented;
 800080e:	2301      	movs	r3, #1
 8000810:	e010      	b.n	8000834 <Encoder_Get_Status+0x60>
		}
		else if (new_count < prev_count){
 8000812:	4b09      	ldr	r3, [pc, #36]	; (8000838 <Encoder_Get_Status+0x64>)
 8000814:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000818:	4b08      	ldr	r3, [pc, #32]	; (800083c <Encoder_Get_Status+0x68>)
 800081a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800081e:	429a      	cmp	r2, r3
 8000820:	da07      	bge.n	8000832 <Encoder_Get_Status+0x5e>
			prev_count = new_count;
 8000822:	4b05      	ldr	r3, [pc, #20]	; (8000838 <Encoder_Get_Status+0x64>)
 8000824:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000828:	4b04      	ldr	r3, [pc, #16]	; (800083c <Encoder_Get_Status+0x68>)
 800082a:	801a      	strh	r2, [r3, #0]
			return Decremented;
 800082c:	f04f 33ff 	mov.w	r3, #4294967295
 8000830:	e000      	b.n	8000834 <Encoder_Get_Status+0x60>
		}
	}
	return Neutral;
 8000832:	2300      	movs	r3, #0
}
 8000834:	4618      	mov	r0, r3
 8000836:	bd80      	pop	{r7, pc}
 8000838:	200000ac 	.word	0x200000ac
 800083c:	200000ae 	.word	0x200000ae

08000840 <Button_Get_Status>:
/*
 * @brief Read and recognizes long and short presses encoder button
 * @retval Current encoder button status
 */
Button_Status Button_Get_Status(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
	btn.state = !HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin);
 8000844:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000848:	483e      	ldr	r0, [pc, #248]	; (8000944 <Button_Get_Status+0x104>)
 800084a:	f001 f963 	bl	8001b14 <HAL_GPIO_ReadPin>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	bf0c      	ite	eq
 8000854:	2301      	moveq	r3, #1
 8000856:	2300      	movne	r3, #0
 8000858:	b2d9      	uxtb	r1, r3
 800085a:	4a3b      	ldr	r2, [pc, #236]	; (8000948 <Button_Get_Status+0x108>)
 800085c:	7813      	ldrb	r3, [r2, #0]
 800085e:	f361 0300 	bfi	r3, r1, #0, #1
 8000862:	7013      	strb	r3, [r2, #0]

	if (btn.state && !btn.short_state && ((HAL_GetTick() - btn_time) > BUTTON_SHORT_PRESS_DELAY)) {
 8000864:	4b38      	ldr	r3, [pc, #224]	; (8000948 <Button_Get_Status+0x108>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	f003 0301 	and.w	r3, r3, #1
 800086c:	b2db      	uxtb	r3, r3
 800086e:	2b00      	cmp	r3, #0
 8000870:	d01e      	beq.n	80008b0 <Button_Get_Status+0x70>
 8000872:	4b35      	ldr	r3, [pc, #212]	; (8000948 <Button_Get_Status+0x108>)
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	f003 0302 	and.w	r3, r3, #2
 800087a:	b2db      	uxtb	r3, r3
 800087c:	2b00      	cmp	r3, #0
 800087e:	d117      	bne.n	80008b0 <Button_Get_Status+0x70>
 8000880:	f000 feae 	bl	80015e0 <HAL_GetTick>
 8000884:	4602      	mov	r2, r0
 8000886:	4b31      	ldr	r3, [pc, #196]	; (800094c <Button_Get_Status+0x10c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	1ad3      	subs	r3, r2, r3
 800088c:	2b64      	cmp	r3, #100	; 0x64
 800088e:	d90f      	bls.n	80008b0 <Button_Get_Status+0x70>
		btn.short_state = 1;
 8000890:	4a2d      	ldr	r2, [pc, #180]	; (8000948 <Button_Get_Status+0x108>)
 8000892:	7813      	ldrb	r3, [r2, #0]
 8000894:	f043 0302 	orr.w	r3, r3, #2
 8000898:	7013      	strb	r3, [r2, #0]
		btn.long_state = 0;
 800089a:	4a2b      	ldr	r2, [pc, #172]	; (8000948 <Button_Get_Status+0x108>)
 800089c:	7813      	ldrb	r3, [r2, #0]
 800089e:	f36f 0382 	bfc	r3, #2, #1
 80008a2:	7013      	strb	r3, [r2, #0]
		btn_time = HAL_GetTick();
 80008a4:	f000 fe9c 	bl	80015e0 <HAL_GetTick>
 80008a8:	4603      	mov	r3, r0
 80008aa:	4a28      	ldr	r2, [pc, #160]	; (800094c <Button_Get_Status+0x10c>)
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	e046      	b.n	800093e <Button_Get_Status+0xfe>
	}
	else if (btn.state && !btn.long_state && (HAL_GetTick() - btn_time) > BUTTON_LONG_PRESS_DELAY) {
 80008b0:	4b25      	ldr	r3, [pc, #148]	; (8000948 <Button_Get_Status+0x108>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	f003 0301 	and.w	r3, r3, #1
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d016      	beq.n	80008ec <Button_Get_Status+0xac>
 80008be:	4b22      	ldr	r3, [pc, #136]	; (8000948 <Button_Get_Status+0x108>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	f003 0304 	and.w	r3, r3, #4
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d10f      	bne.n	80008ec <Button_Get_Status+0xac>
 80008cc:	f000 fe88 	bl	80015e0 <HAL_GetTick>
 80008d0:	4602      	mov	r2, r0
 80008d2:	4b1e      	ldr	r3, [pc, #120]	; (800094c <Button_Get_Status+0x10c>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	1ad3      	subs	r3, r2, r3
 80008d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80008dc:	d906      	bls.n	80008ec <Button_Get_Status+0xac>
		btn.long_state = 1;
 80008de:	4a1a      	ldr	r2, [pc, #104]	; (8000948 <Button_Get_Status+0x108>)
 80008e0:	7813      	ldrb	r3, [r2, #0]
 80008e2:	f043 0304 	orr.w	r3, r3, #4
 80008e6:	7013      	strb	r3, [r2, #0]
		return Long_Press;
 80008e8:	2302      	movs	r3, #2
 80008ea:	e029      	b.n	8000940 <Button_Get_Status+0x100>
	}
	else if (!btn.state && btn.short_state && (HAL_GetTick() - btn_time) > BUTTON_SHORT_PRESS_DELAY) {
 80008ec:	4b16      	ldr	r3, [pc, #88]	; (8000948 <Button_Get_Status+0x108>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	f003 0301 	and.w	r3, r3, #1
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d121      	bne.n	800093e <Button_Get_Status+0xfe>
 80008fa:	4b13      	ldr	r3, [pc, #76]	; (8000948 <Button_Get_Status+0x108>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	f003 0302 	and.w	r3, r3, #2
 8000902:	b2db      	uxtb	r3, r3
 8000904:	2b00      	cmp	r3, #0
 8000906:	d01a      	beq.n	800093e <Button_Get_Status+0xfe>
 8000908:	f000 fe6a 	bl	80015e0 <HAL_GetTick>
 800090c:	4602      	mov	r2, r0
 800090e:	4b0f      	ldr	r3, [pc, #60]	; (800094c <Button_Get_Status+0x10c>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	1ad3      	subs	r3, r2, r3
 8000914:	2b64      	cmp	r3, #100	; 0x64
 8000916:	d912      	bls.n	800093e <Button_Get_Status+0xfe>
		btn.short_state = 0;
 8000918:	4a0b      	ldr	r2, [pc, #44]	; (8000948 <Button_Get_Status+0x108>)
 800091a:	7813      	ldrb	r3, [r2, #0]
 800091c:	f36f 0341 	bfc	r3, #1, #1
 8000920:	7013      	strb	r3, [r2, #0]
		btn_time = HAL_GetTick();
 8000922:	f000 fe5d 	bl	80015e0 <HAL_GetTick>
 8000926:	4603      	mov	r3, r0
 8000928:	4a08      	ldr	r2, [pc, #32]	; (800094c <Button_Get_Status+0x10c>)
 800092a:	6013      	str	r3, [r2, #0]
		if(!btn.long_state) {
 800092c:	4b06      	ldr	r3, [pc, #24]	; (8000948 <Button_Get_Status+0x108>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	f003 0304 	and.w	r3, r3, #4
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2b00      	cmp	r3, #0
 8000938:	d101      	bne.n	800093e <Button_Get_Status+0xfe>
			return Short_Press;
 800093a:	2301      	movs	r3, #1
 800093c:	e000      	b.n	8000940 <Button_Get_Status+0x100>
		}
	}
	return False_Press;
 800093e:	2300      	movs	r3, #0
}
 8000940:	4618      	mov	r0, r3
 8000942:	bd80      	pop	{r7, pc}
 8000944:	40020000 	.word	0x40020000
 8000948:	200000b0 	.word	0x200000b0
 800094c:	200000b4 	.word	0x200000b4

08000950 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b088      	sub	sp, #32
 8000954:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000956:	f107 030c 	add.w	r3, r7, #12
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
 8000964:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	4b2e      	ldr	r3, [pc, #184]	; (8000a24 <MX_GPIO_Init+0xd4>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096e:	4a2d      	ldr	r2, [pc, #180]	; (8000a24 <MX_GPIO_Init+0xd4>)
 8000970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000974:	6313      	str	r3, [r2, #48]	; 0x30
 8000976:	4b2b      	ldr	r3, [pc, #172]	; (8000a24 <MX_GPIO_Init+0xd4>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800097e:	60bb      	str	r3, [r7, #8]
 8000980:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	4b27      	ldr	r3, [pc, #156]	; (8000a24 <MX_GPIO_Init+0xd4>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	4a26      	ldr	r2, [pc, #152]	; (8000a24 <MX_GPIO_Init+0xd4>)
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	6313      	str	r3, [r2, #48]	; 0x30
 8000992:	4b24      	ldr	r3, [pc, #144]	; (8000a24 <MX_GPIO_Init+0xd4>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	603b      	str	r3, [r7, #0]
 80009a2:	4b20      	ldr	r3, [pc, #128]	; (8000a24 <MX_GPIO_Init+0xd4>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	4a1f      	ldr	r2, [pc, #124]	; (8000a24 <MX_GPIO_Init+0xd4>)
 80009a8:	f043 0302 	orr.w	r3, r3, #2
 80009ac:	6313      	str	r3, [r2, #48]	; 0x30
 80009ae:	4b1d      	ldr	r3, [pc, #116]	; (8000a24 <MX_GPIO_Init+0xd4>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AD9833_FSYNC_Pin|ST7735_CS_Pin|ST7735_RES_Pin|ST7735_DC_Pin, GPIO_PIN_RESET);
 80009ba:	2200      	movs	r2, #0
 80009bc:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 80009c0:	4819      	ldr	r0, [pc, #100]	; (8000a28 <MX_GPIO_Init+0xd8>)
 80009c2:	f001 f8bf 	bl	8001b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = AD9833_FSYNC_Pin|ST7735_CS_Pin|ST7735_RES_Pin|ST7735_DC_Pin;
 80009c6:	f44f 73e2 	mov.w	r3, #452	; 0x1c4
 80009ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009cc:	2301      	movs	r3, #1
 80009ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d8:	f107 030c 	add.w	r3, r7, #12
 80009dc:	4619      	mov	r1, r3
 80009de:	4812      	ldr	r0, [pc, #72]	; (8000a28 <MX_GPIO_Init+0xd8>)
 80009e0:	f000 ff14 	bl	800180c <HAL_GPIO_Init>

  /*AD9833 PINs*/
  GPIO_InitStruct.Pin = AD9833DATA|AD9833SCK|AD9833SS;
 80009e4:	230e      	movs	r3, #14
 80009e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e8:	2301      	movs	r3, #1
 80009ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	4619      	mov	r1, r3
 80009fa:	480c      	ldr	r0, [pc, #48]	; (8000a2c <MX_GPIO_Init+0xdc>)
 80009fc:	f000 ff06 	bl	800180c <HAL_GPIO_Init>


  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 8000a00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a06:	2300      	movs	r3, #0
 8000a08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 8000a0e:	f107 030c 	add.w	r3, r7, #12
 8000a12:	4619      	mov	r1, r3
 8000a14:	4805      	ldr	r0, [pc, #20]	; (8000a2c <MX_GPIO_Init+0xdc>)
 8000a16:	f000 fef9 	bl	800180c <HAL_GPIO_Init>

}
 8000a1a:	bf00      	nop
 8000a1c:	3720      	adds	r7, #32
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40020400 	.word	0x40020400
 8000a2c:	40020000 	.word	0x40020000

08000a30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a30:	b590      	push	{r4, r7, lr}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a36:	f000 fd6d 	bl	8001514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a3a:	f000 faad 	bl	8000f98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a3e:	f7ff ff87 	bl	8000950 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000a42:	f000 fb19 	bl	8001078 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000a46:	f000 fb4d 	bl	80010e4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000a4a:	f000 fc99 	bl	8001380 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  ST7735_Init();
 8000a4e:	f002 fa5f 	bl	8002f10 <ST7735_Init>
  AD9833_Init(wave_sine, 10, 0);
 8000a52:	2200      	movs	r2, #0
 8000a54:	210a      	movs	r1, #10
 8000a56:	2002      	movs	r0, #2
 8000a58:	f7ff fe7a 	bl	8000750 <AD9833_Init>
  Encoder_Init();
 8000a5c:	f7ff fe9c 	bl	8000798 <Encoder_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  ST7735_FillScreen(ST7735_BLACK);
 8000a60:	2000      	movs	r0, #0
 8000a62:	f002 fc51 	bl	8003308 <ST7735_FillScreen>

  ST7735_FillRectangle(25, 70, 12, 2, ST7735_DARKGREY);
 8000a66:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8000a6a:	9300      	str	r3, [sp, #0]
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	220c      	movs	r2, #12
 8000a70:	2146      	movs	r1, #70	; 0x46
 8000a72:	2019      	movs	r0, #25
 8000a74:	f002 fbd4 	bl	8003220 <ST7735_FillRectangle>
  ST7735_FillRectangle(49, 70, 35, 2, ST7735_DARKGREY);
 8000a78:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8000a7c:	9300      	str	r3, [sp, #0]
 8000a7e:	2302      	movs	r3, #2
 8000a80:	2223      	movs	r2, #35	; 0x23
 8000a82:	2146      	movs	r1, #70	; 0x46
 8000a84:	2031      	movs	r0, #49	; 0x31
 8000a86:	f002 fbcb 	bl	8003220 <ST7735_FillRectangle>
  ST7735_FillRectangle(97, 70, 35, 2, ST7735_DARKGREY);
 8000a8a:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8000a8e:	9300      	str	r3, [sp, #0]
 8000a90:	2302      	movs	r3, #2
 8000a92:	2223      	movs	r2, #35	; 0x23
 8000a94:	2146      	movs	r1, #70	; 0x46
 8000a96:	2061      	movs	r0, #97	; 0x61
 8000a98:	f002 fbc2 	bl	8003220 <ST7735_FillRectangle>
  ST7735_WriteString(21, 75, "MHz  kHz    Hz", Font_7x10, ST7735_DARKGREY, ST7735_BLACK);
 8000a9c:	4b83      	ldr	r3, [pc, #524]	; (8000cac <main+0x27c>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	9202      	str	r2, [sp, #8]
 8000aa2:	f647 32ef 	movw	r2, #31727	; 0x7bef
 8000aa6:	9201      	str	r2, [sp, #4]
 8000aa8:	685a      	ldr	r2, [r3, #4]
 8000aaa:	9200      	str	r2, [sp, #0]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a80      	ldr	r2, [pc, #512]	; (8000cb0 <main+0x280>)
 8000ab0:	214b      	movs	r1, #75	; 0x4b
 8000ab2:	2015      	movs	r0, #21
 8000ab4:	f002 faf1 	bl	800309a <ST7735_WriteString>

  MHz = freq / 1000000;
 8000ab8:	4b7e      	ldr	r3, [pc, #504]	; (8000cb4 <main+0x284>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a7e      	ldr	r2, [pc, #504]	; (8000cb8 <main+0x288>)
 8000abe:	fba2 2303 	umull	r2, r3, r2, r3
 8000ac2:	0c9b      	lsrs	r3, r3, #18
 8000ac4:	b29a      	uxth	r2, r3
 8000ac6:	4b7d      	ldr	r3, [pc, #500]	; (8000cbc <main+0x28c>)
 8000ac8:	801a      	strh	r2, [r3, #0]
  kHz = freq / 1000 % 1000;
 8000aca:	4b7a      	ldr	r3, [pc, #488]	; (8000cb4 <main+0x284>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4a7c      	ldr	r2, [pc, #496]	; (8000cc0 <main+0x290>)
 8000ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ad4:	099a      	lsrs	r2, r3, #6
 8000ad6:	4b7a      	ldr	r3, [pc, #488]	; (8000cc0 <main+0x290>)
 8000ad8:	fba3 1302 	umull	r1, r3, r3, r2
 8000adc:	099b      	lsrs	r3, r3, #6
 8000ade:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ae2:	fb01 f303 	mul.w	r3, r1, r3
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	4b76      	ldr	r3, [pc, #472]	; (8000cc4 <main+0x294>)
 8000aec:	801a      	strh	r2, [r3, #0]
  Hz = freq % 1000;
 8000aee:	4b71      	ldr	r3, [pc, #452]	; (8000cb4 <main+0x284>)
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	4b73      	ldr	r3, [pc, #460]	; (8000cc0 <main+0x290>)
 8000af4:	fba3 1302 	umull	r1, r3, r3, r2
 8000af8:	099b      	lsrs	r3, r3, #6
 8000afa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000afe:	fb01 f303 	mul.w	r3, r1, r3
 8000b02:	1ad3      	subs	r3, r2, r3
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	4b70      	ldr	r3, [pc, #448]	; (8000cc8 <main+0x298>)
 8000b08:	801a      	strh	r2, [r3, #0]
  sprintf(Str_Buffer, "%1d,%03d,%03d", MHz, kHz, Hz);
 8000b0a:	4b6c      	ldr	r3, [pc, #432]	; (8000cbc <main+0x28c>)
 8000b0c:	881b      	ldrh	r3, [r3, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	4b6c      	ldr	r3, [pc, #432]	; (8000cc4 <main+0x294>)
 8000b12:	881b      	ldrh	r3, [r3, #0]
 8000b14:	4619      	mov	r1, r3
 8000b16:	4b6c      	ldr	r3, [pc, #432]	; (8000cc8 <main+0x298>)
 8000b18:	881b      	ldrh	r3, [r3, #0]
 8000b1a:	9300      	str	r3, [sp, #0]
 8000b1c:	460b      	mov	r3, r1
 8000b1e:	496b      	ldr	r1, [pc, #428]	; (8000ccc <main+0x29c>)
 8000b20:	486b      	ldr	r0, [pc, #428]	; (8000cd0 <main+0x2a0>)
 8000b22:	f003 fba5 	bl	8004270 <siprintf>
  SineIcon(18, 92, ST7735_YELLOW);
 8000b26:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000b2a:	215c      	movs	r1, #92	; 0x5c
 8000b2c:	2012      	movs	r0, #18
 8000b2e:	f003 f866 	bl	8003bfe <SineIcon>
  SquareIcon(63, 92, ST7735_LIGHTGREY);
 8000b32:	f24c 6218 	movw	r2, #50712	; 0xc618
 8000b36:	215c      	movs	r1, #92	; 0x5c
 8000b38:	203f      	movs	r0, #63	; 0x3f
 8000b3a:	f002 ff5a 	bl	80039f2 <SquareIcon>
  TriangleIcon(108, 92, ST7735_LIGHTGREY);
 8000b3e:	f24c 6218 	movw	r2, #50712	; 0xc618
 8000b42:	215c      	movs	r1, #92	; 0x5c
 8000b44:	206c      	movs	r0, #108	; 0x6c
 8000b46:	f002 ffc5 	bl	8003ad4 <TriangleIcon>
  while (1)
  {

	  //TODO: Stop counting Encoder Tim because its influences to position

	  button_status = Button_Get_Status();
 8000b4a:	f7ff fe79 	bl	8000840 <Button_Get_Status>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	461a      	mov	r2, r3
 8000b52:	4b60      	ldr	r3, [pc, #384]	; (8000cd4 <main+0x2a4>)
 8000b54:	701a      	strb	r2, [r3, #0]

	  switch(Menu_Selector) {
 8000b56:	4b60      	ldr	r3, [pc, #384]	; (8000cd8 <main+0x2a8>)
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	2b03      	cmp	r3, #3
 8000b5c:	f200 813c 	bhi.w	8000dd8 <main+0x3a8>
 8000b60:	a201      	add	r2, pc, #4	; (adr r2, 8000b68 <main+0x138>)
 8000b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b66:	bf00      	nop
 8000b68:	08000b79 	.word	0x08000b79
 8000b6c:	08000bb5 	.word	0x08000bb5
 8000b70:	08000c95 	.word	0x08000c95
 8000b74:	08000dbb 	.word	0x08000dbb

		  case Main_Menu:
			  ST7735_WriteString(25, 50, Str_Buffer, Font_12x18, ST7735_WHITE, ST7735_BLACK);
 8000b78:	4b58      	ldr	r3, [pc, #352]	; (8000cdc <main+0x2ac>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	9202      	str	r2, [sp, #8]
 8000b7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b82:	9201      	str	r2, [sp, #4]
 8000b84:	685a      	ldr	r2, [r3, #4]
 8000b86:	9200      	str	r2, [sp, #0]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a51      	ldr	r2, [pc, #324]	; (8000cd0 <main+0x2a0>)
 8000b8c:	2132      	movs	r1, #50	; 0x32
 8000b8e:	2019      	movs	r0, #25
 8000b90:	f002 fa83 	bl	800309a <ST7735_WriteString>
			  if (button_status == Short_Press) Menu_Selector = Change_Frequency;
 8000b94:	4b4f      	ldr	r3, [pc, #316]	; (8000cd4 <main+0x2a4>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d102      	bne.n	8000ba2 <main+0x172>
 8000b9c:	4b4e      	ldr	r3, [pc, #312]	; (8000cd8 <main+0x2a8>)
 8000b9e:	2202      	movs	r2, #2
 8000ba0:	701a      	strb	r2, [r3, #0]
			  if (button_status == Long_Press) Menu_Selector = Change_Wave_Form;
 8000ba2:	4b4c      	ldr	r3, [pc, #304]	; (8000cd4 <main+0x2a4>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b02      	cmp	r3, #2
 8000ba8:	f040 8125 	bne.w	8000df6 <main+0x3c6>
 8000bac:	4b4a      	ldr	r3, [pc, #296]	; (8000cd8 <main+0x2a8>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
			  break;
 8000bb2:	e120      	b.n	8000df6 <main+0x3c6>

		  case Change_Wave_Form:
			  ST7735_WriteString(25, 50, Str_Buffer, Font_12x18, ST7735_WHITE, ST7735_BLACK);
 8000bb4:	4b49      	ldr	r3, [pc, #292]	; (8000cdc <main+0x2ac>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	9202      	str	r2, [sp, #8]
 8000bba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bbe:	9201      	str	r2, [sp, #4]
 8000bc0:	685a      	ldr	r2, [r3, #4]
 8000bc2:	9200      	str	r2, [sp, #0]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a42      	ldr	r2, [pc, #264]	; (8000cd0 <main+0x2a0>)
 8000bc8:	2132      	movs	r1, #50	; 0x32
 8000bca:	2019      	movs	r0, #25
 8000bcc:	f002 fa65 	bl	800309a <ST7735_WriteString>
			  Change_Position(&waveform_select, MAX_WAVEFORM);
 8000bd0:	2103      	movs	r1, #3
 8000bd2:	4843      	ldr	r0, [pc, #268]	; (8000ce0 <main+0x2b0>)
 8000bd4:	f000 f978 	bl	8000ec8 <Change_Position>
			  if (waveform_select == wave_sine) {
 8000bd8:	4b41      	ldr	r3, [pc, #260]	; (8000ce0 <main+0x2b0>)
 8000bda:	f993 3000 	ldrsb.w	r3, [r3]
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d112      	bne.n	8000c08 <main+0x1d8>
				  SineIcon(18, 92, ST7735_YELLOW);
 8000be2:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000be6:	215c      	movs	r1, #92	; 0x5c
 8000be8:	2012      	movs	r0, #18
 8000bea:	f003 f808 	bl	8003bfe <SineIcon>
				  SquareIcon(63, 92, ST7735_LIGHTGREY);
 8000bee:	f24c 6218 	movw	r2, #50712	; 0xc618
 8000bf2:	215c      	movs	r1, #92	; 0x5c
 8000bf4:	203f      	movs	r0, #63	; 0x3f
 8000bf6:	f002 fefc 	bl	80039f2 <SquareIcon>
				  TriangleIcon(108, 92, ST7735_LIGHTGREY);
 8000bfa:	f24c 6218 	movw	r2, #50712	; 0xc618
 8000bfe:	215c      	movs	r1, #92	; 0x5c
 8000c00:	206c      	movs	r0, #108	; 0x6c
 8000c02:	f002 ff67 	bl	8003ad4 <TriangleIcon>
 8000c06:	e02e      	b.n	8000c66 <main+0x236>
			  }
			  else if (waveform_select == wave_square) {
 8000c08:	4b35      	ldr	r3, [pc, #212]	; (8000ce0 <main+0x2b0>)
 8000c0a:	f993 3000 	ldrsb.w	r3, [r3]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d112      	bne.n	8000c38 <main+0x208>
				  SineIcon(18, 92, ST7735_LIGHTGREY);
 8000c12:	f24c 6218 	movw	r2, #50712	; 0xc618
 8000c16:	215c      	movs	r1, #92	; 0x5c
 8000c18:	2012      	movs	r0, #18
 8000c1a:	f002 fff0 	bl	8003bfe <SineIcon>
				  SquareIcon(63, 92, ST7735_YELLOW);
 8000c1e:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000c22:	215c      	movs	r1, #92	; 0x5c
 8000c24:	203f      	movs	r0, #63	; 0x3f
 8000c26:	f002 fee4 	bl	80039f2 <SquareIcon>
				  TriangleIcon(108, 92, ST7735_LIGHTGREY);
 8000c2a:	f24c 6218 	movw	r2, #50712	; 0xc618
 8000c2e:	215c      	movs	r1, #92	; 0x5c
 8000c30:	206c      	movs	r0, #108	; 0x6c
 8000c32:	f002 ff4f 	bl	8003ad4 <TriangleIcon>
 8000c36:	e016      	b.n	8000c66 <main+0x236>
			  }
			  else if (waveform_select == wave_triangle) {
 8000c38:	4b29      	ldr	r3, [pc, #164]	; (8000ce0 <main+0x2b0>)
 8000c3a:	f993 3000 	ldrsb.w	r3, [r3]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d111      	bne.n	8000c66 <main+0x236>
				  SineIcon(18, 92, ST7735_LIGHTGREY);
 8000c42:	f24c 6218 	movw	r2, #50712	; 0xc618
 8000c46:	215c      	movs	r1, #92	; 0x5c
 8000c48:	2012      	movs	r0, #18
 8000c4a:	f002 ffd8 	bl	8003bfe <SineIcon>
				  SquareIcon(63, 92, ST7735_LIGHTGREY);
 8000c4e:	f24c 6218 	movw	r2, #50712	; 0xc618
 8000c52:	215c      	movs	r1, #92	; 0x5c
 8000c54:	203f      	movs	r0, #63	; 0x3f
 8000c56:	f002 fecc 	bl	80039f2 <SquareIcon>
				  TriangleIcon(108, 92, ST7735_YELLOW);
 8000c5a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000c5e:	215c      	movs	r1, #92	; 0x5c
 8000c60:	206c      	movs	r0, #108	; 0x6c
 8000c62:	f002 ff37 	bl	8003ad4 <TriangleIcon>
			  }

			  if (button_status == Short_Press) {
 8000c66:	4b1b      	ldr	r3, [pc, #108]	; (8000cd4 <main+0x2a4>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d109      	bne.n	8000c82 <main+0x252>
				  AD9833_SetWaveform(waveform_select);
 8000c6e:	4b1c      	ldr	r3, [pc, #112]	; (8000ce0 <main+0x2b0>)
 8000c70:	f993 3000 	ldrsb.w	r3, [r3]
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fcec 	bl	8000654 <AD9833_SetWaveform>
				  //TODO: Apply status on top of display
				  Menu_Selector = Main_Menu;
 8000c7c:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <main+0x2a8>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	701a      	strb	r2, [r3, #0]
			  }
			  if (button_status == Long_Press) Menu_Selector = Main_Menu; //TODO: Sweep?
 8000c82:	4b14      	ldr	r3, [pc, #80]	; (8000cd4 <main+0x2a4>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	f040 80b7 	bne.w	8000dfa <main+0x3ca>
 8000c8c:	4b12      	ldr	r3, [pc, #72]	; (8000cd8 <main+0x2a8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	701a      	strb	r2, [r3, #0]

			  break;
 8000c92:	e0b2      	b.n	8000dfa <main+0x3ca>

		  case Change_Frequency:
			  (short_press_flag) ? Edit_Frequency(edit_pos, &freq) : Change_Position(&edit_pos, MAX_DIGITS);
 8000c94:	4b13      	ldr	r3, [pc, #76]	; (8000ce4 <main+0x2b4>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d027      	beq.n	8000cec <main+0x2bc>
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <main+0x2b8>)
 8000c9e:	f993 3000 	ldrsb.w	r3, [r3]
 8000ca2:	4904      	ldr	r1, [pc, #16]	; (8000cb4 <main+0x284>)
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 f8c9 	bl	8000e3c <Edit_Frequency>
 8000caa:	e023      	b.n	8000cf4 <main+0x2c4>
 8000cac:	2000001c 	.word	0x2000001c
 8000cb0:	08004ae4 	.word	0x08004ae4
 8000cb4:	20000008 	.word	0x20000008
 8000cb8:	431bde83 	.word	0x431bde83
 8000cbc:	200000c8 	.word	0x200000c8
 8000cc0:	10624dd3 	.word	0x10624dd3
 8000cc4:	200000ce 	.word	0x200000ce
 8000cc8:	200000ca 	.word	0x200000ca
 8000ccc:	08004af4 	.word	0x08004af4
 8000cd0:	200000d0 	.word	0x200000d0
 8000cd4:	200000cd 	.word	0x200000cd
 8000cd8:	200000b8 	.word	0x200000b8
 8000cdc:	20000024 	.word	0x20000024
 8000ce0:	2000000d 	.word	0x2000000d
 8000ce4:	200000b9 	.word	0x200000b9
 8000ce8:	2000000c 	.word	0x2000000c
 8000cec:	2107      	movs	r1, #7
 8000cee:	4845      	ldr	r0, [pc, #276]	; (8000e04 <main+0x3d4>)
 8000cf0:	f000 f8ea 	bl	8000ec8 <Change_Position>

			  MHz = freq / 1000000;
 8000cf4:	4b44      	ldr	r3, [pc, #272]	; (8000e08 <main+0x3d8>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a44      	ldr	r2, [pc, #272]	; (8000e0c <main+0x3dc>)
 8000cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8000cfe:	0c9b      	lsrs	r3, r3, #18
 8000d00:	b29a      	uxth	r2, r3
 8000d02:	4b43      	ldr	r3, [pc, #268]	; (8000e10 <main+0x3e0>)
 8000d04:	801a      	strh	r2, [r3, #0]
			  kHz = freq / 1000 % 1000;
 8000d06:	4b40      	ldr	r3, [pc, #256]	; (8000e08 <main+0x3d8>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a42      	ldr	r2, [pc, #264]	; (8000e14 <main+0x3e4>)
 8000d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d10:	099a      	lsrs	r2, r3, #6
 8000d12:	4b40      	ldr	r3, [pc, #256]	; (8000e14 <main+0x3e4>)
 8000d14:	fba3 1302 	umull	r1, r3, r3, r2
 8000d18:	099b      	lsrs	r3, r3, #6
 8000d1a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d1e:	fb01 f303 	mul.w	r3, r1, r3
 8000d22:	1ad3      	subs	r3, r2, r3
 8000d24:	b29a      	uxth	r2, r3
 8000d26:	4b3c      	ldr	r3, [pc, #240]	; (8000e18 <main+0x3e8>)
 8000d28:	801a      	strh	r2, [r3, #0]
			  Hz = freq % 1000;
 8000d2a:	4b37      	ldr	r3, [pc, #220]	; (8000e08 <main+0x3d8>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	4b39      	ldr	r3, [pc, #228]	; (8000e14 <main+0x3e4>)
 8000d30:	fba3 1302 	umull	r1, r3, r3, r2
 8000d34:	099b      	lsrs	r3, r3, #6
 8000d36:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d3a:	fb01 f303 	mul.w	r3, r1, r3
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	b29a      	uxth	r2, r3
 8000d42:	4b36      	ldr	r3, [pc, #216]	; (8000e1c <main+0x3ec>)
 8000d44:	801a      	strh	r2, [r3, #0]

			  sprintf(Str_Buffer, "%1d,%03d,%03d", MHz, kHz, Hz);
 8000d46:	4b32      	ldr	r3, [pc, #200]	; (8000e10 <main+0x3e0>)
 8000d48:	881b      	ldrh	r3, [r3, #0]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	4b32      	ldr	r3, [pc, #200]	; (8000e18 <main+0x3e8>)
 8000d4e:	881b      	ldrh	r3, [r3, #0]
 8000d50:	4619      	mov	r1, r3
 8000d52:	4b32      	ldr	r3, [pc, #200]	; (8000e1c <main+0x3ec>)
 8000d54:	881b      	ldrh	r3, [r3, #0]
 8000d56:	9300      	str	r3, [sp, #0]
 8000d58:	460b      	mov	r3, r1
 8000d5a:	4931      	ldr	r1, [pc, #196]	; (8000e20 <main+0x3f0>)
 8000d5c:	4831      	ldr	r0, [pc, #196]	; (8000e24 <main+0x3f4>)
 8000d5e:	f003 fa87 	bl	8004270 <siprintf>
			  ST7735_WriteStringWithSelect(25, 50, Str_Buffer, Font_12x18, edit_pos, text_color);
 8000d62:	4b28      	ldr	r3, [pc, #160]	; (8000e04 <main+0x3d4>)
 8000d64:	f993 3000 	ldrsb.w	r3, [r3]
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	4b2f      	ldr	r3, [pc, #188]	; (8000e28 <main+0x3f8>)
 8000d6c:	492f      	ldr	r1, [pc, #188]	; (8000e2c <main+0x3fc>)
 8000d6e:	ac02      	add	r4, sp, #8
 8000d70:	c903      	ldmia	r1, {r0, r1}
 8000d72:	e884 0003 	stmia.w	r4, {r0, r1}
 8000d76:	9201      	str	r2, [sp, #4]
 8000d78:	685a      	ldr	r2, [r3, #4]
 8000d7a:	9200      	str	r2, [sp, #0]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a29      	ldr	r2, [pc, #164]	; (8000e24 <main+0x3f4>)
 8000d80:	2132      	movs	r1, #50	; 0x32
 8000d82:	2019      	movs	r0, #25
 8000d84:	f002 f9d3 	bl	800312e <ST7735_WriteStringWithSelect>

			  if (button_status == Short_Press) {
 8000d88:	4b29      	ldr	r3, [pc, #164]	; (8000e30 <main+0x400>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d109      	bne.n	8000da4 <main+0x374>
				  short_press_flag = !short_press_flag;
 8000d90:	4b28      	ldr	r3, [pc, #160]	; (8000e34 <main+0x404>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	bf0c      	ite	eq
 8000d98:	2301      	moveq	r3, #1
 8000d9a:	2300      	movne	r3, #0
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	461a      	mov	r2, r3
 8000da0:	4b24      	ldr	r3, [pc, #144]	; (8000e34 <main+0x404>)
 8000da2:	701a      	strb	r2, [r3, #0]
			  }
			  if (button_status == Long_Press) {
 8000da4:	4b22      	ldr	r3, [pc, #136]	; (8000e30 <main+0x400>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	d128      	bne.n	8000dfe <main+0x3ce>
				  Menu_Selector = Main_Menu;
 8000dac:	4b22      	ldr	r3, [pc, #136]	; (8000e38 <main+0x408>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	701a      	strb	r2, [r3, #0]
				  short_press_flag = 0;
 8000db2:	4b20      	ldr	r3, [pc, #128]	; (8000e34 <main+0x404>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]
			  }



			  break;
 8000db8:	e021      	b.n	8000dfe <main+0x3ce>

		  case Sweep_Mode:
			  ST7735_WriteString(25, 50, Str_Buffer, Font_12x18, ST7735_WHITE, ST7735_BLACK);
 8000dba:	4b1b      	ldr	r3, [pc, #108]	; (8000e28 <main+0x3f8>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	9202      	str	r2, [sp, #8]
 8000dc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dc4:	9201      	str	r2, [sp, #4]
 8000dc6:	685a      	ldr	r2, [r3, #4]
 8000dc8:	9200      	str	r2, [sp, #0]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a15      	ldr	r2, [pc, #84]	; (8000e24 <main+0x3f4>)
 8000dce:	2132      	movs	r1, #50	; 0x32
 8000dd0:	2019      	movs	r0, #25
 8000dd2:	f002 f962 	bl	800309a <ST7735_WriteString>

			  break;
 8000dd6:	e013      	b.n	8000e00 <main+0x3d0>

		  default:
			  ST7735_WriteString(25, 50, Str_Buffer, Font_12x18, ST7735_WHITE, ST7735_BLACK);
 8000dd8:	4b13      	ldr	r3, [pc, #76]	; (8000e28 <main+0x3f8>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	9202      	str	r2, [sp, #8]
 8000dde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000de2:	9201      	str	r2, [sp, #4]
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	9200      	str	r2, [sp, #0]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a0e      	ldr	r2, [pc, #56]	; (8000e24 <main+0x3f4>)
 8000dec:	2132      	movs	r1, #50	; 0x32
 8000dee:	2019      	movs	r0, #25
 8000df0:	f002 f953 	bl	800309a <ST7735_WriteString>
			  break;
 8000df4:	e004      	b.n	8000e00 <main+0x3d0>
			  break;
 8000df6:	bf00      	nop
 8000df8:	e6a7      	b.n	8000b4a <main+0x11a>
			  break;
 8000dfa:	bf00      	nop
 8000dfc:	e6a5      	b.n	8000b4a <main+0x11a>
			  break;
 8000dfe:	bf00      	nop
	  button_status = Button_Get_Status();
 8000e00:	e6a3      	b.n	8000b4a <main+0x11a>
 8000e02:	bf00      	nop
 8000e04:	2000000c 	.word	0x2000000c
 8000e08:	20000008 	.word	0x20000008
 8000e0c:	431bde83 	.word	0x431bde83
 8000e10:	200000c8 	.word	0x200000c8
 8000e14:	10624dd3 	.word	0x10624dd3
 8000e18:	200000ce 	.word	0x200000ce
 8000e1c:	200000ca 	.word	0x200000ca
 8000e20:	08004af4 	.word	0x08004af4
 8000e24:	200000d0 	.word	0x200000d0
 8000e28:	20000024 	.word	0x20000024
 8000e2c:	20000000 	.word	0x20000000
 8000e30:	200000cd 	.word	0x200000cd
 8000e34:	200000b9 	.word	0x200000b9
 8000e38:	200000b8 	.word	0x200000b8

08000e3c <Edit_Frequency>:



/* USER CODE BEGIN 4 */
void Edit_Frequency(int8_t position, uint32_t *p_freq)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	6039      	str	r1, [r7, #0]
 8000e46:	71fb      	strb	r3, [r7, #7]
	uint32_t pos_to_Hz = int_pow(10, position);
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	200a      	movs	r0, #10
 8000e4e:	f000 f87d 	bl	8000f4c <int_pow>
 8000e52:	6138      	str	r0, [r7, #16]
	uint32_t edit_value = *p_freq / pos_to_Hz;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5e:	617b      	str	r3, [r7, #20]

	switch(Encoder_Get_Status()) {
 8000e60:	f7ff fcb8 	bl	80007d4 <Encoder_Get_Status>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d006      	beq.n	8000e78 <Edit_Frequency+0x3c>
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	dc0f      	bgt.n	8000e8e <Edit_Frequency+0x52>
 8000e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e72:	d005      	beq.n	8000e80 <Edit_Frequency+0x44>
 8000e74:	2b00      	cmp	r3, #0
		  case Decremented:
			  if(edit_value > 0)
				  edit_value--;
			  break;
		  case Neutral:
			  break;
 8000e76:	e00a      	b.n	8000e8e <Edit_Frequency+0x52>
			  edit_value++;
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	617b      	str	r3, [r7, #20]
			  break;
 8000e7e:	e006      	b.n	8000e8e <Edit_Frequency+0x52>
			  if(edit_value > 0)
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d002      	beq.n	8000e8c <Edit_Frequency+0x50>
				  edit_value--;
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	3b01      	subs	r3, #1
 8000e8a:	617b      	str	r3, [r7, #20]
			  break;
 8000e8c:	bf00      	nop
	  }

	uint32_t edited_freq = edit_value * pos_to_Hz + *p_freq % pos_to_Hz;
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	fb02 f203 	mul.w	r2, r2, r3
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	6939      	ldr	r1, [r7, #16]
 8000e9c:	fbb3 f1f1 	udiv	r1, r3, r1
 8000ea0:	6938      	ldr	r0, [r7, #16]
 8000ea2:	fb00 f101 	mul.w	r1, r0, r1
 8000ea6:	1a5b      	subs	r3, r3, r1
 8000ea8:	4413      	add	r3, r2
 8000eaa:	60fb      	str	r3, [r7, #12]

	if (edited_freq <= MAX_FREQ_VALUE)
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	4a05      	ldr	r2, [pc, #20]	; (8000ec4 <Edit_Frequency+0x88>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d802      	bhi.n	8000eba <Edit_Frequency+0x7e>
		*p_freq = edited_freq;
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	601a      	str	r2, [r3, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	3718      	adds	r7, #24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	004c4b40 	.word	0x004c4b40

08000ec8 <Change_Position>:

void Change_Position(int8_t *edit_pos, uint8_t MAX_POS)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	70fb      	strb	r3, [r7, #3]
	switch(Encoder_Get_Status()) {
 8000ed4:	f7ff fc7e 	bl	80007d4 <Encoder_Get_Status>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d006      	beq.n	8000eec <Change_Position+0x24>
 8000ede:	2b01      	cmp	r3, #1
 8000ee0:	dc30      	bgt.n	8000f44 <Change_Position+0x7c>
 8000ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee6:	d016      	beq.n	8000f16 <Change_Position+0x4e>
 8000ee8:	2b00      	cmp	r3, #0
		case Decremented:
			(*edit_pos)++;
			if (*edit_pos >= MAX_POS) *edit_pos = 0;
			break;
		case Neutral:
			break;
 8000eea:	e02b      	b.n	8000f44 <Change_Position+0x7c>
			(*edit_pos)--;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f993 3000 	ldrsb.w	r3, [r3]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	b25a      	sxtb	r2, r3
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	701a      	strb	r2, [r3, #0]
			if (*edit_pos < 0) *edit_pos = MAX_POS - 1;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f993 3000 	ldrsb.w	r3, [r3]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	da1a      	bge.n	8000f3e <Change_Position+0x76>
 8000f08:	78fb      	ldrb	r3, [r7, #3]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	b25a      	sxtb	r2, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	701a      	strb	r2, [r3, #0]
			break;
 8000f14:	e013      	b.n	8000f3e <Change_Position+0x76>
			(*edit_pos)++;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f993 3000 	ldrsb.w	r3, [r3]
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	3301      	adds	r3, #1
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	b25a      	sxtb	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	701a      	strb	r2, [r3, #0]
			if (*edit_pos >= MAX_POS) *edit_pos = 0;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f993 3000 	ldrsb.w	r3, [r3]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	78fb      	ldrb	r3, [r7, #3]
 8000f32:	429a      	cmp	r2, r3
 8000f34:	db05      	blt.n	8000f42 <Change_Position+0x7a>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	701a      	strb	r2, [r3, #0]
			break;
 8000f3c:	e001      	b.n	8000f42 <Change_Position+0x7a>
			break;
 8000f3e:	bf00      	nop
 8000f40:	e000      	b.n	8000f44 <Change_Position+0x7c>
			break;
 8000f42:	bf00      	nop
	}
}
 8000f44:	bf00      	nop
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <int_pow>:

uint32_t int_pow(uint32_t base, uint8_t exp)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	460b      	mov	r3, r1
 8000f56:	70fb      	strb	r3, [r7, #3]
    uint32_t result = 1;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	60fb      	str	r3, [r7, #12]
    while (exp) {
 8000f5c:	e011      	b.n	8000f82 <int_pow+0x36>
        if (exp % 2)
 8000f5e:	78fb      	ldrb	r3, [r7, #3]
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d004      	beq.n	8000f74 <int_pow+0x28>
           result *= base;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	fb02 f303 	mul.w	r3, r2, r3
 8000f72:	60fb      	str	r3, [r7, #12]
        exp /= 2;
 8000f74:	78fb      	ldrb	r3, [r7, #3]
 8000f76:	085b      	lsrs	r3, r3, #1
 8000f78:	70fb      	strb	r3, [r7, #3]
        base *= base;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	fb03 f303 	mul.w	r3, r3, r3
 8000f80:	607b      	str	r3, [r7, #4]
    while (exp) {
 8000f82:	78fb      	ldrb	r3, [r7, #3]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d1ea      	bne.n	8000f5e <int_pow+0x12>
    }
    return result;
 8000f88:	68fb      	ldr	r3, [r7, #12]
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3714      	adds	r7, #20
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b094      	sub	sp, #80	; 0x50
 8000f9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9e:	f107 0320 	add.w	r3, r7, #32
 8000fa2:	2230      	movs	r2, #48	; 0x30
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f003 f95a 	bl	8004260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fac:	f107 030c 	add.w	r3, r7, #12
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	4b28      	ldr	r3, [pc, #160]	; (8001064 <SystemClock_Config+0xcc>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc4:	4a27      	ldr	r2, [pc, #156]	; (8001064 <SystemClock_Config+0xcc>)
 8000fc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fca:	6413      	str	r3, [r2, #64]	; 0x40
 8000fcc:	4b25      	ldr	r3, [pc, #148]	; (8001064 <SystemClock_Config+0xcc>)
 8000fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fd8:	2300      	movs	r3, #0
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	4b22      	ldr	r3, [pc, #136]	; (8001068 <SystemClock_Config+0xd0>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fe4:	4a20      	ldr	r2, [pc, #128]	; (8001068 <SystemClock_Config+0xd0>)
 8000fe6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fea:	6013      	str	r3, [r2, #0]
 8000fec:	4b1e      	ldr	r3, [pc, #120]	; (8001068 <SystemClock_Config+0xd0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ffc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001000:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001002:	2302      	movs	r3, #2
 8001004:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001006:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800100a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800100c:	2319      	movs	r3, #25
 800100e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001010:	23a8      	movs	r3, #168	; 0xa8
 8001012:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001014:	2302      	movs	r3, #2
 8001016:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001018:	2304      	movs	r3, #4
 800101a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800101c:	f107 0320 	add.w	r3, r7, #32
 8001020:	4618      	mov	r0, r3
 8001022:	f000 fda9 	bl	8001b78 <HAL_RCC_OscConfig>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800102c:	f000 f81e 	bl	800106c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001030:	230f      	movs	r3, #15
 8001032:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001034:	2302      	movs	r3, #2
 8001036:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800103c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001040:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001042:	2300      	movs	r3, #0
 8001044:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001046:	f107 030c 	add.w	r3, r7, #12
 800104a:	2102      	movs	r1, #2
 800104c:	4618      	mov	r0, r3
 800104e:	f001 f80b 	bl	8002068 <HAL_RCC_ClockConfig>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001058:	f000 f808 	bl	800106c <Error_Handler>
  }
}
 800105c:	bf00      	nop
 800105e:	3750      	adds	r7, #80	; 0x50
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40023800 	.word	0x40023800
 8001068:	40007000 	.word	0x40007000

0800106c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001070:	b672      	cpsid	i
}
 8001072:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001074:	e7fe      	b.n	8001074 <Error_Handler+0x8>
	...

08001078 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800107c:	4b17      	ldr	r3, [pc, #92]	; (80010dc <MX_SPI1_Init+0x64>)
 800107e:	4a18      	ldr	r2, [pc, #96]	; (80010e0 <MX_SPI1_Init+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001082:	4b16      	ldr	r3, [pc, #88]	; (80010dc <MX_SPI1_Init+0x64>)
 8001084:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001088:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800108a:	4b14      	ldr	r3, [pc, #80]	; (80010dc <MX_SPI1_Init+0x64>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001090:	4b12      	ldr	r3, [pc, #72]	; (80010dc <MX_SPI1_Init+0x64>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001096:	4b11      	ldr	r3, [pc, #68]	; (80010dc <MX_SPI1_Init+0x64>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800109c:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <MX_SPI1_Init+0x64>)
 800109e:	2200      	movs	r2, #0
 80010a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010a2:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <MX_SPI1_Init+0x64>)
 80010a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010aa:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <MX_SPI1_Init+0x64>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <MX_SPI1_Init+0x64>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <MX_SPI1_Init+0x64>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010bc:	4b07      	ldr	r3, [pc, #28]	; (80010dc <MX_SPI1_Init+0x64>)
 80010be:	2200      	movs	r2, #0
 80010c0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <MX_SPI1_Init+0x64>)
 80010c4:	220a      	movs	r2, #10
 80010c6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010c8:	4804      	ldr	r0, [pc, #16]	; (80010dc <MX_SPI1_Init+0x64>)
 80010ca:	f001 f969 	bl	80023a0 <HAL_SPI_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010d4:	f7ff ffca 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000134 	.word	0x20000134
 80010e0:	40013000 	.word	0x40013000

080010e4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80010e8:	4b17      	ldr	r3, [pc, #92]	; (8001148 <MX_SPI2_Init+0x64>)
 80010ea:	4a18      	ldr	r2, [pc, #96]	; (800114c <MX_SPI2_Init+0x68>)
 80010ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80010ee:	4b16      	ldr	r3, [pc, #88]	; (8001148 <MX_SPI2_Init+0x64>)
 80010f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80010f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <MX_SPI2_Init+0x64>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <MX_SPI2_Init+0x64>)
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <MX_SPI2_Init+0x64>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_SPI2_Init+0x64>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800110e:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <MX_SPI2_Init+0x64>)
 8001110:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001114:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <MX_SPI2_Init+0x64>)
 8001118:	2200      	movs	r2, #0
 800111a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800111c:	4b0a      	ldr	r3, [pc, #40]	; (8001148 <MX_SPI2_Init+0x64>)
 800111e:	2200      	movs	r2, #0
 8001120:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <MX_SPI2_Init+0x64>)
 8001124:	2200      	movs	r2, #0
 8001126:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001128:	4b07      	ldr	r3, [pc, #28]	; (8001148 <MX_SPI2_Init+0x64>)
 800112a:	2200      	movs	r2, #0
 800112c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800112e:	4b06      	ldr	r3, [pc, #24]	; (8001148 <MX_SPI2_Init+0x64>)
 8001130:	220a      	movs	r2, #10
 8001132:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001134:	4804      	ldr	r0, [pc, #16]	; (8001148 <MX_SPI2_Init+0x64>)
 8001136:	f001 f933 	bl	80023a0 <HAL_SPI_Init>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001140:	f7ff ff94 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200000dc 	.word	0x200000dc
 800114c:	40003800 	.word	0x40003800

08001150 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b08c      	sub	sp, #48	; 0x30
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 031c 	add.w	r3, r7, #28
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a32      	ldr	r2, [pc, #200]	; (8001238 <HAL_SPI_MspInit+0xe8>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d12c      	bne.n	80011cc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	61bb      	str	r3, [r7, #24]
 8001176:	4b31      	ldr	r3, [pc, #196]	; (800123c <HAL_SPI_MspInit+0xec>)
 8001178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117a:	4a30      	ldr	r2, [pc, #192]	; (800123c <HAL_SPI_MspInit+0xec>)
 800117c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001180:	6453      	str	r3, [r2, #68]	; 0x44
 8001182:	4b2e      	ldr	r3, [pc, #184]	; (800123c <HAL_SPI_MspInit+0xec>)
 8001184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001186:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800118a:	61bb      	str	r3, [r7, #24]
 800118c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
 8001192:	4b2a      	ldr	r3, [pc, #168]	; (800123c <HAL_SPI_MspInit+0xec>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001196:	4a29      	ldr	r2, [pc, #164]	; (800123c <HAL_SPI_MspInit+0xec>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6313      	str	r3, [r2, #48]	; 0x30
 800119e:	4b27      	ldr	r3, [pc, #156]	; (800123c <HAL_SPI_MspInit+0xec>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ST7735_SCK_Pin|ST7735_SDA_Pin;
 80011aa:	23a0      	movs	r3, #160	; 0xa0
 80011ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ae:	2302      	movs	r3, #2
 80011b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b6:	2303      	movs	r3, #3
 80011b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011ba:	2305      	movs	r3, #5
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	4619      	mov	r1, r3
 80011c4:	481e      	ldr	r0, [pc, #120]	; (8001240 <HAL_SPI_MspInit+0xf0>)
 80011c6:	f000 fb21 	bl	800180c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80011ca:	e031      	b.n	8001230 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a1c      	ldr	r2, [pc, #112]	; (8001244 <HAL_SPI_MspInit+0xf4>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d12c      	bne.n	8001230 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	4b18      	ldr	r3, [pc, #96]	; (800123c <HAL_SPI_MspInit+0xec>)
 80011dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011de:	4a17      	ldr	r2, [pc, #92]	; (800123c <HAL_SPI_MspInit+0xec>)
 80011e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011e4:	6413      	str	r3, [r2, #64]	; 0x40
 80011e6:	4b15      	ldr	r3, [pc, #84]	; (800123c <HAL_SPI_MspInit+0xec>)
 80011e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ee:	613b      	str	r3, [r7, #16]
 80011f0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	4b11      	ldr	r3, [pc, #68]	; (800123c <HAL_SPI_MspInit+0xec>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	4a10      	ldr	r2, [pc, #64]	; (800123c <HAL_SPI_MspInit+0xec>)
 80011fc:	f043 0302 	orr.w	r3, r3, #2
 8001200:	6313      	str	r3, [r2, #48]	; 0x30
 8001202:	4b0e      	ldr	r3, [pc, #56]	; (800123c <HAL_SPI_MspInit+0xec>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AD9833_SCK_Pin|AD9833_DAT_Pin;
 800120e:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001214:	2302      	movs	r3, #2
 8001216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121c:	2303      	movs	r3, #3
 800121e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001220:	2305      	movs	r3, #5
 8001222:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001224:	f107 031c 	add.w	r3, r7, #28
 8001228:	4619      	mov	r1, r3
 800122a:	4807      	ldr	r0, [pc, #28]	; (8001248 <HAL_SPI_MspInit+0xf8>)
 800122c:	f000 faee 	bl	800180c <HAL_GPIO_Init>
}
 8001230:	bf00      	nop
 8001232:	3730      	adds	r7, #48	; 0x30
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40013000 	.word	0x40013000
 800123c:	40023800 	.word	0x40023800
 8001240:	40020000 	.word	0x40020000
 8001244:	40003800 	.word	0x40003800
 8001248:	40020400 	.word	0x40020400

0800124c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	607b      	str	r3, [r7, #4]
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <HAL_MspInit+0x4c>)
 8001258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125a:	4a0f      	ldr	r2, [pc, #60]	; (8001298 <HAL_MspInit+0x4c>)
 800125c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001260:	6453      	str	r3, [r2, #68]	; 0x44
 8001262:	4b0d      	ldr	r3, [pc, #52]	; (8001298 <HAL_MspInit+0x4c>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001266:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800126a:	607b      	str	r3, [r7, #4]
 800126c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	603b      	str	r3, [r7, #0]
 8001272:	4b09      	ldr	r3, [pc, #36]	; (8001298 <HAL_MspInit+0x4c>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	4a08      	ldr	r2, [pc, #32]	; (8001298 <HAL_MspInit+0x4c>)
 8001278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800127c:	6413      	str	r3, [r2, #64]	; 0x40
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <HAL_MspInit+0x4c>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001286:	603b      	str	r3, [r7, #0]
 8001288:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	40023800 	.word	0x40023800

0800129c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <NMI_Handler+0x4>

080012a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012a6:	e7fe      	b.n	80012a6 <HardFault_Handler+0x4>

080012a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012ac:	e7fe      	b.n	80012ac <MemManage_Handler+0x4>

080012ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012b2:	e7fe      	b.n	80012b2 <BusFault_Handler+0x4>

080012b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b8:	e7fe      	b.n	80012b8 <UsageFault_Handler+0x4>

080012ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012d6:	b480      	push	{r7}
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012e8:	f000 f966 	bl	80015b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f8:	4a14      	ldr	r2, [pc, #80]	; (800134c <_sbrk+0x5c>)
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <_sbrk+0x60>)
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001304:	4b13      	ldr	r3, [pc, #76]	; (8001354 <_sbrk+0x64>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d102      	bne.n	8001312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800130c:	4b11      	ldr	r3, [pc, #68]	; (8001354 <_sbrk+0x64>)
 800130e:	4a12      	ldr	r2, [pc, #72]	; (8001358 <_sbrk+0x68>)
 8001310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <_sbrk+0x64>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4413      	add	r3, r2
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	429a      	cmp	r2, r3
 800131e:	d207      	bcs.n	8001330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001320:	f002 ff74 	bl	800420c <__errno>
 8001324:	4603      	mov	r3, r0
 8001326:	220c      	movs	r2, #12
 8001328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800132a:	f04f 33ff 	mov.w	r3, #4294967295
 800132e:	e009      	b.n	8001344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <_sbrk+0x64>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001336:	4b07      	ldr	r3, [pc, #28]	; (8001354 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	4a05      	ldr	r2, [pc, #20]	; (8001354 <_sbrk+0x64>)
 8001340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001342:	68fb      	ldr	r3, [r7, #12]
}
 8001344:	4618      	mov	r0, r3
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20010000 	.word	0x20010000
 8001350:	00000400 	.word	0x00000400
 8001354:	200000bc 	.word	0x200000bc
 8001358:	200001e8 	.word	0x200001e8

0800135c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001360:	4b06      	ldr	r3, [pc, #24]	; (800137c <SystemInit+0x20>)
 8001362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001366:	4a05      	ldr	r2, [pc, #20]	; (800137c <SystemInit+0x20>)
 8001368:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800136c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08c      	sub	sp, #48	; 0x30
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001386:	f107 030c 	add.w	r3, r7, #12
 800138a:	2224      	movs	r2, #36	; 0x24
 800138c:	2100      	movs	r1, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f002 ff66 	bl	8004260 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800139c:	4b22      	ldr	r3, [pc, #136]	; (8001428 <MX_TIM1_Init+0xa8>)
 800139e:	4a23      	ldr	r2, [pc, #140]	; (800142c <MX_TIM1_Init+0xac>)
 80013a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80013a2:	4b21      	ldr	r3, [pc, #132]	; (8001428 <MX_TIM1_Init+0xa8>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a8:	4b1f      	ldr	r3, [pc, #124]	; (8001428 <MX_TIM1_Init+0xa8>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013ae:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <MX_TIM1_Init+0xa8>)
 80013b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b6:	4b1c      	ldr	r3, [pc, #112]	; (8001428 <MX_TIM1_Init+0xa8>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013bc:	4b1a      	ldr	r3, [pc, #104]	; (8001428 <MX_TIM1_Init+0xa8>)
 80013be:	2200      	movs	r2, #0
 80013c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c2:	4b19      	ldr	r3, [pc, #100]	; (8001428 <MX_TIM1_Init+0xa8>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013cc:	2300      	movs	r3, #0
 80013ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013d0:	2301      	movs	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013dc:	2300      	movs	r3, #0
 80013de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013e0:	2301      	movs	r3, #1
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 4;
 80013e8:	2304      	movs	r3, #4
 80013ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	4619      	mov	r1, r3
 80013f2:	480d      	ldr	r0, [pc, #52]	; (8001428 <MX_TIM1_Init+0xa8>)
 80013f4:	f001 fa64 	bl	80028c0 <HAL_TIM_Encoder_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80013fe:	f7ff fe35 	bl	800106c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	4619      	mov	r1, r3
 800140e:	4806      	ldr	r0, [pc, #24]	; (8001428 <MX_TIM1_Init+0xa8>)
 8001410:	f001 fc30 	bl	8002c74 <HAL_TIMEx_MasterConfigSynchronization>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800141a:	f7ff fe27 	bl	800106c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800141e:	bf00      	nop
 8001420:	3730      	adds	r7, #48	; 0x30
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	2000018c 	.word	0x2000018c
 800142c:	40010000 	.word	0x40010000

08001430 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	; 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a19      	ldr	r2, [pc, #100]	; (80014b4 <HAL_TIM_Encoder_MspInit+0x84>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d12c      	bne.n	80014ac <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	4b18      	ldr	r3, [pc, #96]	; (80014b8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800145a:	4a17      	ldr	r2, [pc, #92]	; (80014b8 <HAL_TIM_Encoder_MspInit+0x88>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	6453      	str	r3, [r2, #68]	; 0x44
 8001462:	4b15      	ldr	r3, [pc, #84]	; (80014b8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
 8001472:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a10      	ldr	r2, [pc, #64]	; (80014b8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b0e      	ldr	r3, [pc, #56]	; (80014b8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_S1_Pin|ENC_S2_Pin;
 800148a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800148e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001490:	2302      	movs	r3, #2
 8001492:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001498:	2300      	movs	r3, #0
 800149a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800149c:	2301      	movs	r3, #1
 800149e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014a0:	f107 0314 	add.w	r3, r7, #20
 80014a4:	4619      	mov	r1, r3
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <HAL_TIM_Encoder_MspInit+0x8c>)
 80014a8:	f000 f9b0 	bl	800180c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80014ac:	bf00      	nop
 80014ae:	3728      	adds	r7, #40	; 0x28
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40010000 	.word	0x40010000
 80014b8:	40023800 	.word	0x40023800
 80014bc:	40020000 	.word	0x40020000

080014c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014c4:	480d      	ldr	r0, [pc, #52]	; (80014fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014c6:	490e      	ldr	r1, [pc, #56]	; (8001500 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014c8:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014cc:	e002      	b.n	80014d4 <LoopCopyDataInit>

080014ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014d2:	3304      	adds	r3, #4

080014d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d8:	d3f9      	bcc.n	80014ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014da:	4a0b      	ldr	r2, [pc, #44]	; (8001508 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014dc:	4c0b      	ldr	r4, [pc, #44]	; (800150c <LoopFillZerobss+0x26>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e0:	e001      	b.n	80014e6 <LoopFillZerobss>

080014e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e4:	3204      	adds	r2, #4

080014e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e8:	d3fb      	bcc.n	80014e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80014ea:	f7ff ff37 	bl	800135c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ee:	f002 fe93 	bl	8004218 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014f2:	f7ff fa9d 	bl	8000a30 <main>
  bx  lr    
 80014f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014f8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80014fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001500:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001504:	08006098 	.word	0x08006098
  ldr r2, =_sbss
 8001508:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800150c:	200001e8 	.word	0x200001e8

08001510 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001510:	e7fe      	b.n	8001510 <ADC_IRQHandler>
	...

08001514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001518:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <HAL_Init+0x40>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0d      	ldr	r2, [pc, #52]	; (8001554 <HAL_Init+0x40>)
 800151e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001522:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <HAL_Init+0x40>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <HAL_Init+0x40>)
 800152a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800152e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <HAL_Init+0x40>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a07      	ldr	r2, [pc, #28]	; (8001554 <HAL_Init+0x40>)
 8001536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800153a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800153c:	2003      	movs	r0, #3
 800153e:	f000 f931 	bl	80017a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001542:	200f      	movs	r0, #15
 8001544:	f000 f808 	bl	8001558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001548:	f7ff fe80 	bl	800124c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40023c00 	.word	0x40023c00

08001558 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001560:	4b12      	ldr	r3, [pc, #72]	; (80015ac <HAL_InitTick+0x54>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <HAL_InitTick+0x58>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	4619      	mov	r1, r3
 800156a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800156e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001572:	fbb2 f3f3 	udiv	r3, r2, r3
 8001576:	4618      	mov	r0, r3
 8001578:	f000 f93b 	bl	80017f2 <HAL_SYSTICK_Config>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e00e      	b.n	80015a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b0f      	cmp	r3, #15
 800158a:	d80a      	bhi.n	80015a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800158c:	2200      	movs	r2, #0
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	f04f 30ff 	mov.w	r0, #4294967295
 8001594:	f000 f911 	bl	80017ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001598:	4a06      	ldr	r2, [pc, #24]	; (80015b4 <HAL_InitTick+0x5c>)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800159e:	2300      	movs	r3, #0
 80015a0:	e000      	b.n	80015a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000010 	.word	0x20000010
 80015b0:	20000018 	.word	0x20000018
 80015b4:	20000014 	.word	0x20000014

080015b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015bc:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <HAL_IncTick+0x20>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <HAL_IncTick+0x24>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4413      	add	r3, r2
 80015c8:	4a04      	ldr	r2, [pc, #16]	; (80015dc <HAL_IncTick+0x24>)
 80015ca:	6013      	str	r3, [r2, #0]
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	20000018 	.word	0x20000018
 80015dc:	200001d4 	.word	0x200001d4

080015e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return uwTick;
 80015e4:	4b03      	ldr	r3, [pc, #12]	; (80015f4 <HAL_GetTick+0x14>)
 80015e6:	681b      	ldr	r3, [r3, #0]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	200001d4 	.word	0x200001d4

080015f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001600:	f7ff ffee 	bl	80015e0 <HAL_GetTick>
 8001604:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001610:	d005      	beq.n	800161e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001612:	4b0a      	ldr	r3, [pc, #40]	; (800163c <HAL_Delay+0x44>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	461a      	mov	r2, r3
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	4413      	add	r3, r2
 800161c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800161e:	bf00      	nop
 8001620:	f7ff ffde 	bl	80015e0 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	429a      	cmp	r2, r3
 800162e:	d8f7      	bhi.n	8001620 <HAL_Delay+0x28>
  {
  }
}
 8001630:	bf00      	nop
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000018 	.word	0x20000018

08001640 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f003 0307 	and.w	r3, r3, #7
 800164e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001650:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <__NVIC_SetPriorityGrouping+0x44>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001656:	68ba      	ldr	r2, [r7, #8]
 8001658:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800165c:	4013      	ands	r3, r2
 800165e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001668:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800166c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001670:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001672:	4a04      	ldr	r2, [pc, #16]	; (8001684 <__NVIC_SetPriorityGrouping+0x44>)
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	60d3      	str	r3, [r2, #12]
}
 8001678:	bf00      	nop
 800167a:	3714      	adds	r7, #20
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	e000ed00 	.word	0xe000ed00

08001688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800168c:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <__NVIC_GetPriorityGrouping+0x18>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	0a1b      	lsrs	r3, r3, #8
 8001692:	f003 0307 	and.w	r3, r3, #7
}
 8001696:	4618      	mov	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	6039      	str	r1, [r7, #0]
 80016ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	db0a      	blt.n	80016ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	490c      	ldr	r1, [pc, #48]	; (80016f0 <__NVIC_SetPriority+0x4c>)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	0112      	lsls	r2, r2, #4
 80016c4:	b2d2      	uxtb	r2, r2
 80016c6:	440b      	add	r3, r1
 80016c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016cc:	e00a      	b.n	80016e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4908      	ldr	r1, [pc, #32]	; (80016f4 <__NVIC_SetPriority+0x50>)
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	3b04      	subs	r3, #4
 80016dc:	0112      	lsls	r2, r2, #4
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	440b      	add	r3, r1
 80016e2:	761a      	strb	r2, [r3, #24]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	e000e100 	.word	0xe000e100
 80016f4:	e000ed00 	.word	0xe000ed00

080016f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b089      	sub	sp, #36	; 0x24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	60f8      	str	r0, [r7, #12]
 8001700:	60b9      	str	r1, [r7, #8]
 8001702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	f1c3 0307 	rsb	r3, r3, #7
 8001712:	2b04      	cmp	r3, #4
 8001714:	bf28      	it	cs
 8001716:	2304      	movcs	r3, #4
 8001718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	3304      	adds	r3, #4
 800171e:	2b06      	cmp	r3, #6
 8001720:	d902      	bls.n	8001728 <NVIC_EncodePriority+0x30>
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	3b03      	subs	r3, #3
 8001726:	e000      	b.n	800172a <NVIC_EncodePriority+0x32>
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800172c:	f04f 32ff 	mov.w	r2, #4294967295
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	43da      	mvns	r2, r3
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	401a      	ands	r2, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001740:	f04f 31ff 	mov.w	r1, #4294967295
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	fa01 f303 	lsl.w	r3, r1, r3
 800174a:	43d9      	mvns	r1, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001750:	4313      	orrs	r3, r2
         );
}
 8001752:	4618      	mov	r0, r3
 8001754:	3724      	adds	r7, #36	; 0x24
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
	...

08001760 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3b01      	subs	r3, #1
 800176c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001770:	d301      	bcc.n	8001776 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001772:	2301      	movs	r3, #1
 8001774:	e00f      	b.n	8001796 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001776:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <SysTick_Config+0x40>)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3b01      	subs	r3, #1
 800177c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800177e:	210f      	movs	r1, #15
 8001780:	f04f 30ff 	mov.w	r0, #4294967295
 8001784:	f7ff ff8e 	bl	80016a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001788:	4b05      	ldr	r3, [pc, #20]	; (80017a0 <SysTick_Config+0x40>)
 800178a:	2200      	movs	r2, #0
 800178c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800178e:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <SysTick_Config+0x40>)
 8001790:	2207      	movs	r2, #7
 8001792:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	e000e010 	.word	0xe000e010

080017a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ff47 	bl	8001640 <__NVIC_SetPriorityGrouping>
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b086      	sub	sp, #24
 80017be:	af00      	add	r7, sp, #0
 80017c0:	4603      	mov	r3, r0
 80017c2:	60b9      	str	r1, [r7, #8]
 80017c4:	607a      	str	r2, [r7, #4]
 80017c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017c8:	2300      	movs	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017cc:	f7ff ff5c 	bl	8001688 <__NVIC_GetPriorityGrouping>
 80017d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	68b9      	ldr	r1, [r7, #8]
 80017d6:	6978      	ldr	r0, [r7, #20]
 80017d8:	f7ff ff8e 	bl	80016f8 <NVIC_EncodePriority>
 80017dc:	4602      	mov	r2, r0
 80017de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017e2:	4611      	mov	r1, r2
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff ff5d 	bl	80016a4 <__NVIC_SetPriority>
}
 80017ea:	bf00      	nop
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b082      	sub	sp, #8
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7ff ffb0 	bl	8001760 <SysTick_Config>
 8001800:	4603      	mov	r3, r0
}
 8001802:	4618      	mov	r0, r3
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
	...

0800180c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800180c:	b480      	push	{r7}
 800180e:	b089      	sub	sp, #36	; 0x24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001816:	2300      	movs	r3, #0
 8001818:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800181a:	2300      	movs	r3, #0
 800181c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800181e:	2300      	movs	r3, #0
 8001820:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001822:	2300      	movs	r3, #0
 8001824:	61fb      	str	r3, [r7, #28]
 8001826:	e159      	b.n	8001adc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001828:	2201      	movs	r2, #1
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	697a      	ldr	r2, [r7, #20]
 8001838:	4013      	ands	r3, r2
 800183a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	429a      	cmp	r2, r3
 8001842:	f040 8148 	bne.w	8001ad6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f003 0303 	and.w	r3, r3, #3
 800184e:	2b01      	cmp	r3, #1
 8001850:	d005      	beq.n	800185e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800185a:	2b02      	cmp	r3, #2
 800185c:	d130      	bne.n	80018c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	2203      	movs	r2, #3
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	43db      	mvns	r3, r3
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	4013      	ands	r3, r2
 8001874:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	68da      	ldr	r2, [r3, #12]
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	69ba      	ldr	r2, [r7, #24]
 8001884:	4313      	orrs	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001894:	2201      	movs	r2, #1
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	43db      	mvns	r3, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4013      	ands	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	091b      	lsrs	r3, r3, #4
 80018aa:	f003 0201 	and.w	r2, r3, #1
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f003 0303 	and.w	r3, r3, #3
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	d017      	beq.n	80018fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	2203      	movs	r2, #3
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	43db      	mvns	r3, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4013      	ands	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	689a      	ldr	r2, [r3, #8]
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	fa02 f303 	lsl.w	r3, r2, r3
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f003 0303 	and.w	r3, r3, #3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d123      	bne.n	8001950 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	08da      	lsrs	r2, r3, #3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3208      	adds	r2, #8
 8001910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001914:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	f003 0307 	and.w	r3, r3, #7
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	220f      	movs	r2, #15
 8001920:	fa02 f303 	lsl.w	r3, r2, r3
 8001924:	43db      	mvns	r3, r3
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4013      	ands	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	691a      	ldr	r2, [r3, #16]
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	4313      	orrs	r3, r2
 8001940:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	08da      	lsrs	r2, r3, #3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	3208      	adds	r2, #8
 800194a:	69b9      	ldr	r1, [r7, #24]
 800194c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	2203      	movs	r2, #3
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	43db      	mvns	r3, r3
 8001962:	69ba      	ldr	r2, [r7, #24]
 8001964:	4013      	ands	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 0203 	and.w	r2, r3, #3
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	4313      	orrs	r3, r2
 800197c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	685b      	ldr	r3, [r3, #4]
 8001988:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800198c:	2b00      	cmp	r3, #0
 800198e:	f000 80a2 	beq.w	8001ad6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	4b57      	ldr	r3, [pc, #348]	; (8001af4 <HAL_GPIO_Init+0x2e8>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	4a56      	ldr	r2, [pc, #344]	; (8001af4 <HAL_GPIO_Init+0x2e8>)
 800199c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a0:	6453      	str	r3, [r2, #68]	; 0x44
 80019a2:	4b54      	ldr	r3, [pc, #336]	; (8001af4 <HAL_GPIO_Init+0x2e8>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019ae:	4a52      	ldr	r2, [pc, #328]	; (8001af8 <HAL_GPIO_Init+0x2ec>)
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	089b      	lsrs	r3, r3, #2
 80019b4:	3302      	adds	r3, #2
 80019b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	f003 0303 	and.w	r3, r3, #3
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	220f      	movs	r2, #15
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	43db      	mvns	r3, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4013      	ands	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a49      	ldr	r2, [pc, #292]	; (8001afc <HAL_GPIO_Init+0x2f0>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d019      	beq.n	8001a0e <HAL_GPIO_Init+0x202>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a48      	ldr	r2, [pc, #288]	; (8001b00 <HAL_GPIO_Init+0x2f4>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d013      	beq.n	8001a0a <HAL_GPIO_Init+0x1fe>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a47      	ldr	r2, [pc, #284]	; (8001b04 <HAL_GPIO_Init+0x2f8>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d00d      	beq.n	8001a06 <HAL_GPIO_Init+0x1fa>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a46      	ldr	r2, [pc, #280]	; (8001b08 <HAL_GPIO_Init+0x2fc>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d007      	beq.n	8001a02 <HAL_GPIO_Init+0x1f6>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a45      	ldr	r2, [pc, #276]	; (8001b0c <HAL_GPIO_Init+0x300>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d101      	bne.n	80019fe <HAL_GPIO_Init+0x1f2>
 80019fa:	2304      	movs	r3, #4
 80019fc:	e008      	b.n	8001a10 <HAL_GPIO_Init+0x204>
 80019fe:	2307      	movs	r3, #7
 8001a00:	e006      	b.n	8001a10 <HAL_GPIO_Init+0x204>
 8001a02:	2303      	movs	r3, #3
 8001a04:	e004      	b.n	8001a10 <HAL_GPIO_Init+0x204>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e002      	b.n	8001a10 <HAL_GPIO_Init+0x204>
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e000      	b.n	8001a10 <HAL_GPIO_Init+0x204>
 8001a0e:	2300      	movs	r3, #0
 8001a10:	69fa      	ldr	r2, [r7, #28]
 8001a12:	f002 0203 	and.w	r2, r2, #3
 8001a16:	0092      	lsls	r2, r2, #2
 8001a18:	4093      	lsls	r3, r2
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a20:	4935      	ldr	r1, [pc, #212]	; (8001af8 <HAL_GPIO_Init+0x2ec>)
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	089b      	lsrs	r3, r3, #2
 8001a26:	3302      	adds	r3, #2
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a2e:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <HAL_GPIO_Init+0x304>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	43db      	mvns	r3, r3
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d003      	beq.n	8001a52 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a52:	4a2f      	ldr	r2, [pc, #188]	; (8001b10 <HAL_GPIO_Init+0x304>)
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a58:	4b2d      	ldr	r3, [pc, #180]	; (8001b10 <HAL_GPIO_Init+0x304>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	43db      	mvns	r3, r3
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	4013      	ands	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d003      	beq.n	8001a7c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a7c:	4a24      	ldr	r2, [pc, #144]	; (8001b10 <HAL_GPIO_Init+0x304>)
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a82:	4b23      	ldr	r3, [pc, #140]	; (8001b10 <HAL_GPIO_Init+0x304>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001aa6:	4a1a      	ldr	r2, [pc, #104]	; (8001b10 <HAL_GPIO_Init+0x304>)
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001aac:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <HAL_GPIO_Init+0x304>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ad0:	4a0f      	ldr	r2, [pc, #60]	; (8001b10 <HAL_GPIO_Init+0x304>)
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	61fb      	str	r3, [r7, #28]
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	2b0f      	cmp	r3, #15
 8001ae0:	f67f aea2 	bls.w	8001828 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ae4:	bf00      	nop
 8001ae6:	bf00      	nop
 8001ae8:	3724      	adds	r7, #36	; 0x24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40013800 	.word	0x40013800
 8001afc:	40020000 	.word	0x40020000
 8001b00:	40020400 	.word	0x40020400
 8001b04:	40020800 	.word	0x40020800
 8001b08:	40020c00 	.word	0x40020c00
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40013c00 	.word	0x40013c00

08001b14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	691a      	ldr	r2, [r3, #16]
 8001b24:	887b      	ldrh	r3, [r7, #2]
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d002      	beq.n	8001b32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	73fb      	strb	r3, [r7, #15]
 8001b30:	e001      	b.n	8001b36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b32:	2300      	movs	r3, #0
 8001b34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	807b      	strh	r3, [r7, #2]
 8001b50:	4613      	mov	r3, r2
 8001b52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b54:	787b      	ldrb	r3, [r7, #1]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d003      	beq.n	8001b62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b5a:	887a      	ldrh	r2, [r7, #2]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b60:	e003      	b.n	8001b6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b62:	887b      	ldrh	r3, [r7, #2]
 8001b64:	041a      	lsls	r2, r3, #16
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	619a      	str	r2, [r3, #24]
}
 8001b6a:	bf00      	nop
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e264      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d075      	beq.n	8001c82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001b96:	4ba3      	ldr	r3, [pc, #652]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	f003 030c 	and.w	r3, r3, #12
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	d00c      	beq.n	8001bbc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ba2:	4ba0      	ldr	r3, [pc, #640]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d112      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bae:	4b9d      	ldr	r3, [pc, #628]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bba:	d10b      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bbc:	4b99      	ldr	r3, [pc, #612]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d05b      	beq.n	8001c80 <HAL_RCC_OscConfig+0x108>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d157      	bne.n	8001c80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e23f      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bdc:	d106      	bne.n	8001bec <HAL_RCC_OscConfig+0x74>
 8001bde:	4b91      	ldr	r3, [pc, #580]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a90      	ldr	r2, [pc, #576]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e01d      	b.n	8001c28 <HAL_RCC_OscConfig+0xb0>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bf4:	d10c      	bne.n	8001c10 <HAL_RCC_OscConfig+0x98>
 8001bf6:	4b8b      	ldr	r3, [pc, #556]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a8a      	ldr	r2, [pc, #552]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001bfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	4b88      	ldr	r3, [pc, #544]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a87      	ldr	r2, [pc, #540]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c0c:	6013      	str	r3, [r2, #0]
 8001c0e:	e00b      	b.n	8001c28 <HAL_RCC_OscConfig+0xb0>
 8001c10:	4b84      	ldr	r3, [pc, #528]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a83      	ldr	r2, [pc, #524]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c1a:	6013      	str	r3, [r2, #0]
 8001c1c:	4b81      	ldr	r3, [pc, #516]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a80      	ldr	r2, [pc, #512]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d013      	beq.n	8001c58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c30:	f7ff fcd6 	bl	80015e0 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c38:	f7ff fcd2 	bl	80015e0 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b64      	cmp	r3, #100	; 0x64
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e204      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4a:	4b76      	ldr	r3, [pc, #472]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f0      	beq.n	8001c38 <HAL_RCC_OscConfig+0xc0>
 8001c56:	e014      	b.n	8001c82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c58:	f7ff fcc2 	bl	80015e0 <HAL_GetTick>
 8001c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5e:	e008      	b.n	8001c72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c60:	f7ff fcbe 	bl	80015e0 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	2b64      	cmp	r3, #100	; 0x64
 8001c6c:	d901      	bls.n	8001c72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c6e:	2303      	movs	r3, #3
 8001c70:	e1f0      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c72:	4b6c      	ldr	r3, [pc, #432]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d1f0      	bne.n	8001c60 <HAL_RCC_OscConfig+0xe8>
 8001c7e:	e000      	b.n	8001c82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d063      	beq.n	8001d56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c8e:	4b65      	ldr	r3, [pc, #404]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d00b      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c9a:	4b62      	ldr	r3, [pc, #392]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ca2:	2b08      	cmp	r3, #8
 8001ca4:	d11c      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ca6:	4b5f      	ldr	r3, [pc, #380]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d116      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb2:	4b5c      	ldr	r3, [pc, #368]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0302 	and.w	r3, r3, #2
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d005      	beq.n	8001cca <HAL_RCC_OscConfig+0x152>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d001      	beq.n	8001cca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e1c4      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cca:	4b56      	ldr	r3, [pc, #344]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	4952      	ldr	r1, [pc, #328]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cde:	e03a      	b.n	8001d56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d020      	beq.n	8001d2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ce8:	4b4f      	ldr	r3, [pc, #316]	; (8001e28 <HAL_RCC_OscConfig+0x2b0>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cee:	f7ff fc77 	bl	80015e0 <HAL_GetTick>
 8001cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf4:	e008      	b.n	8001d08 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cf6:	f7ff fc73 	bl	80015e0 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e1a5      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d08:	4b46      	ldr	r3, [pc, #280]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0302 	and.w	r3, r3, #2
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d0f0      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d14:	4b43      	ldr	r3, [pc, #268]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	4940      	ldr	r1, [pc, #256]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	600b      	str	r3, [r1, #0]
 8001d28:	e015      	b.n	8001d56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d2a:	4b3f      	ldr	r3, [pc, #252]	; (8001e28 <HAL_RCC_OscConfig+0x2b0>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d30:	f7ff fc56 	bl	80015e0 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d38:	f7ff fc52 	bl	80015e0 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e184      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4a:	4b36      	ldr	r3, [pc, #216]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0308 	and.w	r3, r3, #8
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d030      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	695b      	ldr	r3, [r3, #20]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d016      	beq.n	8001d98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d6a:	4b30      	ldr	r3, [pc, #192]	; (8001e2c <HAL_RCC_OscConfig+0x2b4>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d70:	f7ff fc36 	bl	80015e0 <HAL_GetTick>
 8001d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d76:	e008      	b.n	8001d8a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d78:	f7ff fc32 	bl	80015e0 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d901      	bls.n	8001d8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e164      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8a:	4b26      	ldr	r3, [pc, #152]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001d8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d0f0      	beq.n	8001d78 <HAL_RCC_OscConfig+0x200>
 8001d96:	e015      	b.n	8001dc4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d98:	4b24      	ldr	r3, [pc, #144]	; (8001e2c <HAL_RCC_OscConfig+0x2b4>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d9e:	f7ff fc1f 	bl	80015e0 <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001da6:	f7ff fc1b 	bl	80015e0 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e14d      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db8:	4b1a      	ldr	r3, [pc, #104]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001dba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1f0      	bne.n	8001da6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0304 	and.w	r3, r3, #4
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 80a0 	beq.w	8001f12 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dd6:	4b13      	ldr	r3, [pc, #76]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d10f      	bne.n	8001e02 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	60bb      	str	r3, [r7, #8]
 8001de6:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dea:	4a0e      	ldr	r2, [pc, #56]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df0:	6413      	str	r3, [r2, #64]	; 0x40
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <HAL_RCC_OscConfig+0x2ac>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e02:	4b0b      	ldr	r3, [pc, #44]	; (8001e30 <HAL_RCC_OscConfig+0x2b8>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d121      	bne.n	8001e52 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e0e:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <HAL_RCC_OscConfig+0x2b8>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a07      	ldr	r2, [pc, #28]	; (8001e30 <HAL_RCC_OscConfig+0x2b8>)
 8001e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e1a:	f7ff fbe1 	bl	80015e0 <HAL_GetTick>
 8001e1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e20:	e011      	b.n	8001e46 <HAL_RCC_OscConfig+0x2ce>
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800
 8001e28:	42470000 	.word	0x42470000
 8001e2c:	42470e80 	.word	0x42470e80
 8001e30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e34:	f7ff fbd4 	bl	80015e0 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e106      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e46:	4b85      	ldr	r3, [pc, #532]	; (800205c <HAL_RCC_OscConfig+0x4e4>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d0f0      	beq.n	8001e34 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d106      	bne.n	8001e68 <HAL_RCC_OscConfig+0x2f0>
 8001e5a:	4b81      	ldr	r3, [pc, #516]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e5e:	4a80      	ldr	r2, [pc, #512]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	6713      	str	r3, [r2, #112]	; 0x70
 8001e66:	e01c      	b.n	8001ea2 <HAL_RCC_OscConfig+0x32a>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	2b05      	cmp	r3, #5
 8001e6e:	d10c      	bne.n	8001e8a <HAL_RCC_OscConfig+0x312>
 8001e70:	4b7b      	ldr	r3, [pc, #492]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e74:	4a7a      	ldr	r2, [pc, #488]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e76:	f043 0304 	orr.w	r3, r3, #4
 8001e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e7c:	4b78      	ldr	r3, [pc, #480]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e80:	4a77      	ldr	r2, [pc, #476]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e82:	f043 0301 	orr.w	r3, r3, #1
 8001e86:	6713      	str	r3, [r2, #112]	; 0x70
 8001e88:	e00b      	b.n	8001ea2 <HAL_RCC_OscConfig+0x32a>
 8001e8a:	4b75      	ldr	r3, [pc, #468]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e8e:	4a74      	ldr	r2, [pc, #464]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e90:	f023 0301 	bic.w	r3, r3, #1
 8001e94:	6713      	str	r3, [r2, #112]	; 0x70
 8001e96:	4b72      	ldr	r3, [pc, #456]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9a:	4a71      	ldr	r2, [pc, #452]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001e9c:	f023 0304 	bic.w	r3, r3, #4
 8001ea0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d015      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eaa:	f7ff fb99 	bl	80015e0 <HAL_GetTick>
 8001eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb0:	e00a      	b.n	8001ec8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eb2:	f7ff fb95 	bl	80015e0 <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e0c5      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec8:	4b65      	ldr	r3, [pc, #404]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0ee      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x33a>
 8001ed4:	e014      	b.n	8001f00 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed6:	f7ff fb83 	bl	80015e0 <HAL_GetTick>
 8001eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001edc:	e00a      	b.n	8001ef4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ede:	f7ff fb7f 	bl	80015e0 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d901      	bls.n	8001ef4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001ef0:	2303      	movs	r3, #3
 8001ef2:	e0af      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef4:	4b5a      	ldr	r3, [pc, #360]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ef8:	f003 0302 	and.w	r3, r3, #2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1ee      	bne.n	8001ede <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f00:	7dfb      	ldrb	r3, [r7, #23]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d105      	bne.n	8001f12 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f06:	4b56      	ldr	r3, [pc, #344]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	4a55      	ldr	r2, [pc, #340]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001f0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	f000 809b 	beq.w	8002052 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f1c:	4b50      	ldr	r3, [pc, #320]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	f003 030c 	and.w	r3, r3, #12
 8001f24:	2b08      	cmp	r3, #8
 8001f26:	d05c      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d141      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f30:	4b4c      	ldr	r3, [pc, #304]	; (8002064 <HAL_RCC_OscConfig+0x4ec>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f36:	f7ff fb53 	bl	80015e0 <HAL_GetTick>
 8001f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f3e:	f7ff fb4f 	bl	80015e0 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e081      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f50:	4b43      	ldr	r3, [pc, #268]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1f0      	bne.n	8001f3e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	69da      	ldr	r2, [r3, #28]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	431a      	orrs	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6a:	019b      	lsls	r3, r3, #6
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f72:	085b      	lsrs	r3, r3, #1
 8001f74:	3b01      	subs	r3, #1
 8001f76:	041b      	lsls	r3, r3, #16
 8001f78:	431a      	orrs	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7e:	061b      	lsls	r3, r3, #24
 8001f80:	4937      	ldr	r1, [pc, #220]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f86:	4b37      	ldr	r3, [pc, #220]	; (8002064 <HAL_RCC_OscConfig+0x4ec>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fb28 	bl	80015e0 <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f94:	f7ff fb24 	bl	80015e0 <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e056      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fa6:	4b2e      	ldr	r3, [pc, #184]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d0f0      	beq.n	8001f94 <HAL_RCC_OscConfig+0x41c>
 8001fb2:	e04e      	b.n	8002052 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb4:	4b2b      	ldr	r3, [pc, #172]	; (8002064 <HAL_RCC_OscConfig+0x4ec>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fba:	f7ff fb11 	bl	80015e0 <HAL_GetTick>
 8001fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc2:	f7ff fb0d 	bl	80015e0 <HAL_GetTick>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e03f      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fd4:	4b22      	ldr	r3, [pc, #136]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d1f0      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x44a>
 8001fe0:	e037      	b.n	8002052 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	699b      	ldr	r3, [r3, #24]
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d101      	bne.n	8001fee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e032      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fee:	4b1c      	ldr	r3, [pc, #112]	; (8002060 <HAL_RCC_OscConfig+0x4e8>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d028      	beq.n	800204e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002006:	429a      	cmp	r2, r3
 8002008:	d121      	bne.n	800204e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002014:	429a      	cmp	r2, r3
 8002016:	d11a      	bne.n	800204e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800201e:	4013      	ands	r3, r2
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002024:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002026:	4293      	cmp	r3, r2
 8002028:	d111      	bne.n	800204e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002034:	085b      	lsrs	r3, r3, #1
 8002036:	3b01      	subs	r3, #1
 8002038:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800203a:	429a      	cmp	r2, r3
 800203c:	d107      	bne.n	800204e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002048:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800204a:	429a      	cmp	r2, r3
 800204c:	d001      	beq.n	8002052 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40007000 	.word	0x40007000
 8002060:	40023800 	.word	0x40023800
 8002064:	42470060 	.word	0x42470060

08002068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d101      	bne.n	800207c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e0cc      	b.n	8002216 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800207c:	4b68      	ldr	r3, [pc, #416]	; (8002220 <HAL_RCC_ClockConfig+0x1b8>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0307 	and.w	r3, r3, #7
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	429a      	cmp	r2, r3
 8002088:	d90c      	bls.n	80020a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208a:	4b65      	ldr	r3, [pc, #404]	; (8002220 <HAL_RCC_ClockConfig+0x1b8>)
 800208c:	683a      	ldr	r2, [r7, #0]
 800208e:	b2d2      	uxtb	r2, r2
 8002090:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002092:	4b63      	ldr	r3, [pc, #396]	; (8002220 <HAL_RCC_ClockConfig+0x1b8>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0307 	and.w	r3, r3, #7
 800209a:	683a      	ldr	r2, [r7, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	d001      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e0b8      	b.n	8002216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d020      	beq.n	80020f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f003 0304 	and.w	r3, r3, #4
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d005      	beq.n	80020c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020bc:	4b59      	ldr	r3, [pc, #356]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	4a58      	ldr	r2, [pc, #352]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0308 	and.w	r3, r3, #8
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d005      	beq.n	80020e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020d4:	4b53      	ldr	r3, [pc, #332]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	4a52      	ldr	r2, [pc, #328]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80020da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e0:	4b50      	ldr	r3, [pc, #320]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	494d      	ldr	r1, [pc, #308]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d044      	beq.n	8002188 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	2b01      	cmp	r3, #1
 8002104:	d107      	bne.n	8002116 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002106:	4b47      	ldr	r3, [pc, #284]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d119      	bne.n	8002146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e07f      	b.n	8002216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	2b02      	cmp	r3, #2
 800211c:	d003      	beq.n	8002126 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002122:	2b03      	cmp	r3, #3
 8002124:	d107      	bne.n	8002136 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002126:	4b3f      	ldr	r3, [pc, #252]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d109      	bne.n	8002146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e06f      	b.n	8002216 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002136:	4b3b      	ldr	r3, [pc, #236]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e067      	b.n	8002216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002146:	4b37      	ldr	r3, [pc, #220]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f023 0203 	bic.w	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	4934      	ldr	r1, [pc, #208]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 8002154:	4313      	orrs	r3, r2
 8002156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002158:	f7ff fa42 	bl	80015e0 <HAL_GetTick>
 800215c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215e:	e00a      	b.n	8002176 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002160:	f7ff fa3e 	bl	80015e0 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	f241 3288 	movw	r2, #5000	; 0x1388
 800216e:	4293      	cmp	r3, r2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e04f      	b.n	8002216 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002176:	4b2b      	ldr	r3, [pc, #172]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 020c 	and.w	r2, r3, #12
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	429a      	cmp	r2, r3
 8002186:	d1eb      	bne.n	8002160 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002188:	4b25      	ldr	r3, [pc, #148]	; (8002220 <HAL_RCC_ClockConfig+0x1b8>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	683a      	ldr	r2, [r7, #0]
 8002192:	429a      	cmp	r2, r3
 8002194:	d20c      	bcs.n	80021b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002196:	4b22      	ldr	r3, [pc, #136]	; (8002220 <HAL_RCC_ClockConfig+0x1b8>)
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	b2d2      	uxtb	r2, r2
 800219c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800219e:	4b20      	ldr	r3, [pc, #128]	; (8002220 <HAL_RCC_ClockConfig+0x1b8>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d001      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e032      	b.n	8002216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d008      	beq.n	80021ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021bc:	4b19      	ldr	r3, [pc, #100]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	4916      	ldr	r1, [pc, #88]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0308 	and.w	r3, r3, #8
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d009      	beq.n	80021ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021da:	4b12      	ldr	r3, [pc, #72]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	490e      	ldr	r1, [pc, #56]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80021ee:	f000 f821 	bl	8002234 <HAL_RCC_GetSysClockFreq>
 80021f2:	4602      	mov	r2, r0
 80021f4:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <HAL_RCC_ClockConfig+0x1bc>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	091b      	lsrs	r3, r3, #4
 80021fa:	f003 030f 	and.w	r3, r3, #15
 80021fe:	490a      	ldr	r1, [pc, #40]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 8002200:	5ccb      	ldrb	r3, [r1, r3]
 8002202:	fa22 f303 	lsr.w	r3, r2, r3
 8002206:	4a09      	ldr	r2, [pc, #36]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 8002208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800220a:	4b09      	ldr	r3, [pc, #36]	; (8002230 <HAL_RCC_ClockConfig+0x1c8>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff f9a2 	bl	8001558 <HAL_InitTick>

  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40023c00 	.word	0x40023c00
 8002224:	40023800 	.word	0x40023800
 8002228:	08004b04 	.word	0x08004b04
 800222c:	20000010 	.word	0x20000010
 8002230:	20000014 	.word	0x20000014

08002234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002234:	b5b0      	push	{r4, r5, r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800223a:	2100      	movs	r1, #0
 800223c:	6079      	str	r1, [r7, #4]
 800223e:	2100      	movs	r1, #0
 8002240:	60f9      	str	r1, [r7, #12]
 8002242:	2100      	movs	r1, #0
 8002244:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002246:	2100      	movs	r1, #0
 8002248:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800224a:	4952      	ldr	r1, [pc, #328]	; (8002394 <HAL_RCC_GetSysClockFreq+0x160>)
 800224c:	6889      	ldr	r1, [r1, #8]
 800224e:	f001 010c 	and.w	r1, r1, #12
 8002252:	2908      	cmp	r1, #8
 8002254:	d00d      	beq.n	8002272 <HAL_RCC_GetSysClockFreq+0x3e>
 8002256:	2908      	cmp	r1, #8
 8002258:	f200 8094 	bhi.w	8002384 <HAL_RCC_GetSysClockFreq+0x150>
 800225c:	2900      	cmp	r1, #0
 800225e:	d002      	beq.n	8002266 <HAL_RCC_GetSysClockFreq+0x32>
 8002260:	2904      	cmp	r1, #4
 8002262:	d003      	beq.n	800226c <HAL_RCC_GetSysClockFreq+0x38>
 8002264:	e08e      	b.n	8002384 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002266:	4b4c      	ldr	r3, [pc, #304]	; (8002398 <HAL_RCC_GetSysClockFreq+0x164>)
 8002268:	60bb      	str	r3, [r7, #8]
       break;
 800226a:	e08e      	b.n	800238a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800226c:	4b4b      	ldr	r3, [pc, #300]	; (800239c <HAL_RCC_GetSysClockFreq+0x168>)
 800226e:	60bb      	str	r3, [r7, #8]
      break;
 8002270:	e08b      	b.n	800238a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002272:	4948      	ldr	r1, [pc, #288]	; (8002394 <HAL_RCC_GetSysClockFreq+0x160>)
 8002274:	6849      	ldr	r1, [r1, #4]
 8002276:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800227a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800227c:	4945      	ldr	r1, [pc, #276]	; (8002394 <HAL_RCC_GetSysClockFreq+0x160>)
 800227e:	6849      	ldr	r1, [r1, #4]
 8002280:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002284:	2900      	cmp	r1, #0
 8002286:	d024      	beq.n	80022d2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002288:	4942      	ldr	r1, [pc, #264]	; (8002394 <HAL_RCC_GetSysClockFreq+0x160>)
 800228a:	6849      	ldr	r1, [r1, #4]
 800228c:	0989      	lsrs	r1, r1, #6
 800228e:	4608      	mov	r0, r1
 8002290:	f04f 0100 	mov.w	r1, #0
 8002294:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002298:	f04f 0500 	mov.w	r5, #0
 800229c:	ea00 0204 	and.w	r2, r0, r4
 80022a0:	ea01 0305 	and.w	r3, r1, r5
 80022a4:	493d      	ldr	r1, [pc, #244]	; (800239c <HAL_RCC_GetSysClockFreq+0x168>)
 80022a6:	fb01 f003 	mul.w	r0, r1, r3
 80022aa:	2100      	movs	r1, #0
 80022ac:	fb01 f102 	mul.w	r1, r1, r2
 80022b0:	1844      	adds	r4, r0, r1
 80022b2:	493a      	ldr	r1, [pc, #232]	; (800239c <HAL_RCC_GetSysClockFreq+0x168>)
 80022b4:	fba2 0101 	umull	r0, r1, r2, r1
 80022b8:	1863      	adds	r3, r4, r1
 80022ba:	4619      	mov	r1, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	461a      	mov	r2, r3
 80022c0:	f04f 0300 	mov.w	r3, #0
 80022c4:	f7fd ffdc 	bl	8000280 <__aeabi_uldivmod>
 80022c8:	4602      	mov	r2, r0
 80022ca:	460b      	mov	r3, r1
 80022cc:	4613      	mov	r3, r2
 80022ce:	60fb      	str	r3, [r7, #12]
 80022d0:	e04a      	b.n	8002368 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022d2:	4b30      	ldr	r3, [pc, #192]	; (8002394 <HAL_RCC_GetSysClockFreq+0x160>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	099b      	lsrs	r3, r3, #6
 80022d8:	461a      	mov	r2, r3
 80022da:	f04f 0300 	mov.w	r3, #0
 80022de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80022e2:	f04f 0100 	mov.w	r1, #0
 80022e6:	ea02 0400 	and.w	r4, r2, r0
 80022ea:	ea03 0501 	and.w	r5, r3, r1
 80022ee:	4620      	mov	r0, r4
 80022f0:	4629      	mov	r1, r5
 80022f2:	f04f 0200 	mov.w	r2, #0
 80022f6:	f04f 0300 	mov.w	r3, #0
 80022fa:	014b      	lsls	r3, r1, #5
 80022fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002300:	0142      	lsls	r2, r0, #5
 8002302:	4610      	mov	r0, r2
 8002304:	4619      	mov	r1, r3
 8002306:	1b00      	subs	r0, r0, r4
 8002308:	eb61 0105 	sbc.w	r1, r1, r5
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	f04f 0300 	mov.w	r3, #0
 8002314:	018b      	lsls	r3, r1, #6
 8002316:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800231a:	0182      	lsls	r2, r0, #6
 800231c:	1a12      	subs	r2, r2, r0
 800231e:	eb63 0301 	sbc.w	r3, r3, r1
 8002322:	f04f 0000 	mov.w	r0, #0
 8002326:	f04f 0100 	mov.w	r1, #0
 800232a:	00d9      	lsls	r1, r3, #3
 800232c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002330:	00d0      	lsls	r0, r2, #3
 8002332:	4602      	mov	r2, r0
 8002334:	460b      	mov	r3, r1
 8002336:	1912      	adds	r2, r2, r4
 8002338:	eb45 0303 	adc.w	r3, r5, r3
 800233c:	f04f 0000 	mov.w	r0, #0
 8002340:	f04f 0100 	mov.w	r1, #0
 8002344:	0299      	lsls	r1, r3, #10
 8002346:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800234a:	0290      	lsls	r0, r2, #10
 800234c:	4602      	mov	r2, r0
 800234e:	460b      	mov	r3, r1
 8002350:	4610      	mov	r0, r2
 8002352:	4619      	mov	r1, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	461a      	mov	r2, r3
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	f7fd ff90 	bl	8000280 <__aeabi_uldivmod>
 8002360:	4602      	mov	r2, r0
 8002362:	460b      	mov	r3, r1
 8002364:	4613      	mov	r3, r2
 8002366:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002368:	4b0a      	ldr	r3, [pc, #40]	; (8002394 <HAL_RCC_GetSysClockFreq+0x160>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	0c1b      	lsrs	r3, r3, #16
 800236e:	f003 0303 	and.w	r3, r3, #3
 8002372:	3301      	adds	r3, #1
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002380:	60bb      	str	r3, [r7, #8]
      break;
 8002382:	e002      	b.n	800238a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002384:	4b04      	ldr	r3, [pc, #16]	; (8002398 <HAL_RCC_GetSysClockFreq+0x164>)
 8002386:	60bb      	str	r3, [r7, #8]
      break;
 8002388:	bf00      	nop
    }
  }
  return sysclockfreq;
 800238a:	68bb      	ldr	r3, [r7, #8]
}
 800238c:	4618      	mov	r0, r3
 800238e:	3710      	adds	r7, #16
 8002390:	46bd      	mov	sp, r7
 8002392:	bdb0      	pop	{r4, r5, r7, pc}
 8002394:	40023800 	.word	0x40023800
 8002398:	00f42400 	.word	0x00f42400
 800239c:	017d7840 	.word	0x017d7840

080023a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e07b      	b.n	80024aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d108      	bne.n	80023cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80023c2:	d009      	beq.n	80023d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	61da      	str	r2, [r3, #28]
 80023ca:	e005      	b.n	80023d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d106      	bne.n	80023f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7fe feac 	bl	8001150 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2202      	movs	r2, #2
 80023fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800240e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002420:	431a      	orrs	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800242a:	431a      	orrs	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	f003 0302 	and.w	r3, r3, #2
 8002434:	431a      	orrs	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	695b      	ldr	r3, [r3, #20]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002448:	431a      	orrs	r2, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	69db      	ldr	r3, [r3, #28]
 800244e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800245c:	ea42 0103 	orr.w	r1, r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002464:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	0c1b      	lsrs	r3, r3, #16
 8002476:	f003 0104 	and.w	r1, r3, #4
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	f003 0210 	and.w	r2, r3, #16
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	430a      	orrs	r2, r1
 8002488:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	69da      	ldr	r2, [r3, #28]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002498:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b088      	sub	sp, #32
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	60f8      	str	r0, [r7, #12]
 80024ba:	60b9      	str	r1, [r7, #8]
 80024bc:	603b      	str	r3, [r7, #0]
 80024be:	4613      	mov	r3, r2
 80024c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d101      	bne.n	80024d4 <HAL_SPI_Transmit+0x22>
 80024d0:	2302      	movs	r3, #2
 80024d2:	e126      	b.n	8002722 <HAL_SPI_Transmit+0x270>
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80024dc:	f7ff f880 	bl	80015e0 <HAL_GetTick>
 80024e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80024e2:	88fb      	ldrh	r3, [r7, #6]
 80024e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d002      	beq.n	80024f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80024f2:	2302      	movs	r3, #2
 80024f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80024f6:	e10b      	b.n	8002710 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <HAL_SPI_Transmit+0x52>
 80024fe:	88fb      	ldrh	r3, [r7, #6]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d102      	bne.n	800250a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002508:	e102      	b.n	8002710 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2203      	movs	r2, #3
 800250e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2200      	movs	r2, #0
 8002516:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	88fa      	ldrh	r2, [r7, #6]
 8002522:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	88fa      	ldrh	r2, [r7, #6]
 8002528:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2200      	movs	r2, #0
 800253a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2200      	movs	r2, #0
 8002540:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002550:	d10f      	bne.n	8002572 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002560:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002570:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800257c:	2b40      	cmp	r3, #64	; 0x40
 800257e:	d007      	beq.n	8002590 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800258e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002598:	d14b      	bne.n	8002632 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <HAL_SPI_Transmit+0xf6>
 80025a2:	8afb      	ldrh	r3, [r7, #22]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d13e      	bne.n	8002626 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ac:	881a      	ldrh	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b8:	1c9a      	adds	r2, r3, #2
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	3b01      	subs	r3, #1
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80025cc:	e02b      	b.n	8002626 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d112      	bne.n	8002602 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e0:	881a      	ldrh	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ec:	1c9a      	adds	r2, r3, #2
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	3b01      	subs	r3, #1
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	86da      	strh	r2, [r3, #54]	; 0x36
 8002600:	e011      	b.n	8002626 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002602:	f7fe ffed 	bl	80015e0 <HAL_GetTick>
 8002606:	4602      	mov	r2, r0
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	683a      	ldr	r2, [r7, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d803      	bhi.n	800261a <HAL_SPI_Transmit+0x168>
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002618:	d102      	bne.n	8002620 <HAL_SPI_Transmit+0x16e>
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d102      	bne.n	8002626 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002624:	e074      	b.n	8002710 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800262a:	b29b      	uxth	r3, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	d1ce      	bne.n	80025ce <HAL_SPI_Transmit+0x11c>
 8002630:	e04c      	b.n	80026cc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <HAL_SPI_Transmit+0x18e>
 800263a:	8afb      	ldrh	r3, [r7, #22]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d140      	bne.n	80026c2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	330c      	adds	r3, #12
 800264a:	7812      	ldrb	r2, [r2, #0]
 800264c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	1c5a      	adds	r2, r3, #1
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800265c:	b29b      	uxth	r3, r3
 800265e:	3b01      	subs	r3, #1
 8002660:	b29a      	uxth	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002666:	e02c      	b.n	80026c2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	2b02      	cmp	r3, #2
 8002674:	d113      	bne.n	800269e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	330c      	adds	r3, #12
 8002680:	7812      	ldrb	r2, [r2, #0]
 8002682:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002688:	1c5a      	adds	r2, r3, #1
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002692:	b29b      	uxth	r3, r3
 8002694:	3b01      	subs	r3, #1
 8002696:	b29a      	uxth	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	86da      	strh	r2, [r3, #54]	; 0x36
 800269c:	e011      	b.n	80026c2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800269e:	f7fe ff9f 	bl	80015e0 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d803      	bhi.n	80026b6 <HAL_SPI_Transmit+0x204>
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b4:	d102      	bne.n	80026bc <HAL_SPI_Transmit+0x20a>
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d102      	bne.n	80026c2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80026c0:	e026      	b.n	8002710 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d1cd      	bne.n	8002668 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80026cc:	69ba      	ldr	r2, [r7, #24]
 80026ce:	6839      	ldr	r1, [r7, #0]
 80026d0:	68f8      	ldr	r0, [r7, #12]
 80026d2:	f000 f8b3 	bl	800283c <SPI_EndRxTxTransaction>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d002      	beq.n	80026e2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2220      	movs	r2, #32
 80026e0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d10a      	bne.n	8002700 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	613b      	str	r3, [r7, #16]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	613b      	str	r3, [r7, #16]
 80026fe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002704:	2b00      	cmp	r3, #0
 8002706:	d002      	beq.n	800270e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	77fb      	strb	r3, [r7, #31]
 800270c:	e000      	b.n	8002710 <HAL_SPI_Transmit+0x25e>
  }

error:
 800270e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002720:	7ffb      	ldrb	r3, [r7, #31]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3720      	adds	r7, #32
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	603b      	str	r3, [r7, #0]
 8002738:	4613      	mov	r3, r2
 800273a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800273c:	f7fe ff50 	bl	80015e0 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002744:	1a9b      	subs	r3, r3, r2
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	4413      	add	r3, r2
 800274a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800274c:	f7fe ff48 	bl	80015e0 <HAL_GetTick>
 8002750:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002752:	4b39      	ldr	r3, [pc, #228]	; (8002838 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	015b      	lsls	r3, r3, #5
 8002758:	0d1b      	lsrs	r3, r3, #20
 800275a:	69fa      	ldr	r2, [r7, #28]
 800275c:	fb02 f303 	mul.w	r3, r2, r3
 8002760:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002762:	e054      	b.n	800280e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800276a:	d050      	beq.n	800280e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800276c:	f7fe ff38 	bl	80015e0 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	69fa      	ldr	r2, [r7, #28]
 8002778:	429a      	cmp	r2, r3
 800277a:	d902      	bls.n	8002782 <SPI_WaitFlagStateUntilTimeout+0x56>
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d13d      	bne.n	80027fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	685a      	ldr	r2, [r3, #4]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002790:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800279a:	d111      	bne.n	80027c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027a4:	d004      	beq.n	80027b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027ae:	d107      	bne.n	80027c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027c8:	d10f      	bne.n	80027ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2201      	movs	r2, #1
 80027ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e017      	b.n	800282e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	3b01      	subs	r3, #1
 800280c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	689a      	ldr	r2, [r3, #8]
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	4013      	ands	r3, r2
 8002818:	68ba      	ldr	r2, [r7, #8]
 800281a:	429a      	cmp	r2, r3
 800281c:	bf0c      	ite	eq
 800281e:	2301      	moveq	r3, #1
 8002820:	2300      	movne	r3, #0
 8002822:	b2db      	uxtb	r3, r3
 8002824:	461a      	mov	r2, r3
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	429a      	cmp	r2, r3
 800282a:	d19b      	bne.n	8002764 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3720      	adds	r7, #32
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	20000010 	.word	0x20000010

0800283c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af02      	add	r7, sp, #8
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002848:	4b1b      	ldr	r3, [pc, #108]	; (80028b8 <SPI_EndRxTxTransaction+0x7c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a1b      	ldr	r2, [pc, #108]	; (80028bc <SPI_EndRxTxTransaction+0x80>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	0d5b      	lsrs	r3, r3, #21
 8002854:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002858:	fb02 f303 	mul.w	r3, r2, r3
 800285c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002866:	d112      	bne.n	800288e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	2200      	movs	r2, #0
 8002870:	2180      	movs	r1, #128	; 0x80
 8002872:	68f8      	ldr	r0, [r7, #12]
 8002874:	f7ff ff5a 	bl	800272c <SPI_WaitFlagStateUntilTimeout>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d016      	beq.n	80028ac <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002882:	f043 0220 	orr.w	r2, r3, #32
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800288a:	2303      	movs	r3, #3
 800288c:	e00f      	b.n	80028ae <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00a      	beq.n	80028aa <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	3b01      	subs	r3, #1
 8002898:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028a4:	2b80      	cmp	r3, #128	; 0x80
 80028a6:	d0f2      	beq.n	800288e <SPI_EndRxTxTransaction+0x52>
 80028a8:	e000      	b.n	80028ac <SPI_EndRxTxTransaction+0x70>
        break;
 80028aa:	bf00      	nop
  }

  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3718      	adds	r7, #24
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20000010 	.word	0x20000010
 80028bc:	165e9f81 	.word	0x165e9f81

080028c0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e097      	b.n	8002a04 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d106      	bne.n	80028ee <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7fe fda1 	bl	8001430 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2202      	movs	r2, #2
 80028f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	6812      	ldr	r2, [r2, #0]
 8002900:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002904:	f023 0307 	bic.w	r3, r3, #7
 8002908:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	3304      	adds	r3, #4
 8002912:	4619      	mov	r1, r3
 8002914:	4610      	mov	r0, r2
 8002916:	f000 f907 	bl	8002b28 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	697a      	ldr	r2, [r7, #20]
 8002938:	4313      	orrs	r3, r2
 800293a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002942:	f023 0303 	bic.w	r3, r3, #3
 8002946:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	021b      	lsls	r3, r3, #8
 8002952:	4313      	orrs	r3, r2
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4313      	orrs	r3, r2
 8002958:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002960:	f023 030c 	bic.w	r3, r3, #12
 8002964:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800296c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002970:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	68da      	ldr	r2, [r3, #12]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	021b      	lsls	r3, r3, #8
 800297c:	4313      	orrs	r3, r2
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4313      	orrs	r3, r2
 8002982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	691b      	ldr	r3, [r3, #16]
 8002988:	011a      	lsls	r2, r3, #4
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	031b      	lsls	r3, r3, #12
 8002990:	4313      	orrs	r3, r2
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	4313      	orrs	r3, r2
 8002996:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800299e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80029a6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	695b      	ldr	r3, [r3, #20]
 80029b0:	011b      	lsls	r3, r3, #4
 80029b2:	4313      	orrs	r3, r2
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2201      	movs	r2, #1
 80029e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2201      	movs	r2, #1
 80029ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2201      	movs	r2, #1
 80029f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2201      	movs	r2, #1
 80029fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3718      	adds	r7, #24
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a1c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a24:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a2c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002a34:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d110      	bne.n	8002a5e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a3c:	7bfb      	ldrb	r3, [r7, #15]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d102      	bne.n	8002a48 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a42:	7b7b      	ldrb	r3, [r7, #13]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d001      	beq.n	8002a4c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e069      	b.n	8002b20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2202      	movs	r2, #2
 8002a58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a5c:	e031      	b.n	8002ac2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	2b04      	cmp	r3, #4
 8002a62:	d110      	bne.n	8002a86 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a64:	7bbb      	ldrb	r3, [r7, #14]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d102      	bne.n	8002a70 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a6a:	7b3b      	ldrb	r3, [r7, #12]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d001      	beq.n	8002a74 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e055      	b.n	8002b20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2202      	movs	r2, #2
 8002a78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2202      	movs	r2, #2
 8002a80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a84:	e01d      	b.n	8002ac2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a86:	7bfb      	ldrb	r3, [r7, #15]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d108      	bne.n	8002a9e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a8c:	7bbb      	ldrb	r3, [r7, #14]
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d105      	bne.n	8002a9e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002a92:	7b7b      	ldrb	r3, [r7, #13]
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d102      	bne.n	8002a9e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002a98:	7b3b      	ldrb	r3, [r7, #12]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d001      	beq.n	8002aa2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e03e      	b.n	8002b20 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2202      	movs	r2, #2
 8002aae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2202      	movs	r2, #2
 8002ab6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2202      	movs	r2, #2
 8002abe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_TIM_Encoder_Start+0xc4>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d008      	beq.n	8002ae0 <HAL_TIM_Encoder_Start+0xd4>
 8002ace:	e00f      	b.n	8002af0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f000 f8a5 	bl	8002c28 <TIM_CCxChannelCmd>
      break;
 8002ade:	e016      	b.n	8002b0e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	2104      	movs	r1, #4
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 f89d 	bl	8002c28 <TIM_CCxChannelCmd>
      break;
 8002aee:	e00e      	b.n	8002b0e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2201      	movs	r2, #1
 8002af6:	2100      	movs	r1, #0
 8002af8:	4618      	mov	r0, r3
 8002afa:	f000 f895 	bl	8002c28 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2201      	movs	r2, #1
 8002b04:	2104      	movs	r1, #4
 8002b06:	4618      	mov	r0, r3
 8002b08:	f000 f88e 	bl	8002c28 <TIM_CCxChannelCmd>
      break;
 8002b0c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f042 0201 	orr.w	r2, r2, #1
 8002b1c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
 8002b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a34      	ldr	r2, [pc, #208]	; (8002c0c <TIM_Base_SetConfig+0xe4>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d00f      	beq.n	8002b60 <TIM_Base_SetConfig+0x38>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b46:	d00b      	beq.n	8002b60 <TIM_Base_SetConfig+0x38>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	4a31      	ldr	r2, [pc, #196]	; (8002c10 <TIM_Base_SetConfig+0xe8>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d007      	beq.n	8002b60 <TIM_Base_SetConfig+0x38>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	4a30      	ldr	r2, [pc, #192]	; (8002c14 <TIM_Base_SetConfig+0xec>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d003      	beq.n	8002b60 <TIM_Base_SetConfig+0x38>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	4a2f      	ldr	r2, [pc, #188]	; (8002c18 <TIM_Base_SetConfig+0xf0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d108      	bne.n	8002b72 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4a25      	ldr	r2, [pc, #148]	; (8002c0c <TIM_Base_SetConfig+0xe4>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d01b      	beq.n	8002bb2 <TIM_Base_SetConfig+0x8a>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b80:	d017      	beq.n	8002bb2 <TIM_Base_SetConfig+0x8a>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4a22      	ldr	r2, [pc, #136]	; (8002c10 <TIM_Base_SetConfig+0xe8>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d013      	beq.n	8002bb2 <TIM_Base_SetConfig+0x8a>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a21      	ldr	r2, [pc, #132]	; (8002c14 <TIM_Base_SetConfig+0xec>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d00f      	beq.n	8002bb2 <TIM_Base_SetConfig+0x8a>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a20      	ldr	r2, [pc, #128]	; (8002c18 <TIM_Base_SetConfig+0xf0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d00b      	beq.n	8002bb2 <TIM_Base_SetConfig+0x8a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a1f      	ldr	r2, [pc, #124]	; (8002c1c <TIM_Base_SetConfig+0xf4>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d007      	beq.n	8002bb2 <TIM_Base_SetConfig+0x8a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a1e      	ldr	r2, [pc, #120]	; (8002c20 <TIM_Base_SetConfig+0xf8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d003      	beq.n	8002bb2 <TIM_Base_SetConfig+0x8a>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a1d      	ldr	r2, [pc, #116]	; (8002c24 <TIM_Base_SetConfig+0xfc>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d108      	bne.n	8002bc4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bb8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a08      	ldr	r2, [pc, #32]	; (8002c0c <TIM_Base_SetConfig+0xe4>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d103      	bne.n	8002bf8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	691a      	ldr	r2, [r3, #16]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	615a      	str	r2, [r3, #20]
}
 8002bfe:	bf00      	nop
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	40010000 	.word	0x40010000
 8002c10:	40000400 	.word	0x40000400
 8002c14:	40000800 	.word	0x40000800
 8002c18:	40000c00 	.word	0x40000c00
 8002c1c:	40014000 	.word	0x40014000
 8002c20:	40014400 	.word	0x40014400
 8002c24:	40014800 	.word	0x40014800

08002c28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b087      	sub	sp, #28
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	f003 031f 	and.w	r3, r3, #31
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6a1a      	ldr	r2, [r3, #32]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6a1a      	ldr	r2, [r3, #32]
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	f003 031f 	and.w	r3, r3, #31
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c60:	431a      	orrs	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	621a      	str	r2, [r3, #32]
}
 8002c66:	bf00      	nop
 8002c68:	371c      	adds	r7, #28
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
	...

08002c74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b085      	sub	sp, #20
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e050      	b.n	8002d2e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2202      	movs	r2, #2
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	68fa      	ldr	r2, [r7, #12]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1c      	ldr	r2, [pc, #112]	; (8002d3c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d018      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cd8:	d013      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a18      	ldr	r2, [pc, #96]	; (8002d40 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d00e      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a16      	ldr	r2, [pc, #88]	; (8002d44 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d009      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a15      	ldr	r2, [pc, #84]	; (8002d48 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d004      	beq.n	8002d02 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a13      	ldr	r2, [pc, #76]	; (8002d4c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d10c      	bne.n	8002d1c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68ba      	ldr	r2, [r7, #8]
 8002d1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3714      	adds	r7, #20
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	40010000 	.word	0x40010000
 8002d40:	40000400 	.word	0x40000400
 8002d44:	40000800 	.word	0x40000800
 8002d48:	40000c00 	.word	0x40000c00
 8002d4c:	40014000 	.word	0x40014000

08002d50 <ST7735_Select>:
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay


static void ST7735_Select()
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8002d54:	2200      	movs	r2, #0
 8002d56:	2140      	movs	r1, #64	; 0x40
 8002d58:	4802      	ldr	r0, [pc, #8]	; (8002d64 <ST7735_Select+0x14>)
 8002d5a:	f7fe fef3 	bl	8001b44 <HAL_GPIO_WritePin>
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	40020400 	.word	0x40020400

08002d68 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	2140      	movs	r1, #64	; 0x40
 8002d70:	4802      	ldr	r0, [pc, #8]	; (8002d7c <ST7735_Unselect+0x14>)
 8002d72:	f7fe fee7 	bl	8001b44 <HAL_GPIO_WritePin>
}
 8002d76:	bf00      	nop
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	40020400 	.word	0x40020400

08002d80 <ST7735_Reset>:

static void ST7735_Reset()
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8002d84:	2200      	movs	r2, #0
 8002d86:	2180      	movs	r1, #128	; 0x80
 8002d88:	4806      	ldr	r0, [pc, #24]	; (8002da4 <ST7735_Reset+0x24>)
 8002d8a:	f7fe fedb 	bl	8001b44 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8002d8e:	2005      	movs	r0, #5
 8002d90:	f7fe fc32 	bl	80015f8 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8002d94:	2201      	movs	r2, #1
 8002d96:	2180      	movs	r1, #128	; 0x80
 8002d98:	4802      	ldr	r0, [pc, #8]	; (8002da4 <ST7735_Reset+0x24>)
 8002d9a:	f7fe fed3 	bl	8001b44 <HAL_GPIO_WritePin>
}
 8002d9e:	bf00      	nop
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40020400 	.word	0x40020400

08002da8 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8002db2:	2200      	movs	r2, #0
 8002db4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002db8:	4806      	ldr	r0, [pc, #24]	; (8002dd4 <ST7735_WriteCommand+0x2c>)
 8002dba:	f7fe fec3 	bl	8001b44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8002dbe:	1df9      	adds	r1, r7, #7
 8002dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	4804      	ldr	r0, [pc, #16]	; (8002dd8 <ST7735_WriteCommand+0x30>)
 8002dc8:	f7ff fb73 	bl	80024b2 <HAL_SPI_Transmit>
}
 8002dcc:	bf00      	nop
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	40020400 	.word	0x40020400
 8002dd8:	20000134 	.word	0x20000134

08002ddc <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8002de6:	2201      	movs	r2, #1
 8002de8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002dec:	4807      	ldr	r0, [pc, #28]	; (8002e0c <ST7735_WriteData+0x30>)
 8002dee:	f7fe fea9 	bl	8001b44 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	b29a      	uxth	r2, r3
 8002df6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfa:	6879      	ldr	r1, [r7, #4]
 8002dfc:	4804      	ldr	r0, [pc, #16]	; (8002e10 <ST7735_WriteData+0x34>)
 8002dfe:	f7ff fb58 	bl	80024b2 <HAL_SPI_Transmit>
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40020400 	.word	0x40020400
 8002e10:	20000134 	.word	0x20000134

08002e14 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	1c5a      	adds	r2, r3, #1
 8002e20:	607a      	str	r2, [r7, #4]
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8002e26:	e034      	b.n	8002e92 <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	1c5a      	adds	r2, r3, #1
 8002e2c:	607a      	str	r2, [r7, #4]
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8002e32:	7afb      	ldrb	r3, [r7, #11]
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff ffb7 	bl	8002da8 <ST7735_WriteCommand>

        numArgs = *addr++;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	1c5a      	adds	r2, r3, #1
 8002e3e:	607a      	str	r2, [r7, #4]
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8002e44:	7abb      	ldrb	r3, [r7, #10]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e4c:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8002e4e:	7abb      	ldrb	r3, [r7, #10]
 8002e50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e54:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8002e56:	7abb      	ldrb	r3, [r7, #10]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d008      	beq.n	8002e6e <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8002e5c:	7abb      	ldrb	r3, [r7, #10]
 8002e5e:	4619      	mov	r1, r3
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f7ff ffbb 	bl	8002ddc <ST7735_WriteData>
            addr += numArgs;
 8002e66:	7abb      	ldrb	r3, [r7, #10]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	4413      	add	r3, r2
 8002e6c:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8002e6e:	89bb      	ldrh	r3, [r7, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00e      	beq.n	8002e92 <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	1c5a      	adds	r2, r3, #1
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8002e7e:	89bb      	ldrh	r3, [r7, #12]
 8002e80:	2bff      	cmp	r3, #255	; 0xff
 8002e82:	d102      	bne.n	8002e8a <ST7735_ExecuteCommandList+0x76>
 8002e84:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002e88:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8002e8a:	89bb      	ldrh	r3, [r7, #12]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7fe fbb3 	bl	80015f8 <HAL_Delay>
    while(numCommands--) {
 8002e92:	7bfb      	ldrb	r3, [r7, #15]
 8002e94:	1e5a      	subs	r2, r3, #1
 8002e96:	73fa      	strb	r2, [r7, #15]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1c5      	bne.n	8002e28 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8002e9c:	bf00      	nop
 8002e9e:	bf00      	nop
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8002ea6:	b590      	push	{r4, r7, lr}
 8002ea8:	b085      	sub	sp, #20
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	4604      	mov	r4, r0
 8002eae:	4608      	mov	r0, r1
 8002eb0:	4611      	mov	r1, r2
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	4623      	mov	r3, r4
 8002eb6:	71fb      	strb	r3, [r7, #7]
 8002eb8:	4603      	mov	r3, r0
 8002eba:	71bb      	strb	r3, [r7, #6]
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	717b      	strb	r3, [r7, #5]
 8002ec0:	4613      	mov	r3, r2
 8002ec2:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8002ec4:	202a      	movs	r0, #42	; 0x2a
 8002ec6:	f7ff ff6f 	bl	8002da8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8002eca:	2300      	movs	r3, #0
 8002ecc:	733b      	strb	r3, [r7, #12]
 8002ece:	79fb      	ldrb	r3, [r7, #7]
 8002ed0:	737b      	strb	r3, [r7, #13]
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	73bb      	strb	r3, [r7, #14]
 8002ed6:	797b      	ldrb	r3, [r7, #5]
 8002ed8:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8002eda:	f107 030c 	add.w	r3, r7, #12
 8002ede:	2104      	movs	r1, #4
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff ff7b 	bl	8002ddc <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8002ee6:	202b      	movs	r0, #43	; 0x2b
 8002ee8:	f7ff ff5e 	bl	8002da8 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 8002eec:	79bb      	ldrb	r3, [r7, #6]
 8002eee:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 8002ef0:	793b      	ldrb	r3, [r7, #4]
 8002ef2:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8002ef4:	f107 030c 	add.w	r3, r7, #12
 8002ef8:	2104      	movs	r1, #4
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff ff6e 	bl	8002ddc <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8002f00:	202c      	movs	r0, #44	; 0x2c
 8002f02:	f7ff ff51 	bl	8002da8 <ST7735_WriteCommand>
}
 8002f06:	bf00      	nop
 8002f08:	3714      	adds	r7, #20
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd90      	pop	{r4, r7, pc}
	...

08002f10 <ST7735_Init>:

void ST7735_Init()
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
    ST7735_Select();
 8002f14:	f7ff ff1c 	bl	8002d50 <ST7735_Select>
    ST7735_Reset();
 8002f18:	f7ff ff32 	bl	8002d80 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8002f1c:	4806      	ldr	r0, [pc, #24]	; (8002f38 <ST7735_Init+0x28>)
 8002f1e:	f7ff ff79 	bl	8002e14 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8002f22:	4806      	ldr	r0, [pc, #24]	; (8002f3c <ST7735_Init+0x2c>)
 8002f24:	f7ff ff76 	bl	8002e14 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8002f28:	4805      	ldr	r0, [pc, #20]	; (8002f40 <ST7735_Init+0x30>)
 8002f2a:	f7ff ff73 	bl	8002e14 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8002f2e:	f7ff ff1b 	bl	8002d68 <ST7735_Unselect>
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	08005fdc 	.word	0x08005fdc
 8002f3c:	08006018 	.word	0x08006018
 8002f40:	08006028 	.word	0x08006028

08002f44 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	80fb      	strh	r3, [r7, #6]
 8002f4e:	460b      	mov	r3, r1
 8002f50:	80bb      	strh	r3, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 8002f56:	88fb      	ldrh	r3, [r7, #6]
 8002f58:	2b9f      	cmp	r3, #159	; 0x9f
 8002f5a:	d823      	bhi.n	8002fa4 <ST7735_DrawPixel+0x60>
 8002f5c:	88bb      	ldrh	r3, [r7, #4]
 8002f5e:	2b7f      	cmp	r3, #127	; 0x7f
 8002f60:	d820      	bhi.n	8002fa4 <ST7735_DrawPixel+0x60>
        return;

    ST7735_Select();
 8002f62:	f7ff fef5 	bl	8002d50 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 8002f66:	88fb      	ldrh	r3, [r7, #6]
 8002f68:	b2d8      	uxtb	r0, r3
 8002f6a:	88bb      	ldrh	r3, [r7, #4]
 8002f6c:	b2d9      	uxtb	r1, r3
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	3301      	adds	r3, #1
 8002f74:	b2da      	uxtb	r2, r3
 8002f76:	88bb      	ldrh	r3, [r7, #4]
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	f7ff ff92 	bl	8002ea6 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8002f82:	887b      	ldrh	r3, [r7, #2]
 8002f84:	0a1b      	lsrs	r3, r3, #8
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	733b      	strb	r3, [r7, #12]
 8002f8c:	887b      	ldrh	r3, [r7, #2]
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 8002f92:	f107 030c 	add.w	r3, r7, #12
 8002f96:	2102      	movs	r1, #2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff ff1f 	bl	8002ddc <ST7735_WriteData>

    ST7735_Unselect();
 8002f9e:	f7ff fee3 	bl	8002d68 <ST7735_Unselect>
 8002fa2:	e000      	b.n	8002fa6 <ST7735_DrawPixel+0x62>
        return;
 8002fa4:	bf00      	nop
}
 8002fa6:	3710      	adds	r7, #16
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <ST7735_WriteChar>:

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8002fac:	b082      	sub	sp, #8
 8002fae:	b590      	push	{r4, r7, lr}
 8002fb0:	b089      	sub	sp, #36	; 0x24
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	637b      	str	r3, [r7, #52]	; 0x34
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	80fb      	strh	r3, [r7, #6]
 8002fba:	460b      	mov	r3, r1
 8002fbc:	80bb      	strh	r3, [r7, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8002fc2:	88fb      	ldrh	r3, [r7, #6]
 8002fc4:	b2d8      	uxtb	r0, r3
 8002fc6:	88bb      	ldrh	r3, [r7, #4]
 8002fc8:	b2d9      	uxtb	r1, r3
 8002fca:	88fb      	ldrh	r3, [r7, #6]
 8002fcc:	b2da      	uxtb	r2, r3
 8002fce:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002fd2:	4413      	add	r3, r2
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	b2dc      	uxtb	r4, r3
 8002fda:	88bb      	ldrh	r3, [r7, #4]
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002fe2:	4413      	add	r3, r2
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	4622      	mov	r2, r4
 8002fec:	f7ff ff5b 	bl	8002ea6 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	61fb      	str	r3, [r7, #28]
 8002ff4:	e043      	b.n	800307e <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8002ff6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ff8:	78fb      	ldrb	r3, [r7, #3]
 8002ffa:	3b20      	subs	r3, #32
 8002ffc:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8003000:	fb01 f303 	mul.w	r3, r1, r3
 8003004:	4619      	mov	r1, r3
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	440b      	add	r3, r1
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	4413      	add	r3, r2
 800300e:	881b      	ldrh	r3, [r3, #0]
 8003010:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8003012:	2300      	movs	r3, #0
 8003014:	61bb      	str	r3, [r7, #24]
 8003016:	e029      	b.n	800306c <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00e      	beq.n	8003046 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8003028:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800302a:	0a1b      	lsrs	r3, r3, #8
 800302c:	b29b      	uxth	r3, r3
 800302e:	b2db      	uxtb	r3, r3
 8003030:	743b      	strb	r3, [r7, #16]
 8003032:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003034:	b2db      	uxtb	r3, r3
 8003036:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8003038:	f107 0310 	add.w	r3, r7, #16
 800303c:	2102      	movs	r1, #2
 800303e:	4618      	mov	r0, r3
 8003040:	f7ff fecc 	bl	8002ddc <ST7735_WriteData>
 8003044:	e00f      	b.n	8003066 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8003046:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800304a:	0a1b      	lsrs	r3, r3, #8
 800304c:	b29b      	uxth	r3, r3
 800304e:	b2db      	uxtb	r3, r3
 8003050:	733b      	strb	r3, [r7, #12]
 8003052:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003056:	b2db      	uxtb	r3, r3
 8003058:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800305a:	f107 030c 	add.w	r3, r7, #12
 800305e:	2102      	movs	r1, #2
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff febb 	bl	8002ddc <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	3301      	adds	r3, #1
 800306a:	61bb      	str	r3, [r7, #24]
 800306c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003070:	461a      	mov	r2, r3
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	4293      	cmp	r3, r2
 8003076:	d3cf      	bcc.n	8003018 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	3301      	adds	r3, #1
 800307c:	61fb      	str	r3, [r7, #28]
 800307e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003082:	461a      	mov	r2, r3
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	4293      	cmp	r3, r2
 8003088:	d3b5      	bcc.n	8002ff6 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800308a:	bf00      	nop
 800308c:	bf00      	nop
 800308e:	3724      	adds	r7, #36	; 0x24
 8003090:	46bd      	mov	sp, r7
 8003092:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003096:	b002      	add	sp, #8
 8003098:	4770      	bx	lr

0800309a <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 800309a:	b082      	sub	sp, #8
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af04      	add	r7, sp, #16
 80030a2:	603a      	str	r2, [r7, #0]
 80030a4:	617b      	str	r3, [r7, #20]
 80030a6:	4603      	mov	r3, r0
 80030a8:	80fb      	strh	r3, [r7, #6]
 80030aa:	460b      	mov	r3, r1
 80030ac:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 80030ae:	f7ff fe4f 	bl	8002d50 <ST7735_Select>

    while(*str) {
 80030b2:	e02d      	b.n	8003110 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 80030b4:	88fb      	ldrh	r3, [r7, #6]
 80030b6:	7d3a      	ldrb	r2, [r7, #20]
 80030b8:	4413      	add	r3, r2
 80030ba:	2b9f      	cmp	r3, #159	; 0x9f
 80030bc:	dd13      	ble.n	80030e6 <ST7735_WriteString+0x4c>
            x = 0;
 80030be:	2300      	movs	r3, #0
 80030c0:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80030c2:	7d7b      	ldrb	r3, [r7, #21]
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	88bb      	ldrh	r3, [r7, #4]
 80030c8:	4413      	add	r3, r2
 80030ca:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 80030cc:	88bb      	ldrh	r3, [r7, #4]
 80030ce:	7d7a      	ldrb	r2, [r7, #21]
 80030d0:	4413      	add	r3, r2
 80030d2:	2b7f      	cmp	r3, #127	; 0x7f
 80030d4:	dc21      	bgt.n	800311a <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	2b20      	cmp	r3, #32
 80030dc:	d103      	bne.n	80030e6 <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	3301      	adds	r3, #1
 80030e2:	603b      	str	r3, [r7, #0]
                continue;
 80030e4:	e014      	b.n	8003110 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	781a      	ldrb	r2, [r3, #0]
 80030ea:	88b9      	ldrh	r1, [r7, #4]
 80030ec:	88f8      	ldrh	r0, [r7, #6]
 80030ee:	8c3b      	ldrh	r3, [r7, #32]
 80030f0:	9302      	str	r3, [sp, #8]
 80030f2:	8bbb      	ldrh	r3, [r7, #28]
 80030f4:	9301      	str	r3, [sp, #4]
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	f7ff ff56 	bl	8002fac <ST7735_WriteChar>
        x += font.width;
 8003100:	7d3b      	ldrb	r3, [r7, #20]
 8003102:	b29a      	uxth	r2, r3
 8003104:	88fb      	ldrh	r3, [r7, #6]
 8003106:	4413      	add	r3, r2
 8003108:	80fb      	strh	r3, [r7, #6]
        str++;
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	3301      	adds	r3, #1
 800310e:	603b      	str	r3, [r7, #0]
    while(*str) {
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1cd      	bne.n	80030b4 <ST7735_WriteString+0x1a>
 8003118:	e000      	b.n	800311c <ST7735_WriteString+0x82>
                break;
 800311a:	bf00      	nop
    }

    ST7735_Unselect();
 800311c:	f7ff fe24 	bl	8002d68 <ST7735_Unselect>
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800312a:	b002      	add	sp, #8
 800312c:	4770      	bx	lr

0800312e <ST7735_WriteStringWithSelect>:


void ST7735_WriteStringWithSelect(uint16_t x, uint16_t y, const char* str, FontDef font, uint8_t select_pos, Color_TypeDef color)
{
 800312e:	b082      	sub	sp, #8
 8003130:	b590      	push	{r4, r7, lr}
 8003132:	b089      	sub	sp, #36	; 0x24
 8003134:	af04      	add	r7, sp, #16
 8003136:	603a      	str	r2, [r7, #0]
 8003138:	627b      	str	r3, [r7, #36]	; 0x24
 800313a:	4603      	mov	r3, r0
 800313c:	80fb      	strh	r3, [r7, #6]
 800313e:	460b      	mov	r3, r1
 8003140:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8003142:	f7ff fe05 	bl	8002d50 <ST7735_Select>

    uint8_t pos_counter = 6;
 8003146:	2306      	movs	r3, #6
 8003148:	73fb      	strb	r3, [r7, #15]

    while(*str) {
 800314a:	e059      	b.n	8003200 <ST7735_WriteStringWithSelect+0xd2>
        if (x + font.width >= ST7735_WIDTH) {
 800314c:	88fb      	ldrh	r3, [r7, #6]
 800314e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003152:	4413      	add	r3, r2
 8003154:	2b9f      	cmp	r3, #159	; 0x9f
 8003156:	dd15      	ble.n	8003184 <ST7735_WriteStringWithSelect+0x56>
            x = 0;
 8003158:	2300      	movs	r3, #0
 800315a:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 800315c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003160:	b29a      	uxth	r2, r3
 8003162:	88bb      	ldrh	r3, [r7, #4]
 8003164:	4413      	add	r3, r2
 8003166:	80bb      	strh	r3, [r7, #4]
            if (y + font.height >= ST7735_HEIGHT) {
 8003168:	88bb      	ldrh	r3, [r7, #4]
 800316a:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800316e:	4413      	add	r3, r2
 8003170:	2b7f      	cmp	r3, #127	; 0x7f
 8003172:	dc4a      	bgt.n	800320a <ST7735_WriteStringWithSelect+0xdc>
                break;
            }

            if(*str == ' ') {
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	2b20      	cmp	r3, #32
 800317a:	d103      	bne.n	8003184 <ST7735_WriteStringWithSelect+0x56>
                // skip spaces in the beginning of the new line
                str++;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	3301      	adds	r3, #1
 8003180:	603b      	str	r3, [r7, #0]
                continue;
 8003182:	e03d      	b.n	8003200 <ST7735_WriteStringWithSelect+0xd2>
            }
        }
        if (pos_counter == select_pos && (*str >= '0' && *str <= '9'))
 8003184:	7bfa      	ldrb	r2, [r7, #15]
 8003186:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800318a:	429a      	cmp	r2, r3
 800318c:	d116      	bne.n	80031bc <ST7735_WriteStringWithSelect+0x8e>
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b2f      	cmp	r3, #47	; 0x2f
 8003194:	d912      	bls.n	80031bc <ST7735_WriteStringWithSelect+0x8e>
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b39      	cmp	r3, #57	; 0x39
 800319c:	d80e      	bhi.n	80031bc <ST7735_WriteStringWithSelect+0x8e>
        	ST7735_WriteChar(x, y, *str, font, color.selectText, color.selectBackground);
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	781c      	ldrb	r4, [r3, #0]
 80031a2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80031a4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80031a6:	88b9      	ldrh	r1, [r7, #4]
 80031a8:	88f8      	ldrh	r0, [r7, #6]
 80031aa:	9202      	str	r2, [sp, #8]
 80031ac:	9301      	str	r3, [sp, #4]
 80031ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b4:	4622      	mov	r2, r4
 80031b6:	f7ff fef9 	bl	8002fac <ST7735_WriteChar>
 80031ba:	e00d      	b.n	80031d8 <ST7735_WriteStringWithSelect+0xaa>
        else
        	ST7735_WriteChar(x, y, *str, font, color.mainText, color.mainBackground);
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	781c      	ldrb	r4, [r3, #0]
 80031c0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80031c2:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80031c4:	88b9      	ldrh	r1, [r7, #4]
 80031c6:	88f8      	ldrh	r0, [r7, #6]
 80031c8:	9202      	str	r2, [sp, #8]
 80031ca:	9301      	str	r3, [sp, #4]
 80031cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d2:	4622      	mov	r2, r4
 80031d4:	f7ff feea 	bl	8002fac <ST7735_WriteChar>

        if (*str >= '0' && *str <= '9') pos_counter--;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	2b2f      	cmp	r3, #47	; 0x2f
 80031de:	d906      	bls.n	80031ee <ST7735_WriteStringWithSelect+0xc0>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	2b39      	cmp	r3, #57	; 0x39
 80031e6:	d802      	bhi.n	80031ee <ST7735_WriteStringWithSelect+0xc0>
 80031e8:	7bfb      	ldrb	r3, [r7, #15]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	73fb      	strb	r3, [r7, #15]

        x += font.width;
 80031ee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	88fb      	ldrh	r3, [r7, #6]
 80031f6:	4413      	add	r3, r2
 80031f8:	80fb      	strh	r3, [r7, #6]
        str++;
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	3301      	adds	r3, #1
 80031fe:	603b      	str	r3, [r7, #0]
    while(*str) {
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1a1      	bne.n	800314c <ST7735_WriteStringWithSelect+0x1e>
 8003208:	e000      	b.n	800320c <ST7735_WriteStringWithSelect+0xde>
                break;
 800320a:	bf00      	nop
    }

    ST7735_Unselect();
 800320c:	f7ff fdac 	bl	8002d68 <ST7735_Unselect>
}
 8003210:	bf00      	nop
 8003212:	3714      	adds	r7, #20
 8003214:	46bd      	mov	sp, r7
 8003216:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800321a:	b002      	add	sp, #8
 800321c:	4770      	bx	lr
	...

08003220 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8003220:	b590      	push	{r4, r7, lr}
 8003222:	b085      	sub	sp, #20
 8003224:	af00      	add	r7, sp, #0
 8003226:	4604      	mov	r4, r0
 8003228:	4608      	mov	r0, r1
 800322a:	4611      	mov	r1, r2
 800322c:	461a      	mov	r2, r3
 800322e:	4623      	mov	r3, r4
 8003230:	80fb      	strh	r3, [r7, #6]
 8003232:	4603      	mov	r3, r0
 8003234:	80bb      	strh	r3, [r7, #4]
 8003236:	460b      	mov	r3, r1
 8003238:	807b      	strh	r3, [r7, #2]
 800323a:	4613      	mov	r3, r2
 800323c:	803b      	strh	r3, [r7, #0]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	2b9f      	cmp	r3, #159	; 0x9f
 8003242:	d858      	bhi.n	80032f6 <ST7735_FillRectangle+0xd6>
 8003244:	88bb      	ldrh	r3, [r7, #4]
 8003246:	2b7f      	cmp	r3, #127	; 0x7f
 8003248:	d855      	bhi.n	80032f6 <ST7735_FillRectangle+0xd6>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800324a:	88fa      	ldrh	r2, [r7, #6]
 800324c:	887b      	ldrh	r3, [r7, #2]
 800324e:	4413      	add	r3, r2
 8003250:	2ba0      	cmp	r3, #160	; 0xa0
 8003252:	dd03      	ble.n	800325c <ST7735_FillRectangle+0x3c>
 8003254:	88fb      	ldrh	r3, [r7, #6]
 8003256:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 800325a:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 800325c:	88ba      	ldrh	r2, [r7, #4]
 800325e:	883b      	ldrh	r3, [r7, #0]
 8003260:	4413      	add	r3, r2
 8003262:	2b80      	cmp	r3, #128	; 0x80
 8003264:	dd03      	ble.n	800326e <ST7735_FillRectangle+0x4e>
 8003266:	88bb      	ldrh	r3, [r7, #4]
 8003268:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800326c:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 800326e:	f7ff fd6f 	bl	8002d50 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8003272:	88fb      	ldrh	r3, [r7, #6]
 8003274:	b2d8      	uxtb	r0, r3
 8003276:	88bb      	ldrh	r3, [r7, #4]
 8003278:	b2d9      	uxtb	r1, r3
 800327a:	88fb      	ldrh	r3, [r7, #6]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	887b      	ldrh	r3, [r7, #2]
 8003280:	b2db      	uxtb	r3, r3
 8003282:	4413      	add	r3, r2
 8003284:	b2db      	uxtb	r3, r3
 8003286:	3b01      	subs	r3, #1
 8003288:	b2dc      	uxtb	r4, r3
 800328a:	88bb      	ldrh	r3, [r7, #4]
 800328c:	b2da      	uxtb	r2, r3
 800328e:	883b      	ldrh	r3, [r7, #0]
 8003290:	b2db      	uxtb	r3, r3
 8003292:	4413      	add	r3, r2
 8003294:	b2db      	uxtb	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	b2db      	uxtb	r3, r3
 800329a:	4622      	mov	r2, r4
 800329c:	f7ff fe03 	bl	8002ea6 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80032a0:	8c3b      	ldrh	r3, [r7, #32]
 80032a2:	0a1b      	lsrs	r3, r3, #8
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	733b      	strb	r3, [r7, #12]
 80032aa:	8c3b      	ldrh	r3, [r7, #32]
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80032b0:	2201      	movs	r2, #1
 80032b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032b6:	4812      	ldr	r0, [pc, #72]	; (8003300 <ST7735_FillRectangle+0xe0>)
 80032b8:	f7fe fc44 	bl	8001b44 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80032bc:	883b      	ldrh	r3, [r7, #0]
 80032be:	80bb      	strh	r3, [r7, #4]
 80032c0:	e013      	b.n	80032ea <ST7735_FillRectangle+0xca>
        for(x = w; x > 0; x--) {
 80032c2:	887b      	ldrh	r3, [r7, #2]
 80032c4:	80fb      	strh	r3, [r7, #6]
 80032c6:	e00a      	b.n	80032de <ST7735_FillRectangle+0xbe>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80032c8:	f107 010c 	add.w	r1, r7, #12
 80032cc:	f04f 33ff 	mov.w	r3, #4294967295
 80032d0:	2202      	movs	r2, #2
 80032d2:	480c      	ldr	r0, [pc, #48]	; (8003304 <ST7735_FillRectangle+0xe4>)
 80032d4:	f7ff f8ed 	bl	80024b2 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80032d8:	88fb      	ldrh	r3, [r7, #6]
 80032da:	3b01      	subs	r3, #1
 80032dc:	80fb      	strh	r3, [r7, #6]
 80032de:	88fb      	ldrh	r3, [r7, #6]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1f1      	bne.n	80032c8 <ST7735_FillRectangle+0xa8>
    for(y = h; y > 0; y--) {
 80032e4:	88bb      	ldrh	r3, [r7, #4]
 80032e6:	3b01      	subs	r3, #1
 80032e8:	80bb      	strh	r3, [r7, #4]
 80032ea:	88bb      	ldrh	r3, [r7, #4]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1e8      	bne.n	80032c2 <ST7735_FillRectangle+0xa2>
        }
    }
    ST7735_Unselect();
 80032f0:	f7ff fd3a 	bl	8002d68 <ST7735_Unselect>
 80032f4:	e000      	b.n	80032f8 <ST7735_FillRectangle+0xd8>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80032f6:	bf00      	nop
}
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd90      	pop	{r4, r7, pc}
 80032fe:	bf00      	nop
 8003300:	40020400 	.word	0x40020400
 8003304:	20000134 	.word	0x20000134

08003308 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af02      	add	r7, sp, #8
 800330e:	4603      	mov	r3, r0
 8003310:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8003312:	88fb      	ldrh	r3, [r7, #6]
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	2380      	movs	r3, #128	; 0x80
 8003318:	22a0      	movs	r2, #160	; 0xa0
 800331a:	2100      	movs	r1, #0
 800331c:	2000      	movs	r0, #0
 800331e:	f7ff ff7f 	bl	8003220 <ST7735_FillRectangle>
}
 8003322:	bf00      	nop
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <ST7735_DrawImage>:

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data)
{
 800332a:	b590      	push	{r4, r7, lr}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	4604      	mov	r4, r0
 8003332:	4608      	mov	r0, r1
 8003334:	4611      	mov	r1, r2
 8003336:	461a      	mov	r2, r3
 8003338:	4623      	mov	r3, r4
 800333a:	80fb      	strh	r3, [r7, #6]
 800333c:	4603      	mov	r3, r0
 800333e:	80bb      	strh	r3, [r7, #4]
 8003340:	460b      	mov	r3, r1
 8003342:	807b      	strh	r3, [r7, #2]
 8003344:	4613      	mov	r3, r2
 8003346:	803b      	strh	r3, [r7, #0]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003348:	88fb      	ldrh	r3, [r7, #6]
 800334a:	2b9f      	cmp	r3, #159	; 0x9f
 800334c:	d831      	bhi.n	80033b2 <ST7735_DrawImage+0x88>
 800334e:	88bb      	ldrh	r3, [r7, #4]
 8003350:	2b7f      	cmp	r3, #127	; 0x7f
 8003352:	d82e      	bhi.n	80033b2 <ST7735_DrawImage+0x88>
    if((x + w - 1) >= ST7735_WIDTH) return;
 8003354:	88fa      	ldrh	r2, [r7, #6]
 8003356:	887b      	ldrh	r3, [r7, #2]
 8003358:	4413      	add	r3, r2
 800335a:	2ba0      	cmp	r3, #160	; 0xa0
 800335c:	dc2b      	bgt.n	80033b6 <ST7735_DrawImage+0x8c>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 800335e:	88ba      	ldrh	r2, [r7, #4]
 8003360:	883b      	ldrh	r3, [r7, #0]
 8003362:	4413      	add	r3, r2
 8003364:	2b80      	cmp	r3, #128	; 0x80
 8003366:	dc28      	bgt.n	80033ba <ST7735_DrawImage+0x90>

    ST7735_Select();
 8003368:	f7ff fcf2 	bl	8002d50 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800336c:	88fb      	ldrh	r3, [r7, #6]
 800336e:	b2d8      	uxtb	r0, r3
 8003370:	88bb      	ldrh	r3, [r7, #4]
 8003372:	b2d9      	uxtb	r1, r3
 8003374:	88fb      	ldrh	r3, [r7, #6]
 8003376:	b2da      	uxtb	r2, r3
 8003378:	887b      	ldrh	r3, [r7, #2]
 800337a:	b2db      	uxtb	r3, r3
 800337c:	4413      	add	r3, r2
 800337e:	b2db      	uxtb	r3, r3
 8003380:	3b01      	subs	r3, #1
 8003382:	b2dc      	uxtb	r4, r3
 8003384:	88bb      	ldrh	r3, [r7, #4]
 8003386:	b2da      	uxtb	r2, r3
 8003388:	883b      	ldrh	r3, [r7, #0]
 800338a:	b2db      	uxtb	r3, r3
 800338c:	4413      	add	r3, r2
 800338e:	b2db      	uxtb	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b2db      	uxtb	r3, r3
 8003394:	4622      	mov	r2, r4
 8003396:	f7ff fd86 	bl	8002ea6 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 800339a:	887b      	ldrh	r3, [r7, #2]
 800339c:	883a      	ldrh	r2, [r7, #0]
 800339e:	fb02 f303 	mul.w	r3, r2, r3
 80033a2:	005b      	lsls	r3, r3, #1
 80033a4:	4619      	mov	r1, r3
 80033a6:	69b8      	ldr	r0, [r7, #24]
 80033a8:	f7ff fd18 	bl	8002ddc <ST7735_WriteData>
    ST7735_Unselect();
 80033ac:	f7ff fcdc 	bl	8002d68 <ST7735_Unselect>
 80033b0:	e004      	b.n	80033bc <ST7735_DrawImage+0x92>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80033b2:	bf00      	nop
 80033b4:	e002      	b.n	80033bc <ST7735_DrawImage+0x92>
    if((x + w - 1) >= ST7735_WIDTH) return;
 80033b6:	bf00      	nop
 80033b8:	e000      	b.n	80033bc <ST7735_DrawImage+0x92>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 80033ba:	bf00      	nop
}
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd90      	pop	{r4, r7, pc}

080033c2 <ST7735_DrawHLine>:
    ST7735_Unselect();
}


void ST7735_DrawHLine(uint8_t x, uint8_t x1, uint8_t y, uint16_t color)
{
 80033c2:	b590      	push	{r4, r7, lr}
 80033c4:	b085      	sub	sp, #20
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	4604      	mov	r4, r0
 80033ca:	4608      	mov	r0, r1
 80033cc:	4611      	mov	r1, r2
 80033ce:	461a      	mov	r2, r3
 80033d0:	4623      	mov	r3, r4
 80033d2:	71fb      	strb	r3, [r7, #7]
 80033d4:	4603      	mov	r3, r0
 80033d6:	71bb      	strb	r3, [r7, #6]
 80033d8:	460b      	mov	r3, r1
 80033da:	717b      	strb	r3, [r7, #5]
 80033dc:	4613      	mov	r3, r2
 80033de:	807b      	strh	r3, [r7, #2]
	ST7735_Select();
 80033e0:	f7ff fcb6 	bl	8002d50 <ST7735_Select>
	uint16_t len = x1-x;
 80033e4:	79bb      	ldrb	r3, [r7, #6]
 80033e6:	b29a      	uxth	r2, r3
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	817b      	strh	r3, [r7, #10]
	uint8_t data[] = {color >> 8, color & 0xFF};
 80033f0:	887b      	ldrh	r3, [r7, #2]
 80033f2:	0a1b      	lsrs	r3, r3, #8
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	723b      	strb	r3, [r7, #8]
 80033fa:	887b      	ldrh	r3, [r7, #2]
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	727b      	strb	r3, [r7, #9]
	ST7735_SetAddressWindow(x,y,x1,y);
 8003400:	797b      	ldrb	r3, [r7, #5]
 8003402:	79ba      	ldrb	r2, [r7, #6]
 8003404:	7979      	ldrb	r1, [r7, #5]
 8003406:	79f8      	ldrb	r0, [r7, #7]
 8003408:	f7ff fd4d 	bl	8002ea6 <ST7735_SetAddressWindow>
	for(int i = 0; i < len; i++) {
 800340c:	2300      	movs	r3, #0
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	e008      	b.n	8003424 <ST7735_DrawHLine+0x62>
		ST7735_WriteData(data, sizeof(data));
 8003412:	f107 0308 	add.w	r3, r7, #8
 8003416:	2102      	movs	r1, #2
 8003418:	4618      	mov	r0, r3
 800341a:	f7ff fcdf 	bl	8002ddc <ST7735_WriteData>
	for(int i = 0; i < len; i++) {
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	3301      	adds	r3, #1
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	897b      	ldrh	r3, [r7, #10]
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	429a      	cmp	r2, r3
 800342a:	dbf2      	blt.n	8003412 <ST7735_DrawHLine+0x50>
	}
	ST7735_Unselect();
 800342c:	f7ff fc9c 	bl	8002d68 <ST7735_Unselect>
}
 8003430:	bf00      	nop
 8003432:	3714      	adds	r7, #20
 8003434:	46bd      	mov	sp, r7
 8003436:	bd90      	pop	{r4, r7, pc}

08003438 <ST7735_DrawVLine>:

void ST7735_DrawVLine(uint8_t x, uint8_t y, uint8_t y1, uint16_t color)
{
 8003438:	b590      	push	{r4, r7, lr}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	4604      	mov	r4, r0
 8003440:	4608      	mov	r0, r1
 8003442:	4611      	mov	r1, r2
 8003444:	461a      	mov	r2, r3
 8003446:	4623      	mov	r3, r4
 8003448:	71fb      	strb	r3, [r7, #7]
 800344a:	4603      	mov	r3, r0
 800344c:	71bb      	strb	r3, [r7, #6]
 800344e:	460b      	mov	r3, r1
 8003450:	717b      	strb	r3, [r7, #5]
 8003452:	4613      	mov	r3, r2
 8003454:	807b      	strh	r3, [r7, #2]
	ST7735_Select();
 8003456:	f7ff fc7b 	bl	8002d50 <ST7735_Select>
	uint16_t len = y1-y;
 800345a:	797b      	ldrb	r3, [r7, #5]
 800345c:	b29a      	uxth	r2, r3
 800345e:	79bb      	ldrb	r3, [r7, #6]
 8003460:	b29b      	uxth	r3, r3
 8003462:	1ad3      	subs	r3, r2, r3
 8003464:	817b      	strh	r3, [r7, #10]
	uint8_t data[] = {color >> 8, color & 0xFF};
 8003466:	887b      	ldrh	r3, [r7, #2]
 8003468:	0a1b      	lsrs	r3, r3, #8
 800346a:	b29b      	uxth	r3, r3
 800346c:	b2db      	uxtb	r3, r3
 800346e:	723b      	strb	r3, [r7, #8]
 8003470:	887b      	ldrh	r3, [r7, #2]
 8003472:	b2db      	uxtb	r3, r3
 8003474:	727b      	strb	r3, [r7, #9]
	ST7735_SetAddressWindow(x,y,x,y1);
 8003476:	797b      	ldrb	r3, [r7, #5]
 8003478:	79fa      	ldrb	r2, [r7, #7]
 800347a:	79b9      	ldrb	r1, [r7, #6]
 800347c:	79f8      	ldrb	r0, [r7, #7]
 800347e:	f7ff fd12 	bl	8002ea6 <ST7735_SetAddressWindow>
	for(int i = 0;i < len; i++) {
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	e008      	b.n	800349a <ST7735_DrawVLine+0x62>
		ST7735_WriteData(data, sizeof(data));
 8003488:	f107 0308 	add.w	r3, r7, #8
 800348c:	2102      	movs	r1, #2
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff fca4 	bl	8002ddc <ST7735_WriteData>
	for(int i = 0;i < len; i++) {
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	3301      	adds	r3, #1
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	897b      	ldrh	r3, [r7, #10]
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	429a      	cmp	r2, r3
 80034a0:	dbf2      	blt.n	8003488 <ST7735_DrawVLine+0x50>
	}
	ST7735_Unselect();
 80034a2:	f7ff fc61 	bl	8002d68 <ST7735_Unselect>
}
 80034a6:	bf00      	nop
 80034a8:	3714      	adds	r7, #20
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd90      	pop	{r4, r7, pc}

080034ae <ST7735_DrawLine>:

void ST7735_DrawLine(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 80034ae:	b590      	push	{r4, r7, lr}
 80034b0:	b087      	sub	sp, #28
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	4604      	mov	r4, r0
 80034b6:	4608      	mov	r0, r1
 80034b8:	4611      	mov	r1, r2
 80034ba:	461a      	mov	r2, r3
 80034bc:	4623      	mov	r3, r4
 80034be:	80fb      	strh	r3, [r7, #6]
 80034c0:	4603      	mov	r3, r0
 80034c2:	80bb      	strh	r3, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	807b      	strh	r3, [r7, #2]
 80034c8:	4613      	mov	r3, r2
 80034ca:	803b      	strh	r3, [r7, #0]
	int16_t dx = x2-x1;
 80034cc:	887a      	ldrh	r2, [r7, #2]
 80034ce:	88fb      	ldrh	r3, [r7, #6]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	82bb      	strh	r3, [r7, #20]
	int16_t dy = y2-y1;
 80034d6:	883a      	ldrh	r2, [r7, #0]
 80034d8:	88bb      	ldrh	r3, [r7, #4]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	b29b      	uxth	r3, r3
 80034de:	827b      	strh	r3, [r7, #18]
	int16_t dxsym = (dx > 0) ? 1 : -1;
 80034e0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	dd01      	ble.n	80034ec <ST7735_DrawLine+0x3e>
 80034e8:	2301      	movs	r3, #1
 80034ea:	e001      	b.n	80034f0 <ST7735_DrawLine+0x42>
 80034ec:	f04f 33ff 	mov.w	r3, #4294967295
 80034f0:	823b      	strh	r3, [r7, #16]
	int16_t dysym = (dy > 0) ? 1 : -1;
 80034f2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	dd01      	ble.n	80034fe <ST7735_DrawLine+0x50>
 80034fa:	2301      	movs	r3, #1
 80034fc:	e001      	b.n	8003502 <ST7735_DrawLine+0x54>
 80034fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003502:	81fb      	strh	r3, [r7, #14]

	if (dx == 0) {
 8003504:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d119      	bne.n	8003540 <ST7735_DrawLine+0x92>
		(y2 > y1) ? ST7735_DrawVLine(x1, y1, y2, color) : ST7735_DrawVLine(x1, y2, y1, color);
 800350c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003510:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003514:	429a      	cmp	r2, r3
 8003516:	dd09      	ble.n	800352c <ST7735_DrawLine+0x7e>
 8003518:	88fb      	ldrh	r3, [r7, #6]
 800351a:	b2d8      	uxtb	r0, r3
 800351c:	88bb      	ldrh	r3, [r7, #4]
 800351e:	b2d9      	uxtb	r1, r3
 8003520:	883b      	ldrh	r3, [r7, #0]
 8003522:	b2da      	uxtb	r2, r3
 8003524:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003526:	f7ff ff87 	bl	8003438 <ST7735_DrawVLine>
		return;
 800352a:	e0a4      	b.n	8003676 <ST7735_DrawLine+0x1c8>
		(y2 > y1) ? ST7735_DrawVLine(x1, y1, y2, color) : ST7735_DrawVLine(x1, y2, y1, color);
 800352c:	88fb      	ldrh	r3, [r7, #6]
 800352e:	b2d8      	uxtb	r0, r3
 8003530:	883b      	ldrh	r3, [r7, #0]
 8003532:	b2d9      	uxtb	r1, r3
 8003534:	88bb      	ldrh	r3, [r7, #4]
 8003536:	b2da      	uxtb	r2, r3
 8003538:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800353a:	f7ff ff7d 	bl	8003438 <ST7735_DrawVLine>
		return;
 800353e:	e09a      	b.n	8003676 <ST7735_DrawLine+0x1c8>
	}
	if (dy == 0) {
 8003540:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d119      	bne.n	800357c <ST7735_DrawLine+0xce>
		(x2 > x1) ? ST7735_DrawHLine(x1, x2, y1, color) : ST7735_DrawHLine(x2, x1, y1, color);
 8003548:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800354c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003550:	429a      	cmp	r2, r3
 8003552:	dd09      	ble.n	8003568 <ST7735_DrawLine+0xba>
 8003554:	88fb      	ldrh	r3, [r7, #6]
 8003556:	b2d8      	uxtb	r0, r3
 8003558:	887b      	ldrh	r3, [r7, #2]
 800355a:	b2d9      	uxtb	r1, r3
 800355c:	88bb      	ldrh	r3, [r7, #4]
 800355e:	b2da      	uxtb	r2, r3
 8003560:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003562:	f7ff ff2e 	bl	80033c2 <ST7735_DrawHLine>
		return;
 8003566:	e086      	b.n	8003676 <ST7735_DrawLine+0x1c8>
		(x2 > x1) ? ST7735_DrawHLine(x1, x2, y1, color) : ST7735_DrawHLine(x2, x1, y1, color);
 8003568:	887b      	ldrh	r3, [r7, #2]
 800356a:	b2d8      	uxtb	r0, r3
 800356c:	88fb      	ldrh	r3, [r7, #6]
 800356e:	b2d9      	uxtb	r1, r3
 8003570:	88bb      	ldrh	r3, [r7, #4]
 8003572:	b2da      	uxtb	r2, r3
 8003574:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003576:	f7ff ff24 	bl	80033c2 <ST7735_DrawHLine>
		return;
 800357a:	e07c      	b.n	8003676 <ST7735_DrawLine+0x1c8>
	}

	dx *= dxsym;
 800357c:	8aba      	ldrh	r2, [r7, #20]
 800357e:	8a3b      	ldrh	r3, [r7, #16]
 8003580:	fb12 f303 	smulbb	r3, r2, r3
 8003584:	b29b      	uxth	r3, r3
 8003586:	82bb      	strh	r3, [r7, #20]
	dy *= dysym;
 8003588:	8a7a      	ldrh	r2, [r7, #18]
 800358a:	89fb      	ldrh	r3, [r7, #14]
 800358c:	fb12 f303 	smulbb	r3, r2, r3
 8003590:	b29b      	uxth	r3, r3
 8003592:	827b      	strh	r3, [r7, #18]
	int16_t dx2 = dx << 1;
 8003594:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	81bb      	strh	r3, [r7, #12]
	int16_t dy2 = dy << 1;
 800359c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	817b      	strh	r3, [r7, #10]
	int16_t di;

	if (dx >= dy) {
 80035a4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80035a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	db2e      	blt.n	800360e <ST7735_DrawLine+0x160>
		di = dy2 - dx;
 80035b0:	897a      	ldrh	r2, [r7, #10]
 80035b2:	8abb      	ldrh	r3, [r7, #20]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	82fb      	strh	r3, [r7, #22]
		while (x1 != x2) {
 80035ba:	e021      	b.n	8003600 <ST7735_DrawLine+0x152>
			ST7735_DrawPixel(x1, y1, color);
 80035bc:	88fb      	ldrh	r3, [r7, #6]
 80035be:	88b9      	ldrh	r1, [r7, #4]
 80035c0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80035c2:	4618      	mov	r0, r3
 80035c4:	f7ff fcbe 	bl	8002f44 <ST7735_DrawPixel>
			x1 += dxsym;
 80035c8:	88fa      	ldrh	r2, [r7, #6]
 80035ca:	8a3b      	ldrh	r3, [r7, #16]
 80035cc:	4413      	add	r3, r2
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	80fb      	strh	r3, [r7, #6]
			if (di < 0) {
 80035d2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	da05      	bge.n	80035e6 <ST7735_DrawLine+0x138>
				di += dy2;
 80035da:	8afa      	ldrh	r2, [r7, #22]
 80035dc:	897b      	ldrh	r3, [r7, #10]
 80035de:	4413      	add	r3, r2
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	82fb      	strh	r3, [r7, #22]
 80035e4:	e00c      	b.n	8003600 <ST7735_DrawLine+0x152>
			}
			else {
				di += dy2 - dx2;
 80035e6:	897a      	ldrh	r2, [r7, #10]
 80035e8:	89bb      	ldrh	r3, [r7, #12]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	b29a      	uxth	r2, r3
 80035ee:	8afb      	ldrh	r3, [r7, #22]
 80035f0:	4413      	add	r3, r2
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	82fb      	strh	r3, [r7, #22]
				y1 += dysym;
 80035f6:	88ba      	ldrh	r2, [r7, #4]
 80035f8:	89fb      	ldrh	r3, [r7, #14]
 80035fa:	4413      	add	r3, r2
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	80bb      	strh	r3, [r7, #4]
		while (x1 != x2) {
 8003600:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003604:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003608:	429a      	cmp	r2, r3
 800360a:	d1d7      	bne.n	80035bc <ST7735_DrawLine+0x10e>
 800360c:	e02d      	b.n	800366a <ST7735_DrawLine+0x1bc>
			}
		}
	}
	else {
		di = dx2 - dy;
 800360e:	89ba      	ldrh	r2, [r7, #12]
 8003610:	8a7b      	ldrh	r3, [r7, #18]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	b29b      	uxth	r3, r3
 8003616:	82fb      	strh	r3, [r7, #22]
		while (y1 != y2) {
 8003618:	e021      	b.n	800365e <ST7735_DrawLine+0x1b0>
			ST7735_DrawPixel(x1, y1, color);
 800361a:	88fb      	ldrh	r3, [r7, #6]
 800361c:	88b9      	ldrh	r1, [r7, #4]
 800361e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff fc8f 	bl	8002f44 <ST7735_DrawPixel>
			y1 += dysym;
 8003626:	88ba      	ldrh	r2, [r7, #4]
 8003628:	89fb      	ldrh	r3, [r7, #14]
 800362a:	4413      	add	r3, r2
 800362c:	b29b      	uxth	r3, r3
 800362e:	80bb      	strh	r3, [r7, #4]
			if (di < 0) {
 8003630:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003634:	2b00      	cmp	r3, #0
 8003636:	da05      	bge.n	8003644 <ST7735_DrawLine+0x196>
				di += dx2;
 8003638:	8afa      	ldrh	r2, [r7, #22]
 800363a:	89bb      	ldrh	r3, [r7, #12]
 800363c:	4413      	add	r3, r2
 800363e:	b29b      	uxth	r3, r3
 8003640:	82fb      	strh	r3, [r7, #22]
 8003642:	e00c      	b.n	800365e <ST7735_DrawLine+0x1b0>
			}
			else {
				di += dx2 - dy2;
 8003644:	89ba      	ldrh	r2, [r7, #12]
 8003646:	897b      	ldrh	r3, [r7, #10]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	b29a      	uxth	r2, r3
 800364c:	8afb      	ldrh	r3, [r7, #22]
 800364e:	4413      	add	r3, r2
 8003650:	b29b      	uxth	r3, r3
 8003652:	82fb      	strh	r3, [r7, #22]
				x1 += dxsym;
 8003654:	88fa      	ldrh	r2, [r7, #6]
 8003656:	8a3b      	ldrh	r3, [r7, #16]
 8003658:	4413      	add	r3, r2
 800365a:	b29b      	uxth	r3, r3
 800365c:	80fb      	strh	r3, [r7, #6]
		while (y1 != y2) {
 800365e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003662:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003666:	429a      	cmp	r2, r3
 8003668:	d1d7      	bne.n	800361a <ST7735_DrawLine+0x16c>
			}
		}
	}
	ST7735_DrawPixel(x1, y1, color);
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	88b9      	ldrh	r1, [r7, #4]
 800366e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003670:	4618      	mov	r0, r3
 8003672:	f7ff fc67 	bl	8002f44 <ST7735_DrawPixel>
}
 8003676:	371c      	adds	r7, #28
 8003678:	46bd      	mov	sp, r7
 800367a:	bd90      	pop	{r4, r7, pc}

0800367c <ST7735_drawCircleHelper>:

void ST7735_drawCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 800367c:	b590      	push	{r4, r7, lr}
 800367e:	b087      	sub	sp, #28
 8003680:	af00      	add	r7, sp, #0
 8003682:	4604      	mov	r4, r0
 8003684:	4608      	mov	r0, r1
 8003686:	4611      	mov	r1, r2
 8003688:	461a      	mov	r2, r3
 800368a:	4623      	mov	r3, r4
 800368c:	80fb      	strh	r3, [r7, #6]
 800368e:	4603      	mov	r3, r0
 8003690:	80bb      	strh	r3, [r7, #4]
 8003692:	460b      	mov	r3, r1
 8003694:	807b      	strh	r3, [r7, #2]
 8003696:	4613      	mov	r3, r2
 8003698:	707b      	strb	r3, [r7, #1]
  int16_t f = 1 - r;
 800369a:	887b      	ldrh	r3, [r7, #2]
 800369c:	f1c3 0301 	rsb	r3, r3, #1
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 80036a4:	2301      	movs	r3, #1
 80036a6:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 80036a8:	887b      	ldrh	r3, [r7, #2]
 80036aa:	461a      	mov	r2, r3
 80036ac:	03d2      	lsls	r2, r2, #15
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	827b      	strh	r3, [r7, #18]
  int16_t x = 0;
 80036b6:	2300      	movs	r3, #0
 80036b8:	823b      	strh	r3, [r7, #16]
  int16_t y = r;
 80036ba:	887b      	ldrh	r3, [r7, #2]
 80036bc:	81fb      	strh	r3, [r7, #14]

  while (x < y) {
 80036be:	e095      	b.n	80037ec <ST7735_drawCircleHelper+0x170>
    if (f >= 0) {
 80036c0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	db0e      	blt.n	80036e6 <ST7735_drawCircleHelper+0x6a>
      y--;
 80036c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 80036d4:	8a7b      	ldrh	r3, [r7, #18]
 80036d6:	3302      	adds	r3, #2
 80036d8:	b29b      	uxth	r3, r3
 80036da:	827b      	strh	r3, [r7, #18]
      f += ddF_y;
 80036dc:	8afa      	ldrh	r2, [r7, #22]
 80036de:	8a7b      	ldrh	r3, [r7, #18]
 80036e0:	4413      	add	r3, r2
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 80036e6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	3301      	adds	r3, #1
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 80036f2:	8abb      	ldrh	r3, [r7, #20]
 80036f4:	3302      	adds	r3, #2
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	82bb      	strh	r3, [r7, #20]
    f += ddF_x;
 80036fa:	8afa      	ldrh	r2, [r7, #22]
 80036fc:	8abb      	ldrh	r3, [r7, #20]
 80036fe:	4413      	add	r3, r2
 8003700:	b29b      	uxth	r3, r3
 8003702:	82fb      	strh	r3, [r7, #22]
    if (cornername & 0x4) {
 8003704:	787b      	ldrb	r3, [r7, #1]
 8003706:	f003 0304 	and.w	r3, r3, #4
 800370a:	2b00      	cmp	r3, #0
 800370c:	d017      	beq.n	800373e <ST7735_drawCircleHelper+0xc2>
    	ST7735_DrawPixel(x0 + x, y0 + y, color);
 800370e:	88fa      	ldrh	r2, [r7, #6]
 8003710:	8a3b      	ldrh	r3, [r7, #16]
 8003712:	4413      	add	r3, r2
 8003714:	b298      	uxth	r0, r3
 8003716:	88ba      	ldrh	r2, [r7, #4]
 8003718:	89fb      	ldrh	r3, [r7, #14]
 800371a:	4413      	add	r3, r2
 800371c:	b29b      	uxth	r3, r3
 800371e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003720:	4619      	mov	r1, r3
 8003722:	f7ff fc0f 	bl	8002f44 <ST7735_DrawPixel>
    	ST7735_DrawPixel(x0 + y, y0 + x, color);
 8003726:	88fa      	ldrh	r2, [r7, #6]
 8003728:	89fb      	ldrh	r3, [r7, #14]
 800372a:	4413      	add	r3, r2
 800372c:	b298      	uxth	r0, r3
 800372e:	88ba      	ldrh	r2, [r7, #4]
 8003730:	8a3b      	ldrh	r3, [r7, #16]
 8003732:	4413      	add	r3, r2
 8003734:	b29b      	uxth	r3, r3
 8003736:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003738:	4619      	mov	r1, r3
 800373a:	f7ff fc03 	bl	8002f44 <ST7735_DrawPixel>
    }
    if (cornername & 0x2) {
 800373e:	787b      	ldrb	r3, [r7, #1]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d017      	beq.n	8003778 <ST7735_drawCircleHelper+0xfc>
    	ST7735_DrawPixel(x0 + x, y0 - y, color);
 8003748:	88fa      	ldrh	r2, [r7, #6]
 800374a:	8a3b      	ldrh	r3, [r7, #16]
 800374c:	4413      	add	r3, r2
 800374e:	b298      	uxth	r0, r3
 8003750:	88ba      	ldrh	r2, [r7, #4]
 8003752:	89fb      	ldrh	r3, [r7, #14]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	b29b      	uxth	r3, r3
 8003758:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800375a:	4619      	mov	r1, r3
 800375c:	f7ff fbf2 	bl	8002f44 <ST7735_DrawPixel>
    	ST7735_DrawPixel(x0 + y, y0 - x, color);
 8003760:	88fa      	ldrh	r2, [r7, #6]
 8003762:	89fb      	ldrh	r3, [r7, #14]
 8003764:	4413      	add	r3, r2
 8003766:	b298      	uxth	r0, r3
 8003768:	88ba      	ldrh	r2, [r7, #4]
 800376a:	8a3b      	ldrh	r3, [r7, #16]
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	b29b      	uxth	r3, r3
 8003770:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003772:	4619      	mov	r1, r3
 8003774:	f7ff fbe6 	bl	8002f44 <ST7735_DrawPixel>
    }
    if (cornername & 0x8) {
 8003778:	787b      	ldrb	r3, [r7, #1]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d017      	beq.n	80037b2 <ST7735_drawCircleHelper+0x136>
    	ST7735_DrawPixel(x0 - y, y0 + x, color);
 8003782:	88fa      	ldrh	r2, [r7, #6]
 8003784:	89fb      	ldrh	r3, [r7, #14]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	b298      	uxth	r0, r3
 800378a:	88ba      	ldrh	r2, [r7, #4]
 800378c:	8a3b      	ldrh	r3, [r7, #16]
 800378e:	4413      	add	r3, r2
 8003790:	b29b      	uxth	r3, r3
 8003792:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003794:	4619      	mov	r1, r3
 8003796:	f7ff fbd5 	bl	8002f44 <ST7735_DrawPixel>
    	ST7735_DrawPixel(x0 - x, y0 + y, color);
 800379a:	88fa      	ldrh	r2, [r7, #6]
 800379c:	8a3b      	ldrh	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	b298      	uxth	r0, r3
 80037a2:	88ba      	ldrh	r2, [r7, #4]
 80037a4:	89fb      	ldrh	r3, [r7, #14]
 80037a6:	4413      	add	r3, r2
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80037ac:	4619      	mov	r1, r3
 80037ae:	f7ff fbc9 	bl	8002f44 <ST7735_DrawPixel>
    }
    if (cornername & 0x1) {
 80037b2:	787b      	ldrb	r3, [r7, #1]
 80037b4:	f003 0301 	and.w	r3, r3, #1
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d017      	beq.n	80037ec <ST7735_drawCircleHelper+0x170>
    	ST7735_DrawPixel(x0 - y, y0 - x, color);
 80037bc:	88fa      	ldrh	r2, [r7, #6]
 80037be:	89fb      	ldrh	r3, [r7, #14]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	b298      	uxth	r0, r3
 80037c4:	88ba      	ldrh	r2, [r7, #4]
 80037c6:	8a3b      	ldrh	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80037ce:	4619      	mov	r1, r3
 80037d0:	f7ff fbb8 	bl	8002f44 <ST7735_DrawPixel>
    	ST7735_DrawPixel(x0 - x, y0 - y, color);
 80037d4:	88fa      	ldrh	r2, [r7, #6]
 80037d6:	8a3b      	ldrh	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	b298      	uxth	r0, r3
 80037dc:	88ba      	ldrh	r2, [r7, #4]
 80037de:	89fb      	ldrh	r3, [r7, #14]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80037e6:	4619      	mov	r1, r3
 80037e8:	f7ff fbac 	bl	8002f44 <ST7735_DrawPixel>
  while (x < y) {
 80037ec:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80037f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	f6ff af63 	blt.w	80036c0 <ST7735_drawCircleHelper+0x44>
    }
  }
}
 80037fa:	bf00      	nop
 80037fc:	bf00      	nop
 80037fe:	371c      	adds	r7, #28
 8003800:	46bd      	mov	sp, r7
 8003802:	bd90      	pop	{r4, r7, pc}

08003804 <ST7735_drawRoundRect>:


void ST7735_drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8003804:	b590      	push	{r4, r7, lr}
 8003806:	b087      	sub	sp, #28
 8003808:	af02      	add	r7, sp, #8
 800380a:	4604      	mov	r4, r0
 800380c:	4608      	mov	r0, r1
 800380e:	4611      	mov	r1, r2
 8003810:	461a      	mov	r2, r3
 8003812:	4623      	mov	r3, r4
 8003814:	80fb      	strh	r3, [r7, #6]
 8003816:	4603      	mov	r3, r0
 8003818:	80bb      	strh	r3, [r7, #4]
 800381a:	460b      	mov	r3, r1
 800381c:	807b      	strh	r3, [r7, #2]
 800381e:	4613      	mov	r3, r2
 8003820:	803b      	strh	r3, [r7, #0]
  int16_t max_radius = ((w < h) ? w : h) / 2;
 8003822:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003826:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800382a:	4293      	cmp	r3, r2
 800382c:	bfa8      	it	ge
 800382e:	4613      	movge	r3, r2
 8003830:	b21b      	sxth	r3, r3
 8003832:	0fda      	lsrs	r2, r3, #31
 8003834:	4413      	add	r3, r2
 8003836:	105b      	asrs	r3, r3, #1
 8003838:	81fb      	strh	r3, [r7, #14]
  if (r > max_radius)
 800383a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800383e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003842:	429a      	cmp	r2, r3
 8003844:	dd01      	ble.n	800384a <ST7735_drawRoundRect+0x46>
	  r = max_radius;
 8003846:	89fb      	ldrh	r3, [r7, #14]
 8003848:	843b      	strh	r3, [r7, #32]

  ST7735_DrawHLine(x + r, x + r + w - 2 * r, y, color);         // Top
 800384a:	88fb      	ldrh	r3, [r7, #6]
 800384c:	b2da      	uxtb	r2, r3
 800384e:	8c3b      	ldrh	r3, [r7, #32]
 8003850:	b2db      	uxtb	r3, r3
 8003852:	4413      	add	r3, r2
 8003854:	b2d8      	uxtb	r0, r3
 8003856:	88fb      	ldrh	r3, [r7, #6]
 8003858:	b2da      	uxtb	r2, r3
 800385a:	8c3b      	ldrh	r3, [r7, #32]
 800385c:	b2db      	uxtb	r3, r3
 800385e:	4413      	add	r3, r2
 8003860:	b2da      	uxtb	r2, r3
 8003862:	887b      	ldrh	r3, [r7, #2]
 8003864:	b2db      	uxtb	r3, r3
 8003866:	4413      	add	r3, r2
 8003868:	b2da      	uxtb	r2, r3
 800386a:	8c3b      	ldrh	r3, [r7, #32]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	b2db      	uxtb	r3, r3
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	b2d9      	uxtb	r1, r3
 8003876:	88bb      	ldrh	r3, [r7, #4]
 8003878:	b2da      	uxtb	r2, r3
 800387a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800387c:	f7ff fda1 	bl	80033c2 <ST7735_DrawHLine>
  ST7735_DrawHLine(x + r, x + r + w - 2 * r, y + h - 1, color); // Bottom
 8003880:	88fb      	ldrh	r3, [r7, #6]
 8003882:	b2da      	uxtb	r2, r3
 8003884:	8c3b      	ldrh	r3, [r7, #32]
 8003886:	b2db      	uxtb	r3, r3
 8003888:	4413      	add	r3, r2
 800388a:	b2d8      	uxtb	r0, r3
 800388c:	88fb      	ldrh	r3, [r7, #6]
 800388e:	b2da      	uxtb	r2, r3
 8003890:	8c3b      	ldrh	r3, [r7, #32]
 8003892:	b2db      	uxtb	r3, r3
 8003894:	4413      	add	r3, r2
 8003896:	b2da      	uxtb	r2, r3
 8003898:	887b      	ldrh	r3, [r7, #2]
 800389a:	b2db      	uxtb	r3, r3
 800389c:	4413      	add	r3, r2
 800389e:	b2da      	uxtb	r2, r3
 80038a0:	8c3b      	ldrh	r3, [r7, #32]
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	b2d9      	uxtb	r1, r3
 80038ac:	88bb      	ldrh	r3, [r7, #4]
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	883b      	ldrh	r3, [r7, #0]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	4413      	add	r3, r2
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	3b01      	subs	r3, #1
 80038ba:	b2da      	uxtb	r2, r3
 80038bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80038be:	f7ff fd80 	bl	80033c2 <ST7735_DrawHLine>
  ST7735_DrawVLine(x, y + r, y + r + h - 2 * r, color);         // Left
 80038c2:	88fb      	ldrh	r3, [r7, #6]
 80038c4:	b2d8      	uxtb	r0, r3
 80038c6:	88bb      	ldrh	r3, [r7, #4]
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	8c3b      	ldrh	r3, [r7, #32]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	4413      	add	r3, r2
 80038d0:	b2d9      	uxtb	r1, r3
 80038d2:	88bb      	ldrh	r3, [r7, #4]
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	8c3b      	ldrh	r3, [r7, #32]
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	4413      	add	r3, r2
 80038dc:	b2da      	uxtb	r2, r3
 80038de:	883b      	ldrh	r3, [r7, #0]
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	4413      	add	r3, r2
 80038e4:	b2da      	uxtb	r2, r3
 80038e6:	8c3b      	ldrh	r3, [r7, #32]
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	1ad3      	subs	r3, r2, r3
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80038f4:	f7ff fda0 	bl	8003438 <ST7735_DrawVLine>
  ST7735_DrawVLine(x + w - 1, y + r, y + r + h - 2 * r, color); // Right
 80038f8:	88fb      	ldrh	r3, [r7, #6]
 80038fa:	b2da      	uxtb	r2, r3
 80038fc:	887b      	ldrh	r3, [r7, #2]
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	4413      	add	r3, r2
 8003902:	b2db      	uxtb	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b2d8      	uxtb	r0, r3
 8003908:	88bb      	ldrh	r3, [r7, #4]
 800390a:	b2da      	uxtb	r2, r3
 800390c:	8c3b      	ldrh	r3, [r7, #32]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	4413      	add	r3, r2
 8003912:	b2d9      	uxtb	r1, r3
 8003914:	88bb      	ldrh	r3, [r7, #4]
 8003916:	b2da      	uxtb	r2, r3
 8003918:	8c3b      	ldrh	r3, [r7, #32]
 800391a:	b2db      	uxtb	r3, r3
 800391c:	4413      	add	r3, r2
 800391e:	b2da      	uxtb	r2, r3
 8003920:	883b      	ldrh	r3, [r7, #0]
 8003922:	b2db      	uxtb	r3, r3
 8003924:	4413      	add	r3, r2
 8003926:	b2da      	uxtb	r2, r3
 8003928:	8c3b      	ldrh	r3, [r7, #32]
 800392a:	b2db      	uxtb	r3, r3
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	b2db      	uxtb	r3, r3
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	b2da      	uxtb	r2, r3
 8003934:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003936:	f7ff fd7f 	bl	8003438 <ST7735_DrawVLine>

  ST7735_drawCircleHelper(x + r, y + r, r, 1, color);
 800393a:	88fa      	ldrh	r2, [r7, #6]
 800393c:	8c3b      	ldrh	r3, [r7, #32]
 800393e:	4413      	add	r3, r2
 8003940:	b29b      	uxth	r3, r3
 8003942:	b218      	sxth	r0, r3
 8003944:	88ba      	ldrh	r2, [r7, #4]
 8003946:	8c3b      	ldrh	r3, [r7, #32]
 8003948:	4413      	add	r3, r2
 800394a:	b29b      	uxth	r3, r3
 800394c:	b219      	sxth	r1, r3
 800394e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003952:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003954:	9300      	str	r3, [sp, #0]
 8003956:	2301      	movs	r3, #1
 8003958:	f7ff fe90 	bl	800367c <ST7735_drawCircleHelper>
  ST7735_drawCircleHelper(x + w - r - 1, y + r, r, 2, color);
 800395c:	88fa      	ldrh	r2, [r7, #6]
 800395e:	887b      	ldrh	r3, [r7, #2]
 8003960:	4413      	add	r3, r2
 8003962:	b29a      	uxth	r2, r3
 8003964:	8c3b      	ldrh	r3, [r7, #32]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	b29b      	uxth	r3, r3
 800396a:	3b01      	subs	r3, #1
 800396c:	b29b      	uxth	r3, r3
 800396e:	b218      	sxth	r0, r3
 8003970:	88ba      	ldrh	r2, [r7, #4]
 8003972:	8c3b      	ldrh	r3, [r7, #32]
 8003974:	4413      	add	r3, r2
 8003976:	b29b      	uxth	r3, r3
 8003978:	b219      	sxth	r1, r3
 800397a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800397e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003980:	9300      	str	r3, [sp, #0]
 8003982:	2302      	movs	r3, #2
 8003984:	f7ff fe7a 	bl	800367c <ST7735_drawCircleHelper>
  ST7735_drawCircleHelper(x + w - r - 1, y + h - r - 1, r, 4, color);
 8003988:	88fa      	ldrh	r2, [r7, #6]
 800398a:	887b      	ldrh	r3, [r7, #2]
 800398c:	4413      	add	r3, r2
 800398e:	b29a      	uxth	r2, r3
 8003990:	8c3b      	ldrh	r3, [r7, #32]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	b29b      	uxth	r3, r3
 8003996:	3b01      	subs	r3, #1
 8003998:	b29b      	uxth	r3, r3
 800399a:	b218      	sxth	r0, r3
 800399c:	88ba      	ldrh	r2, [r7, #4]
 800399e:	883b      	ldrh	r3, [r7, #0]
 80039a0:	4413      	add	r3, r2
 80039a2:	b29a      	uxth	r2, r3
 80039a4:	8c3b      	ldrh	r3, [r7, #32]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	3b01      	subs	r3, #1
 80039ac:	b29b      	uxth	r3, r3
 80039ae:	b219      	sxth	r1, r3
 80039b0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80039b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	2304      	movs	r3, #4
 80039ba:	f7ff fe5f 	bl	800367c <ST7735_drawCircleHelper>
  ST7735_drawCircleHelper(x + r, y + h - r - 1, r, 8, color);
 80039be:	88fa      	ldrh	r2, [r7, #6]
 80039c0:	8c3b      	ldrh	r3, [r7, #32]
 80039c2:	4413      	add	r3, r2
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	b218      	sxth	r0, r3
 80039c8:	88ba      	ldrh	r2, [r7, #4]
 80039ca:	883b      	ldrh	r3, [r7, #0]
 80039cc:	4413      	add	r3, r2
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	8c3b      	ldrh	r3, [r7, #32]
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	3b01      	subs	r3, #1
 80039d8:	b29b      	uxth	r3, r3
 80039da:	b219      	sxth	r1, r3
 80039dc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80039e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	2308      	movs	r3, #8
 80039e6:	f7ff fe49 	bl	800367c <ST7735_drawCircleHelper>
}
 80039ea:	bf00      	nop
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd90      	pop	{r4, r7, pc}

080039f2 <SquareIcon>:




void SquareIcon(uint8_t x, uint8_t y, uint16_t color)
{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b084      	sub	sp, #16
 80039f6:	af02      	add	r7, sp, #8
 80039f8:	4603      	mov	r3, r0
 80039fa:	71fb      	strb	r3, [r7, #7]
 80039fc:	460b      	mov	r3, r1
 80039fe:	71bb      	strb	r3, [r7, #6]
 8003a00:	4613      	mov	r3, r2
 8003a02:	80bb      	strh	r3, [r7, #4]
	ST7735_drawRoundRect(x, y, 32, 32, 7, color);
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	b218      	sxth	r0, r3
 8003a08:	79bb      	ldrb	r3, [r7, #6]
 8003a0a:	b219      	sxth	r1, r3
 8003a0c:	88bb      	ldrh	r3, [r7, #4]
 8003a0e:	9301      	str	r3, [sp, #4]
 8003a10:	2307      	movs	r3, #7
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	2320      	movs	r3, #32
 8003a16:	2220      	movs	r2, #32
 8003a18:	f7ff fef4 	bl	8003804 <ST7735_drawRoundRect>
	ST7735_drawRoundRect(x+1, y+1, 30, 30, 5, color);
 8003a1c:	79fb      	ldrb	r3, [r7, #7]
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3301      	adds	r3, #1
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	b218      	sxth	r0, r3
 8003a26:	79bb      	ldrb	r3, [r7, #6]
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	b219      	sxth	r1, r3
 8003a30:	88bb      	ldrh	r3, [r7, #4]
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	2305      	movs	r3, #5
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	231e      	movs	r3, #30
 8003a3a:	221e      	movs	r2, #30
 8003a3c:	f7ff fee2 	bl	8003804 <ST7735_drawRoundRect>
	ST7735_FillRectangle(x+4, y+6, 2, 12, color);
 8003a40:	79fb      	ldrb	r3, [r7, #7]
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	3304      	adds	r3, #4
 8003a46:	b298      	uxth	r0, r3
 8003a48:	79bb      	ldrb	r3, [r7, #6]
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3306      	adds	r3, #6
 8003a4e:	b299      	uxth	r1, r3
 8003a50:	88bb      	ldrh	r3, [r7, #4]
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	230c      	movs	r3, #12
 8003a56:	2202      	movs	r2, #2
 8003a58:	f7ff fbe2 	bl	8003220 <ST7735_FillRectangle>
	ST7735_FillRectangle(x+4, y+6, 11, 2, color);
 8003a5c:	79fb      	ldrb	r3, [r7, #7]
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	3304      	adds	r3, #4
 8003a62:	b298      	uxth	r0, r3
 8003a64:	79bb      	ldrb	r3, [r7, #6]
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	3306      	adds	r3, #6
 8003a6a:	b299      	uxth	r1, r3
 8003a6c:	88bb      	ldrh	r3, [r7, #4]
 8003a6e:	9300      	str	r3, [sp, #0]
 8003a70:	2302      	movs	r3, #2
 8003a72:	220b      	movs	r2, #11
 8003a74:	f7ff fbd4 	bl	8003220 <ST7735_FillRectangle>
	ST7735_FillRectangle(x+15, y+6, 2, 20, color);
 8003a78:	79fb      	ldrb	r3, [r7, #7]
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	330f      	adds	r3, #15
 8003a7e:	b298      	uxth	r0, r3
 8003a80:	79bb      	ldrb	r3, [r7, #6]
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	3306      	adds	r3, #6
 8003a86:	b299      	uxth	r1, r3
 8003a88:	88bb      	ldrh	r3, [r7, #4]
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	2314      	movs	r3, #20
 8003a8e:	2202      	movs	r2, #2
 8003a90:	f7ff fbc6 	bl	8003220 <ST7735_FillRectangle>
	ST7735_FillRectangle(x+15, y+24, 12, 2, color);
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	330f      	adds	r3, #15
 8003a9a:	b298      	uxth	r0, r3
 8003a9c:	79bb      	ldrb	r3, [r7, #6]
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	3318      	adds	r3, #24
 8003aa2:	b299      	uxth	r1, r3
 8003aa4:	88bb      	ldrh	r3, [r7, #4]
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	220c      	movs	r2, #12
 8003aac:	f7ff fbb8 	bl	8003220 <ST7735_FillRectangle>
	ST7735_FillRectangle(x+26, y+14, 2, 12, color);
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	331a      	adds	r3, #26
 8003ab6:	b298      	uxth	r0, r3
 8003ab8:	79bb      	ldrb	r3, [r7, #6]
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	330e      	adds	r3, #14
 8003abe:	b299      	uxth	r1, r3
 8003ac0:	88bb      	ldrh	r3, [r7, #4]
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	230c      	movs	r3, #12
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	f7ff fbaa 	bl	8003220 <ST7735_FillRectangle>
}
 8003acc:	bf00      	nop
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <TriangleIcon>:

void TriangleIcon(uint8_t x, uint8_t y, uint16_t color)
{
 8003ad4:	b590      	push	{r4, r7, lr}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	4603      	mov	r3, r0
 8003adc:	71fb      	strb	r3, [r7, #7]
 8003ade:	460b      	mov	r3, r1
 8003ae0:	71bb      	strb	r3, [r7, #6]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	80bb      	strh	r3, [r7, #4]
	ST7735_drawRoundRect(x, y, 32, 32, 7, color);
 8003ae6:	79fb      	ldrb	r3, [r7, #7]
 8003ae8:	b218      	sxth	r0, r3
 8003aea:	79bb      	ldrb	r3, [r7, #6]
 8003aec:	b219      	sxth	r1, r3
 8003aee:	88bb      	ldrh	r3, [r7, #4]
 8003af0:	9301      	str	r3, [sp, #4]
 8003af2:	2307      	movs	r3, #7
 8003af4:	9300      	str	r3, [sp, #0]
 8003af6:	2320      	movs	r3, #32
 8003af8:	2220      	movs	r2, #32
 8003afa:	f7ff fe83 	bl	8003804 <ST7735_drawRoundRect>
	ST7735_drawRoundRect(x + 1, y + 1, 30, 30, 5, color);
 8003afe:	79fb      	ldrb	r3, [r7, #7]
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	3301      	adds	r3, #1
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	b218      	sxth	r0, r3
 8003b08:	79bb      	ldrb	r3, [r7, #6]
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	b219      	sxth	r1, r3
 8003b12:	88bb      	ldrh	r3, [r7, #4]
 8003b14:	9301      	str	r3, [sp, #4]
 8003b16:	2305      	movs	r3, #5
 8003b18:	9300      	str	r3, [sp, #0]
 8003b1a:	231e      	movs	r3, #30
 8003b1c:	221e      	movs	r2, #30
 8003b1e:	f7ff fe71 	bl	8003804 <ST7735_drawRoundRect>
	for (uint16_t a = 0; a < 3; a++) {
 8003b22:	2300      	movs	r3, #0
 8003b24:	81fb      	strh	r3, [r7, #14]
 8003b26:	e062      	b.n	8003bee <TriangleIcon+0x11a>
		ST7735_DrawLine(x + 9, y + 3 + a, x + 3, y + 14 + a, color);
 8003b28:	79fb      	ldrb	r3, [r7, #7]
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	3309      	adds	r3, #9
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	b218      	sxth	r0, r3
 8003b32:	79bb      	ldrb	r3, [r7, #6]
 8003b34:	b29a      	uxth	r2, r3
 8003b36:	89fb      	ldrh	r3, [r7, #14]
 8003b38:	4413      	add	r3, r2
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	3303      	adds	r3, #3
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	b219      	sxth	r1, r3
 8003b42:	79fb      	ldrb	r3, [r7, #7]
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	3303      	adds	r3, #3
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	b21c      	sxth	r4, r3
 8003b4c:	79bb      	ldrb	r3, [r7, #6]
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	89fb      	ldrh	r3, [r7, #14]
 8003b52:	4413      	add	r3, r2
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	330e      	adds	r3, #14
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	b21a      	sxth	r2, r3
 8003b5c:	88bb      	ldrh	r3, [r7, #4]
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	4622      	mov	r2, r4
 8003b64:	f7ff fca3 	bl	80034ae <ST7735_DrawLine>
		ST7735_DrawLine(x + 21, y + 26 + a, x + 9, y + 3 + a, color);
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	3315      	adds	r3, #21
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	b218      	sxth	r0, r3
 8003b72:	79bb      	ldrb	r3, [r7, #6]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	89fb      	ldrh	r3, [r7, #14]
 8003b78:	4413      	add	r3, r2
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	331a      	adds	r3, #26
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	b219      	sxth	r1, r3
 8003b82:	79fb      	ldrb	r3, [r7, #7]
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	3309      	adds	r3, #9
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	b21c      	sxth	r4, r3
 8003b8c:	79bb      	ldrb	r3, [r7, #6]
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	89fb      	ldrh	r3, [r7, #14]
 8003b92:	4413      	add	r3, r2
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	3303      	adds	r3, #3
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	b21a      	sxth	r2, r3
 8003b9c:	88bb      	ldrh	r3, [r7, #4]
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	4622      	mov	r2, r4
 8003ba4:	f7ff fc83 	bl	80034ae <ST7735_DrawLine>
		ST7735_DrawLine(x + 28, y + 15 + a, x + 21, y + 26 + a, color);
 8003ba8:	79fb      	ldrb	r3, [r7, #7]
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	331c      	adds	r3, #28
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	b218      	sxth	r0, r3
 8003bb2:	79bb      	ldrb	r3, [r7, #6]
 8003bb4:	b29a      	uxth	r2, r3
 8003bb6:	89fb      	ldrh	r3, [r7, #14]
 8003bb8:	4413      	add	r3, r2
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	330f      	adds	r3, #15
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	b219      	sxth	r1, r3
 8003bc2:	79fb      	ldrb	r3, [r7, #7]
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	3315      	adds	r3, #21
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	b21c      	sxth	r4, r3
 8003bcc:	79bb      	ldrb	r3, [r7, #6]
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	89fb      	ldrh	r3, [r7, #14]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	331a      	adds	r3, #26
 8003bd8:	b29b      	uxth	r3, r3
 8003bda:	b21a      	sxth	r2, r3
 8003bdc:	88bb      	ldrh	r3, [r7, #4]
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	4613      	mov	r3, r2
 8003be2:	4622      	mov	r2, r4
 8003be4:	f7ff fc63 	bl	80034ae <ST7735_DrawLine>
	for (uint16_t a = 0; a < 3; a++) {
 8003be8:	89fb      	ldrh	r3, [r7, #14]
 8003bea:	3301      	adds	r3, #1
 8003bec:	81fb      	strh	r3, [r7, #14]
 8003bee:	89fb      	ldrh	r3, [r7, #14]
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d999      	bls.n	8003b28 <TriangleIcon+0x54>
	}
}
 8003bf4:	bf00      	nop
 8003bf6:	bf00      	nop
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd90      	pop	{r4, r7, pc}

08003bfe <SineIcon>:




void SineIcon(uint8_t x, uint8_t y, uint16_t color)
{
 8003bfe:	b590      	push	{r4, r7, lr}
 8003c00:	f2ad 5d64 	subw	sp, sp, #1380	; 0x564
 8003c04:	af02      	add	r7, sp, #8
 8003c06:	4604      	mov	r4, r0
 8003c08:	4608      	mov	r0, r1
 8003c0a:	4611      	mov	r1, r2
 8003c0c:	1dfb      	adds	r3, r7, #7
 8003c0e:	4622      	mov	r2, r4
 8003c10:	701a      	strb	r2, [r3, #0]
 8003c12:	1dbb      	adds	r3, r7, #6
 8003c14:	4602      	mov	r2, r0
 8003c16:	701a      	strb	r2, [r3, #0]
 8003c18:	1d3b      	adds	r3, r7, #4
 8003c1a:	460a      	mov	r2, r1
 8003c1c:	801a      	strh	r2, [r3, #0]
	uint16_t Color = ((color & 0xFF00) >> 8) | ((color & 0xFF) << 8);
 8003c1e:	1d3b      	adds	r3, r7, #4
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	0a1b      	lsrs	r3, r3, #8
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	b21a      	sxth	r2, r3
 8003c28:	1d3b      	adds	r3, r7, #4
 8003c2a:	881b      	ldrh	r3, [r3, #0]
 8003c2c:	021b      	lsls	r3, r3, #8
 8003c2e:	b21b      	sxth	r3, r3
 8003c30:	4313      	orrs	r3, r2
 8003c32:	b21b      	sxth	r3, r3
 8003c34:	f8a7 3556 	strh.w	r3, [r7, #1366]	; 0x556
	uint16_t Sine_Icon_only[676] = {
 8003c38:	f107 030c 	add.w	r3, r7, #12
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f44f 63a9 	mov.w	r3, #1352	; 0x548
 8003c42:	461a      	mov	r2, r3
 8003c44:	2100      	movs	r1, #0
 8003c46:	f000 fb0b 	bl	8004260 <memset>
 8003c4a:	f107 030c 	add.w	r3, r7, #12
 8003c4e:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003c52:	815a      	strh	r2, [r3, #10]
 8003c54:	f107 030c 	add.w	r3, r7, #12
 8003c58:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003c5c:	819a      	strh	r2, [r3, #12]
 8003c5e:	f107 030c 	add.w	r3, r7, #12
 8003c62:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003c66:	81da      	strh	r2, [r3, #14]
 8003c68:	f107 030c 	add.w	r3, r7, #12
 8003c6c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003c70:	879a      	strh	r2, [r3, #60]	; 0x3c
 8003c72:	f107 030c 	add.w	r3, r7, #12
 8003c76:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003c7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c7c:	f107 030c 	add.w	r3, r7, #12
 8003c80:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003c84:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8003c88:	f107 030c 	add.w	r3, r7, #12
 8003c8c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003c90:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 8003c94:	f107 030c 	add.w	r3, r7, #12
 8003c98:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003c9c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8003ca0:	f107 030c 	add.w	r3, r7, #12
 8003ca4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ca8:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 8003cac:	f107 030c 	add.w	r3, r7, #12
 8003cb0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003cb4:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8003cb8:	f107 030c 	add.w	r3, r7, #12
 8003cbc:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003cc0:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 8003cc4:	f107 030c 	add.w	r3, r7, #12
 8003cc8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ccc:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 8003cd0:	f107 030c 	add.w	r3, r7, #12
 8003cd4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003cd8:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 8003cdc:	f107 030c 	add.w	r3, r7, #12
 8003ce0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ce4:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 8003ce8:	f107 030c 	add.w	r3, r7, #12
 8003cec:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003cf0:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 8003cf4:	f107 030c 	add.w	r3, r7, #12
 8003cf8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003cfc:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 8003d00:	f107 030c 	add.w	r3, r7, #12
 8003d04:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d08:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
 8003d0c:	f107 030c 	add.w	r3, r7, #12
 8003d10:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d14:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6
 8003d18:	f107 030c 	add.w	r3, r7, #12
 8003d1c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d20:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
 8003d24:	f107 030c 	add.w	r3, r7, #12
 8003d28:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d2c:	f8a3 20e2 	strh.w	r2, [r3, #226]	; 0xe2
 8003d30:	f107 030c 	add.w	r3, r7, #12
 8003d34:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d38:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
 8003d3c:	f107 030c 	add.w	r3, r7, #12
 8003d40:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d44:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
 8003d48:	f107 030c 	add.w	r3, r7, #12
 8003d4c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d50:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
 8003d54:	f107 030c 	add.w	r3, r7, #12
 8003d58:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d5c:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
 8003d60:	f107 030c 	add.w	r3, r7, #12
 8003d64:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d68:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 8003d6c:	f107 030c 	add.w	r3, r7, #12
 8003d70:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d74:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
 8003d78:	f107 030c 	add.w	r3, r7, #12
 8003d7c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d80:	f8a3 213e 	strh.w	r2, [r3, #318]	; 0x13e
 8003d84:	f107 030c 	add.w	r3, r7, #12
 8003d88:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d8c:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
 8003d90:	f107 030c 	add.w	r3, r7, #12
 8003d94:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003d98:	f8a3 214e 	strh.w	r2, [r3, #334]	; 0x14e
 8003d9c:	f107 030c 	add.w	r3, r7, #12
 8003da0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003da4:	f8a3 216e 	strh.w	r2, [r3, #366]	; 0x16e
 8003da8:	f107 030c 	add.w	r3, r7, #12
 8003dac:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003db0:	f8a3 2170 	strh.w	r2, [r3, #368]	; 0x170
 8003db4:	f107 030c 	add.w	r3, r7, #12
 8003db8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003dbc:	f8a3 2172 	strh.w	r2, [r3, #370]	; 0x172
 8003dc0:	f107 030c 	add.w	r3, r7, #12
 8003dc4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003dc8:	f8a3 2180 	strh.w	r2, [r3, #384]	; 0x180
 8003dcc:	f107 030c 	add.w	r3, r7, #12
 8003dd0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003dd4:	f8a3 2182 	strh.w	r2, [r3, #386]	; 0x182
 8003dd8:	f107 030c 	add.w	r3, r7, #12
 8003ddc:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003de0:	f8a3 21a2 	strh.w	r2, [r3, #418]	; 0x1a2
 8003de4:	f107 030c 	add.w	r3, r7, #12
 8003de8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003dec:	f8a3 21a4 	strh.w	r2, [r3, #420]	; 0x1a4
 8003df0:	f107 030c 	add.w	r3, r7, #12
 8003df4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003df8:	f8a3 21b4 	strh.w	r2, [r3, #436]	; 0x1b4
 8003dfc:	f107 030c 	add.w	r3, r7, #12
 8003e00:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e04:	f8a3 21b6 	strh.w	r2, [r3, #438]	; 0x1b6
 8003e08:	f107 030c 	add.w	r3, r7, #12
 8003e0c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e10:	f8a3 21b8 	strh.w	r2, [r3, #440]	; 0x1b8
 8003e14:	f107 030c 	add.w	r3, r7, #12
 8003e18:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e1c:	f8a3 21d6 	strh.w	r2, [r3, #470]	; 0x1d6
 8003e20:	f107 030c 	add.w	r3, r7, #12
 8003e24:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e28:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
 8003e2c:	f107 030c 	add.w	r3, r7, #12
 8003e30:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e34:	f8a3 21ea 	strh.w	r2, [r3, #490]	; 0x1ea
 8003e38:	f107 030c 	add.w	r3, r7, #12
 8003e3c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e40:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
 8003e44:	f107 030c 	add.w	r3, r7, #12
 8003e48:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e4c:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
 8003e50:	f107 030c 	add.w	r3, r7, #12
 8003e54:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e58:	f8a3 220a 	strh.w	r2, [r3, #522]	; 0x20a
 8003e5c:	f107 030c 	add.w	r3, r7, #12
 8003e60:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e64:	f8a3 221e 	strh.w	r2, [r3, #542]	; 0x21e
 8003e68:	f107 030c 	add.w	r3, r7, #12
 8003e6c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e70:	f8a3 2220 	strh.w	r2, [r3, #544]	; 0x220
 8003e74:	f107 030c 	add.w	r3, r7, #12
 8003e78:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e7c:	f8a3 223c 	strh.w	r2, [r3, #572]	; 0x23c
 8003e80:	f107 030c 	add.w	r3, r7, #12
 8003e84:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e88:	f8a3 223e 	strh.w	r2, [r3, #574]	; 0x23e
 8003e8c:	f107 030c 	add.w	r3, r7, #12
 8003e90:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003e94:	f8a3 2252 	strh.w	r2, [r3, #594]	; 0x252
 8003e98:	f107 030c 	add.w	r3, r7, #12
 8003e9c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ea0:	f8a3 2254 	strh.w	r2, [r3, #596]	; 0x254
 8003ea4:	f107 030c 	add.w	r3, r7, #12
 8003ea8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003eac:	f8a3 2256 	strh.w	r2, [r3, #598]	; 0x256
 8003eb0:	f107 030c 	add.w	r3, r7, #12
 8003eb4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003eb8:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
 8003ebc:	f107 030c 	add.w	r3, r7, #12
 8003ec0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ec4:	f8a3 2272 	strh.w	r2, [r3, #626]	; 0x272
 8003ec8:	f107 030c 	add.w	r3, r7, #12
 8003ecc:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ed0:	f8a3 2288 	strh.w	r2, [r3, #648]	; 0x288
 8003ed4:	f107 030c 	add.w	r3, r7, #12
 8003ed8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003edc:	f8a3 228a 	strh.w	r2, [r3, #650]	; 0x28a
 8003ee0:	f107 030c 	add.w	r3, r7, #12
 8003ee4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ee8:	f8a3 22a0 	strh.w	r2, [r3, #672]	; 0x2a0
 8003eec:	f107 030c 	add.w	r3, r7, #12
 8003ef0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ef4:	f8a3 22a2 	strh.w	r2, [r3, #674]	; 0x2a2
 8003ef8:	f107 030c 	add.w	r3, r7, #12
 8003efc:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f00:	f8a3 22bc 	strh.w	r2, [r3, #700]	; 0x2bc
 8003f04:	f107 030c 	add.w	r3, r7, #12
 8003f08:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f0c:	f8a3 22be 	strh.w	r2, [r3, #702]	; 0x2be
 8003f10:	f107 030c 	add.w	r3, r7, #12
 8003f14:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f18:	f8a3 22d4 	strh.w	r2, [r3, #724]	; 0x2d4
 8003f1c:	f107 030c 	add.w	r3, r7, #12
 8003f20:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f24:	f8a3 22d6 	strh.w	r2, [r3, #726]	; 0x2d6
 8003f28:	f107 030c 	add.w	r3, r7, #12
 8003f2c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f30:	f8a3 22f2 	strh.w	r2, [r3, #754]	; 0x2f2
 8003f34:	f107 030c 	add.w	r3, r7, #12
 8003f38:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f3c:	f8a3 22f4 	strh.w	r2, [r3, #756]	; 0x2f4
 8003f40:	f107 030c 	add.w	r3, r7, #12
 8003f44:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f48:	f8a3 2308 	strh.w	r2, [r3, #776]	; 0x308
 8003f4c:	f107 030c 	add.w	r3, r7, #12
 8003f50:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f54:	f8a3 230a 	strh.w	r2, [r3, #778]	; 0x30a
 8003f58:	f107 030c 	add.w	r3, r7, #12
 8003f5c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f60:	f8a3 2326 	strh.w	r2, [r3, #806]	; 0x326
 8003f64:	f107 030c 	add.w	r3, r7, #12
 8003f68:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f6c:	f8a3 2328 	strh.w	r2, [r3, #808]	; 0x328
 8003f70:	f107 030c 	add.w	r3, r7, #12
 8003f74:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f78:	f8a3 233a 	strh.w	r2, [r3, #826]	; 0x33a
 8003f7c:	f107 030c 	add.w	r3, r7, #12
 8003f80:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f84:	f8a3 233c 	strh.w	r2, [r3, #828]	; 0x33c
 8003f88:	f107 030c 	add.w	r3, r7, #12
 8003f8c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f90:	f8a3 233e 	strh.w	r2, [r3, #830]	; 0x33e
 8003f94:	f107 030c 	add.w	r3, r7, #12
 8003f98:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003f9c:	f8a3 235a 	strh.w	r2, [r3, #858]	; 0x35a
 8003fa0:	f107 030c 	add.w	r3, r7, #12
 8003fa4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003fa8:	f8a3 235c 	strh.w	r2, [r3, #860]	; 0x35c
 8003fac:	f107 030c 	add.w	r3, r7, #12
 8003fb0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003fb4:	f8a3 236e 	strh.w	r2, [r3, #878]	; 0x36e
 8003fb8:	f107 030c 	add.w	r3, r7, #12
 8003fbc:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003fc0:	f8a3 2370 	strh.w	r2, [r3, #880]	; 0x370
 8003fc4:	f107 030c 	add.w	r3, r7, #12
 8003fc8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003fcc:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
 8003fd0:	f107 030c 	add.w	r3, r7, #12
 8003fd4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003fd8:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
 8003fdc:	f107 030c 	add.w	r3, r7, #12
 8003fe0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003fe4:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
 8003fe8:	f107 030c 	add.w	r3, r7, #12
 8003fec:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ff0:	f8a3 23a4 	strh.w	r2, [r3, #932]	; 0x3a4
 8003ff4:	f107 030c 	add.w	r3, r7, #12
 8003ff8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8003ffc:	f8a3 23c4 	strh.w	r2, [r3, #964]	; 0x3c4
 8004000:	f107 030c 	add.w	r3, r7, #12
 8004004:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004008:	f8a3 23c6 	strh.w	r2, [r3, #966]	; 0x3c6
 800400c:	f107 030c 	add.w	r3, r7, #12
 8004010:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004014:	f8a3 23d4 	strh.w	r2, [r3, #980]	; 0x3d4
 8004018:	f107 030c 	add.w	r3, r7, #12
 800401c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004020:	f8a3 23d6 	strh.w	r2, [r3, #982]	; 0x3d6
 8004024:	f107 030c 	add.w	r3, r7, #12
 8004028:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 800402c:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
 8004030:	f107 030c 	add.w	r3, r7, #12
 8004034:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004038:	f8a3 23f8 	strh.w	r2, [r3, #1016]	; 0x3f8
 800403c:	f107 030c 	add.w	r3, r7, #12
 8004040:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004044:	f8a3 23fa 	strh.w	r2, [r3, #1018]	; 0x3fa
 8004048:	f107 030c 	add.w	r3, r7, #12
 800404c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004050:	f8a3 23fc 	strh.w	r2, [r3, #1020]	; 0x3fc
 8004054:	f107 030c 	add.w	r3, r7, #12
 8004058:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 800405c:	f8a3 2408 	strh.w	r2, [r3, #1032]	; 0x408
 8004060:	f107 030c 	add.w	r3, r7, #12
 8004064:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004068:	f8a3 240a 	strh.w	r2, [r3, #1034]	; 0x40a
 800406c:	f107 030c 	add.w	r3, r7, #12
 8004070:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004074:	f8a3 242e 	strh.w	r2, [r3, #1070]	; 0x42e
 8004078:	f107 030c 	add.w	r3, r7, #12
 800407c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004080:	f8a3 2430 	strh.w	r2, [r3, #1072]	; 0x430
 8004084:	f107 030c 	add.w	r3, r7, #12
 8004088:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 800408c:	f8a3 243c 	strh.w	r2, [r3, #1084]	; 0x43c
 8004090:	f107 030c 	add.w	r3, r7, #12
 8004094:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004098:	f8a3 243e 	strh.w	r2, [r3, #1086]	; 0x43e
 800409c:	f107 030c 	add.w	r3, r7, #12
 80040a0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 80040a4:	f8a3 2462 	strh.w	r2, [r3, #1122]	; 0x462
 80040a8:	f107 030c 	add.w	r3, r7, #12
 80040ac:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 80040b0:	f8a3 2464 	strh.w	r2, [r3, #1124]	; 0x464
 80040b4:	f107 030c 	add.w	r3, r7, #12
 80040b8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 80040bc:	f8a3 246e 	strh.w	r2, [r3, #1134]	; 0x46e
 80040c0:	f107 030c 	add.w	r3, r7, #12
 80040c4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 80040c8:	f8a3 2470 	strh.w	r2, [r3, #1136]	; 0x470
 80040cc:	f107 030c 	add.w	r3, r7, #12
 80040d0:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 80040d4:	f8a3 2498 	strh.w	r2, [r3, #1176]	; 0x498
 80040d8:	f107 030c 	add.w	r3, r7, #12
 80040dc:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 80040e0:	f8a3 249a 	strh.w	r2, [r3, #1178]	; 0x49a
 80040e4:	f107 030c 	add.w	r3, r7, #12
 80040e8:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 80040ec:	f8a3 24a2 	strh.w	r2, [r3, #1186]	; 0x4a2
 80040f0:	f107 030c 	add.w	r3, r7, #12
 80040f4:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 80040f8:	f8a3 24a4 	strh.w	r2, [r3, #1188]	; 0x4a4
 80040fc:	f107 030c 	add.w	r3, r7, #12
 8004100:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004104:	f8a3 24cc 	strh.w	r2, [r3, #1228]	; 0x4cc
 8004108:	f107 030c 	add.w	r3, r7, #12
 800410c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004110:	f8a3 24ce 	strh.w	r2, [r3, #1230]	; 0x4ce
 8004114:	f107 030c 	add.w	r3, r7, #12
 8004118:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 800411c:	f8a3 24d0 	strh.w	r2, [r3, #1232]	; 0x4d0
 8004120:	f107 030c 	add.w	r3, r7, #12
 8004124:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004128:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4
 800412c:	f107 030c 	add.w	r3, r7, #12
 8004130:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004134:	f8a3 24d6 	strh.w	r2, [r3, #1238]	; 0x4d6
 8004138:	f107 030c 	add.w	r3, r7, #12
 800413c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004140:	f8a3 2502 	strh.w	r2, [r3, #1282]	; 0x502
 8004144:	f107 030c 	add.w	r3, r7, #12
 8004148:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 800414c:	f8a3 2504 	strh.w	r2, [r3, #1284]	; 0x504
 8004150:	f107 030c 	add.w	r3, r7, #12
 8004154:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004158:	f8a3 2506 	strh.w	r2, [r3, #1286]	; 0x506
 800415c:	f107 030c 	add.w	r3, r7, #12
 8004160:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004164:	f8a3 2508 	strh.w	r2, [r3, #1288]	; 0x508
 8004168:	f107 030c 	add.w	r3, r7, #12
 800416c:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004170:	f8a3 250a 	strh.w	r2, [r3, #1290]	; 0x50a
 8004174:	f107 030c 	add.w	r3, r7, #12
 8004178:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 800417c:	f8a3 2538 	strh.w	r2, [r3, #1336]	; 0x538
 8004180:	f107 030c 	add.w	r3, r7, #12
 8004184:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004188:	f8a3 253a 	strh.w	r2, [r3, #1338]	; 0x53a
 800418c:	f107 030c 	add.w	r3, r7, #12
 8004190:	f8b7 2556 	ldrh.w	r2, [r7, #1366]	; 0x556
 8004194:	f8a3 253c 	strh.w	r2, [r3, #1340]	; 0x53c
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, Color, Color, Color, 0x0000, Color, Color, 0x0000, 0x0000, 0x0000, 0x0000,   // 0x0270 (624) pixels
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   // 0x0280 (640) pixels
		0x0000, Color, Color, Color, Color, Color, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,   // 0x0290 (656) pixels
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, Color, Color, Color, 0x0000,   // 0x02A0 (672) pixels
	};
	ST7735_drawRoundRect(x, y, 32, 32, 7, color);
 8004198:	1dfb      	adds	r3, r7, #7
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	b218      	sxth	r0, r3
 800419e:	1dbb      	adds	r3, r7, #6
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	b219      	sxth	r1, r3
 80041a4:	1d3b      	adds	r3, r7, #4
 80041a6:	881b      	ldrh	r3, [r3, #0]
 80041a8:	9301      	str	r3, [sp, #4]
 80041aa:	2307      	movs	r3, #7
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	2320      	movs	r3, #32
 80041b0:	2220      	movs	r2, #32
 80041b2:	f7ff fb27 	bl	8003804 <ST7735_drawRoundRect>
	ST7735_drawRoundRect(x+1, y+1, 30, 30, 5, color);
 80041b6:	1dfb      	adds	r3, r7, #7
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	3301      	adds	r3, #1
 80041be:	b29b      	uxth	r3, r3
 80041c0:	b218      	sxth	r0, r3
 80041c2:	1dbb      	adds	r3, r7, #6
 80041c4:	781b      	ldrb	r3, [r3, #0]
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	3301      	adds	r3, #1
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	b219      	sxth	r1, r3
 80041ce:	1d3b      	adds	r3, r7, #4
 80041d0:	881b      	ldrh	r3, [r3, #0]
 80041d2:	9301      	str	r3, [sp, #4]
 80041d4:	2305      	movs	r3, #5
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	231e      	movs	r3, #30
 80041da:	221e      	movs	r2, #30
 80041dc:	f7ff fb12 	bl	8003804 <ST7735_drawRoundRect>
	ST7735_DrawImage(x+3, y+3, 26, 26, Sine_Icon_only);
 80041e0:	1dfb      	adds	r3, r7, #7
 80041e2:	781b      	ldrb	r3, [r3, #0]
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	3303      	adds	r3, #3
 80041e8:	b298      	uxth	r0, r3
 80041ea:	1dbb      	adds	r3, r7, #6
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3303      	adds	r3, #3
 80041f2:	b299      	uxth	r1, r3
 80041f4:	f107 030c 	add.w	r3, r7, #12
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	231a      	movs	r3, #26
 80041fc:	221a      	movs	r2, #26
 80041fe:	f7ff f894 	bl	800332a <ST7735_DrawImage>
}
 8004202:	bf00      	nop
 8004204:	f207 575c 	addw	r7, r7, #1372	; 0x55c
 8004208:	46bd      	mov	sp, r7
 800420a:	bd90      	pop	{r4, r7, pc}

0800420c <__errno>:
 800420c:	4b01      	ldr	r3, [pc, #4]	; (8004214 <__errno+0x8>)
 800420e:	6818      	ldr	r0, [r3, #0]
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	2000002c 	.word	0x2000002c

08004218 <__libc_init_array>:
 8004218:	b570      	push	{r4, r5, r6, lr}
 800421a:	4d0d      	ldr	r5, [pc, #52]	; (8004250 <__libc_init_array+0x38>)
 800421c:	4c0d      	ldr	r4, [pc, #52]	; (8004254 <__libc_init_array+0x3c>)
 800421e:	1b64      	subs	r4, r4, r5
 8004220:	10a4      	asrs	r4, r4, #2
 8004222:	2600      	movs	r6, #0
 8004224:	42a6      	cmp	r6, r4
 8004226:	d109      	bne.n	800423c <__libc_init_array+0x24>
 8004228:	4d0b      	ldr	r5, [pc, #44]	; (8004258 <__libc_init_array+0x40>)
 800422a:	4c0c      	ldr	r4, [pc, #48]	; (800425c <__libc_init_array+0x44>)
 800422c:	f000 fc4e 	bl	8004acc <_init>
 8004230:	1b64      	subs	r4, r4, r5
 8004232:	10a4      	asrs	r4, r4, #2
 8004234:	2600      	movs	r6, #0
 8004236:	42a6      	cmp	r6, r4
 8004238:	d105      	bne.n	8004246 <__libc_init_array+0x2e>
 800423a:	bd70      	pop	{r4, r5, r6, pc}
 800423c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004240:	4798      	blx	r3
 8004242:	3601      	adds	r6, #1
 8004244:	e7ee      	b.n	8004224 <__libc_init_array+0xc>
 8004246:	f855 3b04 	ldr.w	r3, [r5], #4
 800424a:	4798      	blx	r3
 800424c:	3601      	adds	r6, #1
 800424e:	e7f2      	b.n	8004236 <__libc_init_array+0x1e>
 8004250:	08006090 	.word	0x08006090
 8004254:	08006090 	.word	0x08006090
 8004258:	08006090 	.word	0x08006090
 800425c:	08006094 	.word	0x08006094

08004260 <memset>:
 8004260:	4402      	add	r2, r0
 8004262:	4603      	mov	r3, r0
 8004264:	4293      	cmp	r3, r2
 8004266:	d100      	bne.n	800426a <memset+0xa>
 8004268:	4770      	bx	lr
 800426a:	f803 1b01 	strb.w	r1, [r3], #1
 800426e:	e7f9      	b.n	8004264 <memset+0x4>

08004270 <siprintf>:
 8004270:	b40e      	push	{r1, r2, r3}
 8004272:	b500      	push	{lr}
 8004274:	b09c      	sub	sp, #112	; 0x70
 8004276:	ab1d      	add	r3, sp, #116	; 0x74
 8004278:	9002      	str	r0, [sp, #8]
 800427a:	9006      	str	r0, [sp, #24]
 800427c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004280:	4809      	ldr	r0, [pc, #36]	; (80042a8 <siprintf+0x38>)
 8004282:	9107      	str	r1, [sp, #28]
 8004284:	9104      	str	r1, [sp, #16]
 8004286:	4909      	ldr	r1, [pc, #36]	; (80042ac <siprintf+0x3c>)
 8004288:	f853 2b04 	ldr.w	r2, [r3], #4
 800428c:	9105      	str	r1, [sp, #20]
 800428e:	6800      	ldr	r0, [r0, #0]
 8004290:	9301      	str	r3, [sp, #4]
 8004292:	a902      	add	r1, sp, #8
 8004294:	f000 f868 	bl	8004368 <_svfiprintf_r>
 8004298:	9b02      	ldr	r3, [sp, #8]
 800429a:	2200      	movs	r2, #0
 800429c:	701a      	strb	r2, [r3, #0]
 800429e:	b01c      	add	sp, #112	; 0x70
 80042a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80042a4:	b003      	add	sp, #12
 80042a6:	4770      	bx	lr
 80042a8:	2000002c 	.word	0x2000002c
 80042ac:	ffff0208 	.word	0xffff0208

080042b0 <__ssputs_r>:
 80042b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042b4:	688e      	ldr	r6, [r1, #8]
 80042b6:	429e      	cmp	r6, r3
 80042b8:	4682      	mov	sl, r0
 80042ba:	460c      	mov	r4, r1
 80042bc:	4690      	mov	r8, r2
 80042be:	461f      	mov	r7, r3
 80042c0:	d838      	bhi.n	8004334 <__ssputs_r+0x84>
 80042c2:	898a      	ldrh	r2, [r1, #12]
 80042c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80042c8:	d032      	beq.n	8004330 <__ssputs_r+0x80>
 80042ca:	6825      	ldr	r5, [r4, #0]
 80042cc:	6909      	ldr	r1, [r1, #16]
 80042ce:	eba5 0901 	sub.w	r9, r5, r1
 80042d2:	6965      	ldr	r5, [r4, #20]
 80042d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80042d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80042dc:	3301      	adds	r3, #1
 80042de:	444b      	add	r3, r9
 80042e0:	106d      	asrs	r5, r5, #1
 80042e2:	429d      	cmp	r5, r3
 80042e4:	bf38      	it	cc
 80042e6:	461d      	movcc	r5, r3
 80042e8:	0553      	lsls	r3, r2, #21
 80042ea:	d531      	bpl.n	8004350 <__ssputs_r+0xa0>
 80042ec:	4629      	mov	r1, r5
 80042ee:	f000 fb47 	bl	8004980 <_malloc_r>
 80042f2:	4606      	mov	r6, r0
 80042f4:	b950      	cbnz	r0, 800430c <__ssputs_r+0x5c>
 80042f6:	230c      	movs	r3, #12
 80042f8:	f8ca 3000 	str.w	r3, [sl]
 80042fc:	89a3      	ldrh	r3, [r4, #12]
 80042fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004302:	81a3      	strh	r3, [r4, #12]
 8004304:	f04f 30ff 	mov.w	r0, #4294967295
 8004308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800430c:	6921      	ldr	r1, [r4, #16]
 800430e:	464a      	mov	r2, r9
 8004310:	f000 fabe 	bl	8004890 <memcpy>
 8004314:	89a3      	ldrh	r3, [r4, #12]
 8004316:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800431a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800431e:	81a3      	strh	r3, [r4, #12]
 8004320:	6126      	str	r6, [r4, #16]
 8004322:	6165      	str	r5, [r4, #20]
 8004324:	444e      	add	r6, r9
 8004326:	eba5 0509 	sub.w	r5, r5, r9
 800432a:	6026      	str	r6, [r4, #0]
 800432c:	60a5      	str	r5, [r4, #8]
 800432e:	463e      	mov	r6, r7
 8004330:	42be      	cmp	r6, r7
 8004332:	d900      	bls.n	8004336 <__ssputs_r+0x86>
 8004334:	463e      	mov	r6, r7
 8004336:	4632      	mov	r2, r6
 8004338:	6820      	ldr	r0, [r4, #0]
 800433a:	4641      	mov	r1, r8
 800433c:	f000 fab6 	bl	80048ac <memmove>
 8004340:	68a3      	ldr	r3, [r4, #8]
 8004342:	6822      	ldr	r2, [r4, #0]
 8004344:	1b9b      	subs	r3, r3, r6
 8004346:	4432      	add	r2, r6
 8004348:	60a3      	str	r3, [r4, #8]
 800434a:	6022      	str	r2, [r4, #0]
 800434c:	2000      	movs	r0, #0
 800434e:	e7db      	b.n	8004308 <__ssputs_r+0x58>
 8004350:	462a      	mov	r2, r5
 8004352:	f000 fb6f 	bl	8004a34 <_realloc_r>
 8004356:	4606      	mov	r6, r0
 8004358:	2800      	cmp	r0, #0
 800435a:	d1e1      	bne.n	8004320 <__ssputs_r+0x70>
 800435c:	6921      	ldr	r1, [r4, #16]
 800435e:	4650      	mov	r0, sl
 8004360:	f000 fabe 	bl	80048e0 <_free_r>
 8004364:	e7c7      	b.n	80042f6 <__ssputs_r+0x46>
	...

08004368 <_svfiprintf_r>:
 8004368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436c:	4698      	mov	r8, r3
 800436e:	898b      	ldrh	r3, [r1, #12]
 8004370:	061b      	lsls	r3, r3, #24
 8004372:	b09d      	sub	sp, #116	; 0x74
 8004374:	4607      	mov	r7, r0
 8004376:	460d      	mov	r5, r1
 8004378:	4614      	mov	r4, r2
 800437a:	d50e      	bpl.n	800439a <_svfiprintf_r+0x32>
 800437c:	690b      	ldr	r3, [r1, #16]
 800437e:	b963      	cbnz	r3, 800439a <_svfiprintf_r+0x32>
 8004380:	2140      	movs	r1, #64	; 0x40
 8004382:	f000 fafd 	bl	8004980 <_malloc_r>
 8004386:	6028      	str	r0, [r5, #0]
 8004388:	6128      	str	r0, [r5, #16]
 800438a:	b920      	cbnz	r0, 8004396 <_svfiprintf_r+0x2e>
 800438c:	230c      	movs	r3, #12
 800438e:	603b      	str	r3, [r7, #0]
 8004390:	f04f 30ff 	mov.w	r0, #4294967295
 8004394:	e0d1      	b.n	800453a <_svfiprintf_r+0x1d2>
 8004396:	2340      	movs	r3, #64	; 0x40
 8004398:	616b      	str	r3, [r5, #20]
 800439a:	2300      	movs	r3, #0
 800439c:	9309      	str	r3, [sp, #36]	; 0x24
 800439e:	2320      	movs	r3, #32
 80043a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80043a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80043a8:	2330      	movs	r3, #48	; 0x30
 80043aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004554 <_svfiprintf_r+0x1ec>
 80043ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80043b2:	f04f 0901 	mov.w	r9, #1
 80043b6:	4623      	mov	r3, r4
 80043b8:	469a      	mov	sl, r3
 80043ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80043be:	b10a      	cbz	r2, 80043c4 <_svfiprintf_r+0x5c>
 80043c0:	2a25      	cmp	r2, #37	; 0x25
 80043c2:	d1f9      	bne.n	80043b8 <_svfiprintf_r+0x50>
 80043c4:	ebba 0b04 	subs.w	fp, sl, r4
 80043c8:	d00b      	beq.n	80043e2 <_svfiprintf_r+0x7a>
 80043ca:	465b      	mov	r3, fp
 80043cc:	4622      	mov	r2, r4
 80043ce:	4629      	mov	r1, r5
 80043d0:	4638      	mov	r0, r7
 80043d2:	f7ff ff6d 	bl	80042b0 <__ssputs_r>
 80043d6:	3001      	adds	r0, #1
 80043d8:	f000 80aa 	beq.w	8004530 <_svfiprintf_r+0x1c8>
 80043dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80043de:	445a      	add	r2, fp
 80043e0:	9209      	str	r2, [sp, #36]	; 0x24
 80043e2:	f89a 3000 	ldrb.w	r3, [sl]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 80a2 	beq.w	8004530 <_svfiprintf_r+0x1c8>
 80043ec:	2300      	movs	r3, #0
 80043ee:	f04f 32ff 	mov.w	r2, #4294967295
 80043f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043f6:	f10a 0a01 	add.w	sl, sl, #1
 80043fa:	9304      	str	r3, [sp, #16]
 80043fc:	9307      	str	r3, [sp, #28]
 80043fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004402:	931a      	str	r3, [sp, #104]	; 0x68
 8004404:	4654      	mov	r4, sl
 8004406:	2205      	movs	r2, #5
 8004408:	f814 1b01 	ldrb.w	r1, [r4], #1
 800440c:	4851      	ldr	r0, [pc, #324]	; (8004554 <_svfiprintf_r+0x1ec>)
 800440e:	f7fb fee7 	bl	80001e0 <memchr>
 8004412:	9a04      	ldr	r2, [sp, #16]
 8004414:	b9d8      	cbnz	r0, 800444e <_svfiprintf_r+0xe6>
 8004416:	06d0      	lsls	r0, r2, #27
 8004418:	bf44      	itt	mi
 800441a:	2320      	movmi	r3, #32
 800441c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004420:	0711      	lsls	r1, r2, #28
 8004422:	bf44      	itt	mi
 8004424:	232b      	movmi	r3, #43	; 0x2b
 8004426:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800442a:	f89a 3000 	ldrb.w	r3, [sl]
 800442e:	2b2a      	cmp	r3, #42	; 0x2a
 8004430:	d015      	beq.n	800445e <_svfiprintf_r+0xf6>
 8004432:	9a07      	ldr	r2, [sp, #28]
 8004434:	4654      	mov	r4, sl
 8004436:	2000      	movs	r0, #0
 8004438:	f04f 0c0a 	mov.w	ip, #10
 800443c:	4621      	mov	r1, r4
 800443e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004442:	3b30      	subs	r3, #48	; 0x30
 8004444:	2b09      	cmp	r3, #9
 8004446:	d94e      	bls.n	80044e6 <_svfiprintf_r+0x17e>
 8004448:	b1b0      	cbz	r0, 8004478 <_svfiprintf_r+0x110>
 800444a:	9207      	str	r2, [sp, #28]
 800444c:	e014      	b.n	8004478 <_svfiprintf_r+0x110>
 800444e:	eba0 0308 	sub.w	r3, r0, r8
 8004452:	fa09 f303 	lsl.w	r3, r9, r3
 8004456:	4313      	orrs	r3, r2
 8004458:	9304      	str	r3, [sp, #16]
 800445a:	46a2      	mov	sl, r4
 800445c:	e7d2      	b.n	8004404 <_svfiprintf_r+0x9c>
 800445e:	9b03      	ldr	r3, [sp, #12]
 8004460:	1d19      	adds	r1, r3, #4
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	9103      	str	r1, [sp, #12]
 8004466:	2b00      	cmp	r3, #0
 8004468:	bfbb      	ittet	lt
 800446a:	425b      	neglt	r3, r3
 800446c:	f042 0202 	orrlt.w	r2, r2, #2
 8004470:	9307      	strge	r3, [sp, #28]
 8004472:	9307      	strlt	r3, [sp, #28]
 8004474:	bfb8      	it	lt
 8004476:	9204      	strlt	r2, [sp, #16]
 8004478:	7823      	ldrb	r3, [r4, #0]
 800447a:	2b2e      	cmp	r3, #46	; 0x2e
 800447c:	d10c      	bne.n	8004498 <_svfiprintf_r+0x130>
 800447e:	7863      	ldrb	r3, [r4, #1]
 8004480:	2b2a      	cmp	r3, #42	; 0x2a
 8004482:	d135      	bne.n	80044f0 <_svfiprintf_r+0x188>
 8004484:	9b03      	ldr	r3, [sp, #12]
 8004486:	1d1a      	adds	r2, r3, #4
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	9203      	str	r2, [sp, #12]
 800448c:	2b00      	cmp	r3, #0
 800448e:	bfb8      	it	lt
 8004490:	f04f 33ff 	movlt.w	r3, #4294967295
 8004494:	3402      	adds	r4, #2
 8004496:	9305      	str	r3, [sp, #20]
 8004498:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004564 <_svfiprintf_r+0x1fc>
 800449c:	7821      	ldrb	r1, [r4, #0]
 800449e:	2203      	movs	r2, #3
 80044a0:	4650      	mov	r0, sl
 80044a2:	f7fb fe9d 	bl	80001e0 <memchr>
 80044a6:	b140      	cbz	r0, 80044ba <_svfiprintf_r+0x152>
 80044a8:	2340      	movs	r3, #64	; 0x40
 80044aa:	eba0 000a 	sub.w	r0, r0, sl
 80044ae:	fa03 f000 	lsl.w	r0, r3, r0
 80044b2:	9b04      	ldr	r3, [sp, #16]
 80044b4:	4303      	orrs	r3, r0
 80044b6:	3401      	adds	r4, #1
 80044b8:	9304      	str	r3, [sp, #16]
 80044ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80044be:	4826      	ldr	r0, [pc, #152]	; (8004558 <_svfiprintf_r+0x1f0>)
 80044c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80044c4:	2206      	movs	r2, #6
 80044c6:	f7fb fe8b 	bl	80001e0 <memchr>
 80044ca:	2800      	cmp	r0, #0
 80044cc:	d038      	beq.n	8004540 <_svfiprintf_r+0x1d8>
 80044ce:	4b23      	ldr	r3, [pc, #140]	; (800455c <_svfiprintf_r+0x1f4>)
 80044d0:	bb1b      	cbnz	r3, 800451a <_svfiprintf_r+0x1b2>
 80044d2:	9b03      	ldr	r3, [sp, #12]
 80044d4:	3307      	adds	r3, #7
 80044d6:	f023 0307 	bic.w	r3, r3, #7
 80044da:	3308      	adds	r3, #8
 80044dc:	9303      	str	r3, [sp, #12]
 80044de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044e0:	4433      	add	r3, r6
 80044e2:	9309      	str	r3, [sp, #36]	; 0x24
 80044e4:	e767      	b.n	80043b6 <_svfiprintf_r+0x4e>
 80044e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80044ea:	460c      	mov	r4, r1
 80044ec:	2001      	movs	r0, #1
 80044ee:	e7a5      	b.n	800443c <_svfiprintf_r+0xd4>
 80044f0:	2300      	movs	r3, #0
 80044f2:	3401      	adds	r4, #1
 80044f4:	9305      	str	r3, [sp, #20]
 80044f6:	4619      	mov	r1, r3
 80044f8:	f04f 0c0a 	mov.w	ip, #10
 80044fc:	4620      	mov	r0, r4
 80044fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004502:	3a30      	subs	r2, #48	; 0x30
 8004504:	2a09      	cmp	r2, #9
 8004506:	d903      	bls.n	8004510 <_svfiprintf_r+0x1a8>
 8004508:	2b00      	cmp	r3, #0
 800450a:	d0c5      	beq.n	8004498 <_svfiprintf_r+0x130>
 800450c:	9105      	str	r1, [sp, #20]
 800450e:	e7c3      	b.n	8004498 <_svfiprintf_r+0x130>
 8004510:	fb0c 2101 	mla	r1, ip, r1, r2
 8004514:	4604      	mov	r4, r0
 8004516:	2301      	movs	r3, #1
 8004518:	e7f0      	b.n	80044fc <_svfiprintf_r+0x194>
 800451a:	ab03      	add	r3, sp, #12
 800451c:	9300      	str	r3, [sp, #0]
 800451e:	462a      	mov	r2, r5
 8004520:	4b0f      	ldr	r3, [pc, #60]	; (8004560 <_svfiprintf_r+0x1f8>)
 8004522:	a904      	add	r1, sp, #16
 8004524:	4638      	mov	r0, r7
 8004526:	f3af 8000 	nop.w
 800452a:	1c42      	adds	r2, r0, #1
 800452c:	4606      	mov	r6, r0
 800452e:	d1d6      	bne.n	80044de <_svfiprintf_r+0x176>
 8004530:	89ab      	ldrh	r3, [r5, #12]
 8004532:	065b      	lsls	r3, r3, #25
 8004534:	f53f af2c 	bmi.w	8004390 <_svfiprintf_r+0x28>
 8004538:	9809      	ldr	r0, [sp, #36]	; 0x24
 800453a:	b01d      	add	sp, #116	; 0x74
 800453c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004540:	ab03      	add	r3, sp, #12
 8004542:	9300      	str	r3, [sp, #0]
 8004544:	462a      	mov	r2, r5
 8004546:	4b06      	ldr	r3, [pc, #24]	; (8004560 <_svfiprintf_r+0x1f8>)
 8004548:	a904      	add	r1, sp, #16
 800454a:	4638      	mov	r0, r7
 800454c:	f000 f87a 	bl	8004644 <_printf_i>
 8004550:	e7eb      	b.n	800452a <_svfiprintf_r+0x1c2>
 8004552:	bf00      	nop
 8004554:	08006053 	.word	0x08006053
 8004558:	0800605d 	.word	0x0800605d
 800455c:	00000000 	.word	0x00000000
 8004560:	080042b1 	.word	0x080042b1
 8004564:	08006059 	.word	0x08006059

08004568 <_printf_common>:
 8004568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800456c:	4616      	mov	r6, r2
 800456e:	4699      	mov	r9, r3
 8004570:	688a      	ldr	r2, [r1, #8]
 8004572:	690b      	ldr	r3, [r1, #16]
 8004574:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004578:	4293      	cmp	r3, r2
 800457a:	bfb8      	it	lt
 800457c:	4613      	movlt	r3, r2
 800457e:	6033      	str	r3, [r6, #0]
 8004580:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004584:	4607      	mov	r7, r0
 8004586:	460c      	mov	r4, r1
 8004588:	b10a      	cbz	r2, 800458e <_printf_common+0x26>
 800458a:	3301      	adds	r3, #1
 800458c:	6033      	str	r3, [r6, #0]
 800458e:	6823      	ldr	r3, [r4, #0]
 8004590:	0699      	lsls	r1, r3, #26
 8004592:	bf42      	ittt	mi
 8004594:	6833      	ldrmi	r3, [r6, #0]
 8004596:	3302      	addmi	r3, #2
 8004598:	6033      	strmi	r3, [r6, #0]
 800459a:	6825      	ldr	r5, [r4, #0]
 800459c:	f015 0506 	ands.w	r5, r5, #6
 80045a0:	d106      	bne.n	80045b0 <_printf_common+0x48>
 80045a2:	f104 0a19 	add.w	sl, r4, #25
 80045a6:	68e3      	ldr	r3, [r4, #12]
 80045a8:	6832      	ldr	r2, [r6, #0]
 80045aa:	1a9b      	subs	r3, r3, r2
 80045ac:	42ab      	cmp	r3, r5
 80045ae:	dc26      	bgt.n	80045fe <_printf_common+0x96>
 80045b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80045b4:	1e13      	subs	r3, r2, #0
 80045b6:	6822      	ldr	r2, [r4, #0]
 80045b8:	bf18      	it	ne
 80045ba:	2301      	movne	r3, #1
 80045bc:	0692      	lsls	r2, r2, #26
 80045be:	d42b      	bmi.n	8004618 <_printf_common+0xb0>
 80045c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045c4:	4649      	mov	r1, r9
 80045c6:	4638      	mov	r0, r7
 80045c8:	47c0      	blx	r8
 80045ca:	3001      	adds	r0, #1
 80045cc:	d01e      	beq.n	800460c <_printf_common+0xa4>
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	68e5      	ldr	r5, [r4, #12]
 80045d2:	6832      	ldr	r2, [r6, #0]
 80045d4:	f003 0306 	and.w	r3, r3, #6
 80045d8:	2b04      	cmp	r3, #4
 80045da:	bf08      	it	eq
 80045dc:	1aad      	subeq	r5, r5, r2
 80045de:	68a3      	ldr	r3, [r4, #8]
 80045e0:	6922      	ldr	r2, [r4, #16]
 80045e2:	bf0c      	ite	eq
 80045e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045e8:	2500      	movne	r5, #0
 80045ea:	4293      	cmp	r3, r2
 80045ec:	bfc4      	itt	gt
 80045ee:	1a9b      	subgt	r3, r3, r2
 80045f0:	18ed      	addgt	r5, r5, r3
 80045f2:	2600      	movs	r6, #0
 80045f4:	341a      	adds	r4, #26
 80045f6:	42b5      	cmp	r5, r6
 80045f8:	d11a      	bne.n	8004630 <_printf_common+0xc8>
 80045fa:	2000      	movs	r0, #0
 80045fc:	e008      	b.n	8004610 <_printf_common+0xa8>
 80045fe:	2301      	movs	r3, #1
 8004600:	4652      	mov	r2, sl
 8004602:	4649      	mov	r1, r9
 8004604:	4638      	mov	r0, r7
 8004606:	47c0      	blx	r8
 8004608:	3001      	adds	r0, #1
 800460a:	d103      	bne.n	8004614 <_printf_common+0xac>
 800460c:	f04f 30ff 	mov.w	r0, #4294967295
 8004610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004614:	3501      	adds	r5, #1
 8004616:	e7c6      	b.n	80045a6 <_printf_common+0x3e>
 8004618:	18e1      	adds	r1, r4, r3
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	2030      	movs	r0, #48	; 0x30
 800461e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004622:	4422      	add	r2, r4
 8004624:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004628:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800462c:	3302      	adds	r3, #2
 800462e:	e7c7      	b.n	80045c0 <_printf_common+0x58>
 8004630:	2301      	movs	r3, #1
 8004632:	4622      	mov	r2, r4
 8004634:	4649      	mov	r1, r9
 8004636:	4638      	mov	r0, r7
 8004638:	47c0      	blx	r8
 800463a:	3001      	adds	r0, #1
 800463c:	d0e6      	beq.n	800460c <_printf_common+0xa4>
 800463e:	3601      	adds	r6, #1
 8004640:	e7d9      	b.n	80045f6 <_printf_common+0x8e>
	...

08004644 <_printf_i>:
 8004644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004648:	460c      	mov	r4, r1
 800464a:	4691      	mov	r9, r2
 800464c:	7e27      	ldrb	r7, [r4, #24]
 800464e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004650:	2f78      	cmp	r7, #120	; 0x78
 8004652:	4680      	mov	r8, r0
 8004654:	469a      	mov	sl, r3
 8004656:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800465a:	d807      	bhi.n	800466c <_printf_i+0x28>
 800465c:	2f62      	cmp	r7, #98	; 0x62
 800465e:	d80a      	bhi.n	8004676 <_printf_i+0x32>
 8004660:	2f00      	cmp	r7, #0
 8004662:	f000 80d8 	beq.w	8004816 <_printf_i+0x1d2>
 8004666:	2f58      	cmp	r7, #88	; 0x58
 8004668:	f000 80a3 	beq.w	80047b2 <_printf_i+0x16e>
 800466c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004670:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004674:	e03a      	b.n	80046ec <_printf_i+0xa8>
 8004676:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800467a:	2b15      	cmp	r3, #21
 800467c:	d8f6      	bhi.n	800466c <_printf_i+0x28>
 800467e:	a001      	add	r0, pc, #4	; (adr r0, 8004684 <_printf_i+0x40>)
 8004680:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004684:	080046dd 	.word	0x080046dd
 8004688:	080046f1 	.word	0x080046f1
 800468c:	0800466d 	.word	0x0800466d
 8004690:	0800466d 	.word	0x0800466d
 8004694:	0800466d 	.word	0x0800466d
 8004698:	0800466d 	.word	0x0800466d
 800469c:	080046f1 	.word	0x080046f1
 80046a0:	0800466d 	.word	0x0800466d
 80046a4:	0800466d 	.word	0x0800466d
 80046a8:	0800466d 	.word	0x0800466d
 80046ac:	0800466d 	.word	0x0800466d
 80046b0:	080047fd 	.word	0x080047fd
 80046b4:	08004721 	.word	0x08004721
 80046b8:	080047df 	.word	0x080047df
 80046bc:	0800466d 	.word	0x0800466d
 80046c0:	0800466d 	.word	0x0800466d
 80046c4:	0800481f 	.word	0x0800481f
 80046c8:	0800466d 	.word	0x0800466d
 80046cc:	08004721 	.word	0x08004721
 80046d0:	0800466d 	.word	0x0800466d
 80046d4:	0800466d 	.word	0x0800466d
 80046d8:	080047e7 	.word	0x080047e7
 80046dc:	680b      	ldr	r3, [r1, #0]
 80046de:	1d1a      	adds	r2, r3, #4
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	600a      	str	r2, [r1, #0]
 80046e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80046e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046ec:	2301      	movs	r3, #1
 80046ee:	e0a3      	b.n	8004838 <_printf_i+0x1f4>
 80046f0:	6825      	ldr	r5, [r4, #0]
 80046f2:	6808      	ldr	r0, [r1, #0]
 80046f4:	062e      	lsls	r6, r5, #24
 80046f6:	f100 0304 	add.w	r3, r0, #4
 80046fa:	d50a      	bpl.n	8004712 <_printf_i+0xce>
 80046fc:	6805      	ldr	r5, [r0, #0]
 80046fe:	600b      	str	r3, [r1, #0]
 8004700:	2d00      	cmp	r5, #0
 8004702:	da03      	bge.n	800470c <_printf_i+0xc8>
 8004704:	232d      	movs	r3, #45	; 0x2d
 8004706:	426d      	negs	r5, r5
 8004708:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800470c:	485e      	ldr	r0, [pc, #376]	; (8004888 <_printf_i+0x244>)
 800470e:	230a      	movs	r3, #10
 8004710:	e019      	b.n	8004746 <_printf_i+0x102>
 8004712:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004716:	6805      	ldr	r5, [r0, #0]
 8004718:	600b      	str	r3, [r1, #0]
 800471a:	bf18      	it	ne
 800471c:	b22d      	sxthne	r5, r5
 800471e:	e7ef      	b.n	8004700 <_printf_i+0xbc>
 8004720:	680b      	ldr	r3, [r1, #0]
 8004722:	6825      	ldr	r5, [r4, #0]
 8004724:	1d18      	adds	r0, r3, #4
 8004726:	6008      	str	r0, [r1, #0]
 8004728:	0628      	lsls	r0, r5, #24
 800472a:	d501      	bpl.n	8004730 <_printf_i+0xec>
 800472c:	681d      	ldr	r5, [r3, #0]
 800472e:	e002      	b.n	8004736 <_printf_i+0xf2>
 8004730:	0669      	lsls	r1, r5, #25
 8004732:	d5fb      	bpl.n	800472c <_printf_i+0xe8>
 8004734:	881d      	ldrh	r5, [r3, #0]
 8004736:	4854      	ldr	r0, [pc, #336]	; (8004888 <_printf_i+0x244>)
 8004738:	2f6f      	cmp	r7, #111	; 0x6f
 800473a:	bf0c      	ite	eq
 800473c:	2308      	moveq	r3, #8
 800473e:	230a      	movne	r3, #10
 8004740:	2100      	movs	r1, #0
 8004742:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004746:	6866      	ldr	r6, [r4, #4]
 8004748:	60a6      	str	r6, [r4, #8]
 800474a:	2e00      	cmp	r6, #0
 800474c:	bfa2      	ittt	ge
 800474e:	6821      	ldrge	r1, [r4, #0]
 8004750:	f021 0104 	bicge.w	r1, r1, #4
 8004754:	6021      	strge	r1, [r4, #0]
 8004756:	b90d      	cbnz	r5, 800475c <_printf_i+0x118>
 8004758:	2e00      	cmp	r6, #0
 800475a:	d04d      	beq.n	80047f8 <_printf_i+0x1b4>
 800475c:	4616      	mov	r6, r2
 800475e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004762:	fb03 5711 	mls	r7, r3, r1, r5
 8004766:	5dc7      	ldrb	r7, [r0, r7]
 8004768:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800476c:	462f      	mov	r7, r5
 800476e:	42bb      	cmp	r3, r7
 8004770:	460d      	mov	r5, r1
 8004772:	d9f4      	bls.n	800475e <_printf_i+0x11a>
 8004774:	2b08      	cmp	r3, #8
 8004776:	d10b      	bne.n	8004790 <_printf_i+0x14c>
 8004778:	6823      	ldr	r3, [r4, #0]
 800477a:	07df      	lsls	r7, r3, #31
 800477c:	d508      	bpl.n	8004790 <_printf_i+0x14c>
 800477e:	6923      	ldr	r3, [r4, #16]
 8004780:	6861      	ldr	r1, [r4, #4]
 8004782:	4299      	cmp	r1, r3
 8004784:	bfde      	ittt	le
 8004786:	2330      	movle	r3, #48	; 0x30
 8004788:	f806 3c01 	strble.w	r3, [r6, #-1]
 800478c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004790:	1b92      	subs	r2, r2, r6
 8004792:	6122      	str	r2, [r4, #16]
 8004794:	f8cd a000 	str.w	sl, [sp]
 8004798:	464b      	mov	r3, r9
 800479a:	aa03      	add	r2, sp, #12
 800479c:	4621      	mov	r1, r4
 800479e:	4640      	mov	r0, r8
 80047a0:	f7ff fee2 	bl	8004568 <_printf_common>
 80047a4:	3001      	adds	r0, #1
 80047a6:	d14c      	bne.n	8004842 <_printf_i+0x1fe>
 80047a8:	f04f 30ff 	mov.w	r0, #4294967295
 80047ac:	b004      	add	sp, #16
 80047ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047b2:	4835      	ldr	r0, [pc, #212]	; (8004888 <_printf_i+0x244>)
 80047b4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80047b8:	6823      	ldr	r3, [r4, #0]
 80047ba:	680e      	ldr	r6, [r1, #0]
 80047bc:	061f      	lsls	r7, r3, #24
 80047be:	f856 5b04 	ldr.w	r5, [r6], #4
 80047c2:	600e      	str	r6, [r1, #0]
 80047c4:	d514      	bpl.n	80047f0 <_printf_i+0x1ac>
 80047c6:	07d9      	lsls	r1, r3, #31
 80047c8:	bf44      	itt	mi
 80047ca:	f043 0320 	orrmi.w	r3, r3, #32
 80047ce:	6023      	strmi	r3, [r4, #0]
 80047d0:	b91d      	cbnz	r5, 80047da <_printf_i+0x196>
 80047d2:	6823      	ldr	r3, [r4, #0]
 80047d4:	f023 0320 	bic.w	r3, r3, #32
 80047d8:	6023      	str	r3, [r4, #0]
 80047da:	2310      	movs	r3, #16
 80047dc:	e7b0      	b.n	8004740 <_printf_i+0xfc>
 80047de:	6823      	ldr	r3, [r4, #0]
 80047e0:	f043 0320 	orr.w	r3, r3, #32
 80047e4:	6023      	str	r3, [r4, #0]
 80047e6:	2378      	movs	r3, #120	; 0x78
 80047e8:	4828      	ldr	r0, [pc, #160]	; (800488c <_printf_i+0x248>)
 80047ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80047ee:	e7e3      	b.n	80047b8 <_printf_i+0x174>
 80047f0:	065e      	lsls	r6, r3, #25
 80047f2:	bf48      	it	mi
 80047f4:	b2ad      	uxthmi	r5, r5
 80047f6:	e7e6      	b.n	80047c6 <_printf_i+0x182>
 80047f8:	4616      	mov	r6, r2
 80047fa:	e7bb      	b.n	8004774 <_printf_i+0x130>
 80047fc:	680b      	ldr	r3, [r1, #0]
 80047fe:	6826      	ldr	r6, [r4, #0]
 8004800:	6960      	ldr	r0, [r4, #20]
 8004802:	1d1d      	adds	r5, r3, #4
 8004804:	600d      	str	r5, [r1, #0]
 8004806:	0635      	lsls	r5, r6, #24
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	d501      	bpl.n	8004810 <_printf_i+0x1cc>
 800480c:	6018      	str	r0, [r3, #0]
 800480e:	e002      	b.n	8004816 <_printf_i+0x1d2>
 8004810:	0671      	lsls	r1, r6, #25
 8004812:	d5fb      	bpl.n	800480c <_printf_i+0x1c8>
 8004814:	8018      	strh	r0, [r3, #0]
 8004816:	2300      	movs	r3, #0
 8004818:	6123      	str	r3, [r4, #16]
 800481a:	4616      	mov	r6, r2
 800481c:	e7ba      	b.n	8004794 <_printf_i+0x150>
 800481e:	680b      	ldr	r3, [r1, #0]
 8004820:	1d1a      	adds	r2, r3, #4
 8004822:	600a      	str	r2, [r1, #0]
 8004824:	681e      	ldr	r6, [r3, #0]
 8004826:	6862      	ldr	r2, [r4, #4]
 8004828:	2100      	movs	r1, #0
 800482a:	4630      	mov	r0, r6
 800482c:	f7fb fcd8 	bl	80001e0 <memchr>
 8004830:	b108      	cbz	r0, 8004836 <_printf_i+0x1f2>
 8004832:	1b80      	subs	r0, r0, r6
 8004834:	6060      	str	r0, [r4, #4]
 8004836:	6863      	ldr	r3, [r4, #4]
 8004838:	6123      	str	r3, [r4, #16]
 800483a:	2300      	movs	r3, #0
 800483c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004840:	e7a8      	b.n	8004794 <_printf_i+0x150>
 8004842:	6923      	ldr	r3, [r4, #16]
 8004844:	4632      	mov	r2, r6
 8004846:	4649      	mov	r1, r9
 8004848:	4640      	mov	r0, r8
 800484a:	47d0      	blx	sl
 800484c:	3001      	adds	r0, #1
 800484e:	d0ab      	beq.n	80047a8 <_printf_i+0x164>
 8004850:	6823      	ldr	r3, [r4, #0]
 8004852:	079b      	lsls	r3, r3, #30
 8004854:	d413      	bmi.n	800487e <_printf_i+0x23a>
 8004856:	68e0      	ldr	r0, [r4, #12]
 8004858:	9b03      	ldr	r3, [sp, #12]
 800485a:	4298      	cmp	r0, r3
 800485c:	bfb8      	it	lt
 800485e:	4618      	movlt	r0, r3
 8004860:	e7a4      	b.n	80047ac <_printf_i+0x168>
 8004862:	2301      	movs	r3, #1
 8004864:	4632      	mov	r2, r6
 8004866:	4649      	mov	r1, r9
 8004868:	4640      	mov	r0, r8
 800486a:	47d0      	blx	sl
 800486c:	3001      	adds	r0, #1
 800486e:	d09b      	beq.n	80047a8 <_printf_i+0x164>
 8004870:	3501      	adds	r5, #1
 8004872:	68e3      	ldr	r3, [r4, #12]
 8004874:	9903      	ldr	r1, [sp, #12]
 8004876:	1a5b      	subs	r3, r3, r1
 8004878:	42ab      	cmp	r3, r5
 800487a:	dcf2      	bgt.n	8004862 <_printf_i+0x21e>
 800487c:	e7eb      	b.n	8004856 <_printf_i+0x212>
 800487e:	2500      	movs	r5, #0
 8004880:	f104 0619 	add.w	r6, r4, #25
 8004884:	e7f5      	b.n	8004872 <_printf_i+0x22e>
 8004886:	bf00      	nop
 8004888:	08006064 	.word	0x08006064
 800488c:	08006075 	.word	0x08006075

08004890 <memcpy>:
 8004890:	440a      	add	r2, r1
 8004892:	4291      	cmp	r1, r2
 8004894:	f100 33ff 	add.w	r3, r0, #4294967295
 8004898:	d100      	bne.n	800489c <memcpy+0xc>
 800489a:	4770      	bx	lr
 800489c:	b510      	push	{r4, lr}
 800489e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80048a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80048a6:	4291      	cmp	r1, r2
 80048a8:	d1f9      	bne.n	800489e <memcpy+0xe>
 80048aa:	bd10      	pop	{r4, pc}

080048ac <memmove>:
 80048ac:	4288      	cmp	r0, r1
 80048ae:	b510      	push	{r4, lr}
 80048b0:	eb01 0402 	add.w	r4, r1, r2
 80048b4:	d902      	bls.n	80048bc <memmove+0x10>
 80048b6:	4284      	cmp	r4, r0
 80048b8:	4623      	mov	r3, r4
 80048ba:	d807      	bhi.n	80048cc <memmove+0x20>
 80048bc:	1e43      	subs	r3, r0, #1
 80048be:	42a1      	cmp	r1, r4
 80048c0:	d008      	beq.n	80048d4 <memmove+0x28>
 80048c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80048c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80048ca:	e7f8      	b.n	80048be <memmove+0x12>
 80048cc:	4402      	add	r2, r0
 80048ce:	4601      	mov	r1, r0
 80048d0:	428a      	cmp	r2, r1
 80048d2:	d100      	bne.n	80048d6 <memmove+0x2a>
 80048d4:	bd10      	pop	{r4, pc}
 80048d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80048da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80048de:	e7f7      	b.n	80048d0 <memmove+0x24>

080048e0 <_free_r>:
 80048e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80048e2:	2900      	cmp	r1, #0
 80048e4:	d048      	beq.n	8004978 <_free_r+0x98>
 80048e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048ea:	9001      	str	r0, [sp, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f1a1 0404 	sub.w	r4, r1, #4
 80048f2:	bfb8      	it	lt
 80048f4:	18e4      	addlt	r4, r4, r3
 80048f6:	f000 f8d3 	bl	8004aa0 <__malloc_lock>
 80048fa:	4a20      	ldr	r2, [pc, #128]	; (800497c <_free_r+0x9c>)
 80048fc:	9801      	ldr	r0, [sp, #4]
 80048fe:	6813      	ldr	r3, [r2, #0]
 8004900:	4615      	mov	r5, r2
 8004902:	b933      	cbnz	r3, 8004912 <_free_r+0x32>
 8004904:	6063      	str	r3, [r4, #4]
 8004906:	6014      	str	r4, [r2, #0]
 8004908:	b003      	add	sp, #12
 800490a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800490e:	f000 b8cd 	b.w	8004aac <__malloc_unlock>
 8004912:	42a3      	cmp	r3, r4
 8004914:	d90b      	bls.n	800492e <_free_r+0x4e>
 8004916:	6821      	ldr	r1, [r4, #0]
 8004918:	1862      	adds	r2, r4, r1
 800491a:	4293      	cmp	r3, r2
 800491c:	bf04      	itt	eq
 800491e:	681a      	ldreq	r2, [r3, #0]
 8004920:	685b      	ldreq	r3, [r3, #4]
 8004922:	6063      	str	r3, [r4, #4]
 8004924:	bf04      	itt	eq
 8004926:	1852      	addeq	r2, r2, r1
 8004928:	6022      	streq	r2, [r4, #0]
 800492a:	602c      	str	r4, [r5, #0]
 800492c:	e7ec      	b.n	8004908 <_free_r+0x28>
 800492e:	461a      	mov	r2, r3
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	b10b      	cbz	r3, 8004938 <_free_r+0x58>
 8004934:	42a3      	cmp	r3, r4
 8004936:	d9fa      	bls.n	800492e <_free_r+0x4e>
 8004938:	6811      	ldr	r1, [r2, #0]
 800493a:	1855      	adds	r5, r2, r1
 800493c:	42a5      	cmp	r5, r4
 800493e:	d10b      	bne.n	8004958 <_free_r+0x78>
 8004940:	6824      	ldr	r4, [r4, #0]
 8004942:	4421      	add	r1, r4
 8004944:	1854      	adds	r4, r2, r1
 8004946:	42a3      	cmp	r3, r4
 8004948:	6011      	str	r1, [r2, #0]
 800494a:	d1dd      	bne.n	8004908 <_free_r+0x28>
 800494c:	681c      	ldr	r4, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	6053      	str	r3, [r2, #4]
 8004952:	4421      	add	r1, r4
 8004954:	6011      	str	r1, [r2, #0]
 8004956:	e7d7      	b.n	8004908 <_free_r+0x28>
 8004958:	d902      	bls.n	8004960 <_free_r+0x80>
 800495a:	230c      	movs	r3, #12
 800495c:	6003      	str	r3, [r0, #0]
 800495e:	e7d3      	b.n	8004908 <_free_r+0x28>
 8004960:	6825      	ldr	r5, [r4, #0]
 8004962:	1961      	adds	r1, r4, r5
 8004964:	428b      	cmp	r3, r1
 8004966:	bf04      	itt	eq
 8004968:	6819      	ldreq	r1, [r3, #0]
 800496a:	685b      	ldreq	r3, [r3, #4]
 800496c:	6063      	str	r3, [r4, #4]
 800496e:	bf04      	itt	eq
 8004970:	1949      	addeq	r1, r1, r5
 8004972:	6021      	streq	r1, [r4, #0]
 8004974:	6054      	str	r4, [r2, #4]
 8004976:	e7c7      	b.n	8004908 <_free_r+0x28>
 8004978:	b003      	add	sp, #12
 800497a:	bd30      	pop	{r4, r5, pc}
 800497c:	200000c0 	.word	0x200000c0

08004980 <_malloc_r>:
 8004980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004982:	1ccd      	adds	r5, r1, #3
 8004984:	f025 0503 	bic.w	r5, r5, #3
 8004988:	3508      	adds	r5, #8
 800498a:	2d0c      	cmp	r5, #12
 800498c:	bf38      	it	cc
 800498e:	250c      	movcc	r5, #12
 8004990:	2d00      	cmp	r5, #0
 8004992:	4606      	mov	r6, r0
 8004994:	db01      	blt.n	800499a <_malloc_r+0x1a>
 8004996:	42a9      	cmp	r1, r5
 8004998:	d903      	bls.n	80049a2 <_malloc_r+0x22>
 800499a:	230c      	movs	r3, #12
 800499c:	6033      	str	r3, [r6, #0]
 800499e:	2000      	movs	r0, #0
 80049a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049a2:	f000 f87d 	bl	8004aa0 <__malloc_lock>
 80049a6:	4921      	ldr	r1, [pc, #132]	; (8004a2c <_malloc_r+0xac>)
 80049a8:	680a      	ldr	r2, [r1, #0]
 80049aa:	4614      	mov	r4, r2
 80049ac:	b99c      	cbnz	r4, 80049d6 <_malloc_r+0x56>
 80049ae:	4f20      	ldr	r7, [pc, #128]	; (8004a30 <_malloc_r+0xb0>)
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	b923      	cbnz	r3, 80049be <_malloc_r+0x3e>
 80049b4:	4621      	mov	r1, r4
 80049b6:	4630      	mov	r0, r6
 80049b8:	f000 f862 	bl	8004a80 <_sbrk_r>
 80049bc:	6038      	str	r0, [r7, #0]
 80049be:	4629      	mov	r1, r5
 80049c0:	4630      	mov	r0, r6
 80049c2:	f000 f85d 	bl	8004a80 <_sbrk_r>
 80049c6:	1c43      	adds	r3, r0, #1
 80049c8:	d123      	bne.n	8004a12 <_malloc_r+0x92>
 80049ca:	230c      	movs	r3, #12
 80049cc:	6033      	str	r3, [r6, #0]
 80049ce:	4630      	mov	r0, r6
 80049d0:	f000 f86c 	bl	8004aac <__malloc_unlock>
 80049d4:	e7e3      	b.n	800499e <_malloc_r+0x1e>
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	1b5b      	subs	r3, r3, r5
 80049da:	d417      	bmi.n	8004a0c <_malloc_r+0x8c>
 80049dc:	2b0b      	cmp	r3, #11
 80049de:	d903      	bls.n	80049e8 <_malloc_r+0x68>
 80049e0:	6023      	str	r3, [r4, #0]
 80049e2:	441c      	add	r4, r3
 80049e4:	6025      	str	r5, [r4, #0]
 80049e6:	e004      	b.n	80049f2 <_malloc_r+0x72>
 80049e8:	6863      	ldr	r3, [r4, #4]
 80049ea:	42a2      	cmp	r2, r4
 80049ec:	bf0c      	ite	eq
 80049ee:	600b      	streq	r3, [r1, #0]
 80049f0:	6053      	strne	r3, [r2, #4]
 80049f2:	4630      	mov	r0, r6
 80049f4:	f000 f85a 	bl	8004aac <__malloc_unlock>
 80049f8:	f104 000b 	add.w	r0, r4, #11
 80049fc:	1d23      	adds	r3, r4, #4
 80049fe:	f020 0007 	bic.w	r0, r0, #7
 8004a02:	1ac2      	subs	r2, r0, r3
 8004a04:	d0cc      	beq.n	80049a0 <_malloc_r+0x20>
 8004a06:	1a1b      	subs	r3, r3, r0
 8004a08:	50a3      	str	r3, [r4, r2]
 8004a0a:	e7c9      	b.n	80049a0 <_malloc_r+0x20>
 8004a0c:	4622      	mov	r2, r4
 8004a0e:	6864      	ldr	r4, [r4, #4]
 8004a10:	e7cc      	b.n	80049ac <_malloc_r+0x2c>
 8004a12:	1cc4      	adds	r4, r0, #3
 8004a14:	f024 0403 	bic.w	r4, r4, #3
 8004a18:	42a0      	cmp	r0, r4
 8004a1a:	d0e3      	beq.n	80049e4 <_malloc_r+0x64>
 8004a1c:	1a21      	subs	r1, r4, r0
 8004a1e:	4630      	mov	r0, r6
 8004a20:	f000 f82e 	bl	8004a80 <_sbrk_r>
 8004a24:	3001      	adds	r0, #1
 8004a26:	d1dd      	bne.n	80049e4 <_malloc_r+0x64>
 8004a28:	e7cf      	b.n	80049ca <_malloc_r+0x4a>
 8004a2a:	bf00      	nop
 8004a2c:	200000c0 	.word	0x200000c0
 8004a30:	200000c4 	.word	0x200000c4

08004a34 <_realloc_r>:
 8004a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a36:	4607      	mov	r7, r0
 8004a38:	4614      	mov	r4, r2
 8004a3a:	460e      	mov	r6, r1
 8004a3c:	b921      	cbnz	r1, 8004a48 <_realloc_r+0x14>
 8004a3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004a42:	4611      	mov	r1, r2
 8004a44:	f7ff bf9c 	b.w	8004980 <_malloc_r>
 8004a48:	b922      	cbnz	r2, 8004a54 <_realloc_r+0x20>
 8004a4a:	f7ff ff49 	bl	80048e0 <_free_r>
 8004a4e:	4625      	mov	r5, r4
 8004a50:	4628      	mov	r0, r5
 8004a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a54:	f000 f830 	bl	8004ab8 <_malloc_usable_size_r>
 8004a58:	42a0      	cmp	r0, r4
 8004a5a:	d20f      	bcs.n	8004a7c <_realloc_r+0x48>
 8004a5c:	4621      	mov	r1, r4
 8004a5e:	4638      	mov	r0, r7
 8004a60:	f7ff ff8e 	bl	8004980 <_malloc_r>
 8004a64:	4605      	mov	r5, r0
 8004a66:	2800      	cmp	r0, #0
 8004a68:	d0f2      	beq.n	8004a50 <_realloc_r+0x1c>
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	4622      	mov	r2, r4
 8004a6e:	f7ff ff0f 	bl	8004890 <memcpy>
 8004a72:	4631      	mov	r1, r6
 8004a74:	4638      	mov	r0, r7
 8004a76:	f7ff ff33 	bl	80048e0 <_free_r>
 8004a7a:	e7e9      	b.n	8004a50 <_realloc_r+0x1c>
 8004a7c:	4635      	mov	r5, r6
 8004a7e:	e7e7      	b.n	8004a50 <_realloc_r+0x1c>

08004a80 <_sbrk_r>:
 8004a80:	b538      	push	{r3, r4, r5, lr}
 8004a82:	4d06      	ldr	r5, [pc, #24]	; (8004a9c <_sbrk_r+0x1c>)
 8004a84:	2300      	movs	r3, #0
 8004a86:	4604      	mov	r4, r0
 8004a88:	4608      	mov	r0, r1
 8004a8a:	602b      	str	r3, [r5, #0]
 8004a8c:	f7fc fc30 	bl	80012f0 <_sbrk>
 8004a90:	1c43      	adds	r3, r0, #1
 8004a92:	d102      	bne.n	8004a9a <_sbrk_r+0x1a>
 8004a94:	682b      	ldr	r3, [r5, #0]
 8004a96:	b103      	cbz	r3, 8004a9a <_sbrk_r+0x1a>
 8004a98:	6023      	str	r3, [r4, #0]
 8004a9a:	bd38      	pop	{r3, r4, r5, pc}
 8004a9c:	200001d8 	.word	0x200001d8

08004aa0 <__malloc_lock>:
 8004aa0:	4801      	ldr	r0, [pc, #4]	; (8004aa8 <__malloc_lock+0x8>)
 8004aa2:	f000 b811 	b.w	8004ac8 <__retarget_lock_acquire_recursive>
 8004aa6:	bf00      	nop
 8004aa8:	200001e0 	.word	0x200001e0

08004aac <__malloc_unlock>:
 8004aac:	4801      	ldr	r0, [pc, #4]	; (8004ab4 <__malloc_unlock+0x8>)
 8004aae:	f000 b80c 	b.w	8004aca <__retarget_lock_release_recursive>
 8004ab2:	bf00      	nop
 8004ab4:	200001e0 	.word	0x200001e0

08004ab8 <_malloc_usable_size_r>:
 8004ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004abc:	1f18      	subs	r0, r3, #4
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	bfbc      	itt	lt
 8004ac2:	580b      	ldrlt	r3, [r1, r0]
 8004ac4:	18c0      	addlt	r0, r0, r3
 8004ac6:	4770      	bx	lr

08004ac8 <__retarget_lock_acquire_recursive>:
 8004ac8:	4770      	bx	lr

08004aca <__retarget_lock_release_recursive>:
 8004aca:	4770      	bx	lr

08004acc <_init>:
 8004acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ace:	bf00      	nop
 8004ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ad2:	bc08      	pop	{r3}
 8004ad4:	469e      	mov	lr, r3
 8004ad6:	4770      	bx	lr

08004ad8 <_fini>:
 8004ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ada:	bf00      	nop
 8004adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ade:	bc08      	pop	{r3}
 8004ae0:	469e      	mov	lr, r3
 8004ae2:	4770      	bx	lr
