|top
HEX0[0] << fsm:f0.out[0]
HEX0[1] << fsm:f0.out[1]
HEX0[2] << fsm:f0.out[2]
HEX0[3] << fsm:f0.out[3]
HEX0[4] << fsm:f0.out[4]
HEX0[5] << fsm:f0.out[5]
HEX0[6] << fsm:f0.out[6]
HEX1[0] << fsm:f1.out[0]
HEX1[1] << fsm:f1.out[1]
HEX1[2] << fsm:f1.out[2]
HEX1[3] << fsm:f1.out[3]
HEX1[4] << fsm:f1.out[4]
HEX1[5] << fsm:f1.out[5]
HEX1[6] << fsm:f1.out[6]
HEX2[0] << fsm:f2.out[0]
HEX2[1] << fsm:f2.out[1]
HEX2[2] << fsm:f2.out[2]
HEX2[3] << fsm:f2.out[3]
HEX2[4] << fsm:f2.out[4]
HEX2[5] << fsm:f2.out[5]
HEX2[6] << fsm:f2.out[6]
HEX3[0] << fsm:f3.out[0]
HEX3[1] << fsm:f3.out[1]
HEX3[2] << fsm:f3.out[2]
HEX3[3] << fsm:f3.out[3]
HEX3[4] << fsm:f3.out[4]
HEX3[5] << fsm:f3.out[5]
HEX3[6] << fsm:f3.out[6]
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <VCC>
HEX5[0] << <VCC>
HEX5[1] << <VCC>
HEX5[2] << <VCC>
HEX5[3] << <VCC>
HEX5[4] << <VCC>
HEX5[5] << <VCC>
HEX5[6] << <VCC>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => reset.IN6
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
CLOCK_50 => clk.IN7


|top|clock_divider:cdiv
clock => divided_clocks[0]~reg0.CLK
clock => divided_clocks[1]~reg0.CLK
clock => divided_clocks[2]~reg0.CLK
clock => divided_clocks[3]~reg0.CLK
clock => divided_clocks[4]~reg0.CLK
clock => divided_clocks[5]~reg0.CLK
clock => divided_clocks[6]~reg0.CLK
clock => divided_clocks[7]~reg0.CLK
clock => divided_clocks[8]~reg0.CLK
clock => divided_clocks[9]~reg0.CLK
clock => divided_clocks[10]~reg0.CLK
clock => divided_clocks[11]~reg0.CLK
clock => divided_clocks[12]~reg0.CLK
clock => divided_clocks[13]~reg0.CLK
clock => divided_clocks[14]~reg0.CLK
clock => divided_clocks[15]~reg0.CLK
clock => divided_clocks[16]~reg0.CLK
clock => divided_clocks[17]~reg0.CLK
clock => divided_clocks[18]~reg0.CLK
clock => divided_clocks[19]~reg0.CLK
clock => divided_clocks[20]~reg0.CLK
clock => divided_clocks[21]~reg0.CLK
clock => divided_clocks[22]~reg0.CLK
clock => divided_clocks[23]~reg0.CLK
clock => divided_clocks[24]~reg0.CLK
clock => divided_clocks[25]~reg0.CLK
clock => divided_clocks[26]~reg0.CLK
clock => divided_clocks[27]~reg0.CLK
clock => divided_clocks[28]~reg0.CLK
clock => divided_clocks[29]~reg0.CLK
clock => divided_clocks[30]~reg0.CLK
clock => divided_clocks[31]~reg0.CLK
divided_clocks[0] <= divided_clocks[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[1] <= divided_clocks[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[2] <= divided_clocks[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[3] <= divided_clocks[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[4] <= divided_clocks[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[5] <= divided_clocks[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[6] <= divided_clocks[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[7] <= divided_clocks[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[8] <= divided_clocks[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[9] <= divided_clocks[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[10] <= divided_clocks[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[11] <= divided_clocks[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[12] <= divided_clocks[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[13] <= divided_clocks[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[14] <= divided_clocks[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[15] <= divided_clocks[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[16] <= divided_clocks[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[17] <= divided_clocks[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[18] <= divided_clocks[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[19] <= divided_clocks[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[20] <= divided_clocks[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[21] <= divided_clocks[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[22] <= divided_clocks[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[23] <= divided_clocks[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[24] <= divided_clocks[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[25] <= divided_clocks[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[26] <= divided_clocks[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[27] <= divided_clocks[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[28] <= divided_clocks[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[29] <= divided_clocks[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[30] <= divided_clocks[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
divided_clocks[31] <= divided_clocks[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|pc_top_level:pc_top
clk => clk.IN4
reset => reset.IN1
imm[0] => imm[0].IN2
imm[1] => imm[1].IN2
imm[2] => imm[2].IN2
imm[3] => imm[3].IN2
imm[4] => imm[4].IN2
imm[5] => imm[5].IN2
imm[6] => imm[6].IN2
imm[7] => imm[7].IN2
imm[8] => imm[8].IN2
imm[9] => imm[9].IN2
imm[10] => imm[10].IN2
imm[11] => imm[11].IN2
imm_U_J[0] => imm_U_J[0].IN1
imm_U_J[1] => imm_U_J[1].IN1
imm_U_J[2] => imm_U_J[2].IN1
imm_U_J[3] => imm_U_J[3].IN1
imm_U_J[4] => imm_U_J[4].IN1
imm_U_J[5] => imm_U_J[5].IN1
imm_U_J[6] => imm_U_J[6].IN1
imm_U_J[7] => imm_U_J[7].IN1
imm_U_J[8] => imm_U_J[8].IN1
imm_U_J[9] => imm_U_J[9].IN1
imm_U_J[10] => imm_U_J[10].IN1
imm_U_J[11] => imm_U_J[11].IN1
imm_U_J[12] => imm_U_J[12].IN1
imm_U_J[13] => imm_U_J[13].IN1
imm_U_J[14] => imm_U_J[14].IN1
imm_U_J[15] => imm_U_J[15].IN1
imm_U_J[16] => imm_U_J[16].IN1
imm_U_J[17] => imm_U_J[17].IN1
imm_U_J[18] => imm_U_J[18].IN1
imm_U_J[19] => imm_U_J[19].IN1
imm_en[0] => imm_en[0].IN1
imm_en[1] => imm_en[1].IN1
register_for_jalr[0] => register_for_jalr[0].IN1
register_for_jalr[1] => register_for_jalr[1].IN1
register_for_jalr[2] => register_for_jalr[2].IN1
register_for_jalr[3] => register_for_jalr[3].IN1
register_for_jalr[4] => register_for_jalr[4].IN1
register_for_jalr[5] => register_for_jalr[5].IN1
register_for_jalr[6] => register_for_jalr[6].IN1
register_for_jalr[7] => register_for_jalr[7].IN1
register_for_jalr[8] => register_for_jalr[8].IN1
register_for_jalr[9] => register_for_jalr[9].IN1
register_for_jalr[10] => register_for_jalr[10].IN1
register_for_jalr[11] => register_for_jalr[11].IN1
register_for_jalr[12] => register_for_jalr[12].IN1
register_for_jalr[13] => register_for_jalr[13].IN1
register_for_jalr[14] => register_for_jalr[14].IN1
register_for_jalr[15] => register_for_jalr[15].IN1
register_for_jalr[16] => register_for_jalr[16].IN1
register_for_jalr[17] => register_for_jalr[17].IN1
register_for_jalr[18] => register_for_jalr[18].IN1
register_for_jalr[19] => register_for_jalr[19].IN1
register_for_jalr[20] => register_for_jalr[20].IN1
register_for_jalr[21] => register_for_jalr[21].IN1
register_for_jalr[22] => register_for_jalr[22].IN1
register_for_jalr[23] => register_for_jalr[23].IN1
register_for_jalr[24] => register_for_jalr[24].IN1
register_for_jalr[25] => register_for_jalr[25].IN1
register_for_jalr[26] => register_for_jalr[26].IN1
register_for_jalr[27] => register_for_jalr[27].IN1
register_for_jalr[28] => register_for_jalr[28].IN1
register_for_jalr[29] => register_for_jalr[29].IN1
register_for_jalr[30] => register_for_jalr[30].IN1
register_for_jalr[31] => register_for_jalr[31].IN1
alu_branch => alu_branch.IN1
control_branch => control_branch.IN1
jalr_branch => jalr_branch.IN1
address_out[0] <= address_out[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_out[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out[4].DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out[5].DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out[6].DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out[7].DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out[8].DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out[9].DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out[10].DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out[11].DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out[12].DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out[13].DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out[14].DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out[15].DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= address_out[16].DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= address_out[17].DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= address_out[18].DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= address_out[19].DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= address_out[20].DB_MAX_OUTPUT_PORT_TYPE
address_out[21] <= address_out[21].DB_MAX_OUTPUT_PORT_TYPE
address_out[22] <= address_out[22].DB_MAX_OUTPUT_PORT_TYPE
address_out[23] <= address_out[23].DB_MAX_OUTPUT_PORT_TYPE
address_out[24] <= address_out[24].DB_MAX_OUTPUT_PORT_TYPE
address_out[25] <= address_out[25].DB_MAX_OUTPUT_PORT_TYPE
address_out[26] <= address_out[26].DB_MAX_OUTPUT_PORT_TYPE
address_out[27] <= address_out[27].DB_MAX_OUTPUT_PORT_TYPE
address_out[28] <= address_out[28].DB_MAX_OUTPUT_PORT_TYPE
address_out[29] <= address_out[29].DB_MAX_OUTPUT_PORT_TYPE
address_out[30] <= address_out[30].DB_MAX_OUTPUT_PORT_TYPE
address_out[31] <= address_out[31].DB_MAX_OUTPUT_PORT_TYPE


|top|pc_top_level:pc_top|pc:my_pc
clk => address_out[0]~reg0.CLK
clk => address_out[1]~reg0.CLK
clk => address_out[2]~reg0.CLK
clk => address_out[3]~reg0.CLK
clk => address_out[4]~reg0.CLK
clk => address_out[5]~reg0.CLK
clk => address_out[6]~reg0.CLK
clk => address_out[7]~reg0.CLK
clk => address_out[8]~reg0.CLK
clk => address_out[9]~reg0.CLK
clk => address_out[10]~reg0.CLK
clk => address_out[11]~reg0.CLK
clk => address_out[12]~reg0.CLK
clk => address_out[13]~reg0.CLK
clk => address_out[14]~reg0.CLK
clk => address_out[15]~reg0.CLK
clk => address_out[16]~reg0.CLK
clk => address_out[17]~reg0.CLK
clk => address_out[18]~reg0.CLK
clk => address_out[19]~reg0.CLK
clk => address_out[20]~reg0.CLK
clk => address_out[21]~reg0.CLK
clk => address_out[22]~reg0.CLK
clk => address_out[23]~reg0.CLK
clk => address_out[24]~reg0.CLK
clk => address_out[25]~reg0.CLK
clk => address_out[26]~reg0.CLK
clk => address_out[27]~reg0.CLK
clk => address_out[28]~reg0.CLK
clk => address_out[29]~reg0.CLK
clk => address_out[30]~reg0.CLK
clk => address_out[31]~reg0.CLK
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
reset => address_out.OUTPUTSELECT
address_in[0] => address_out.DATAA
address_in[1] => address_out.DATAA
address_in[2] => address_out.DATAA
address_in[3] => address_out.DATAA
address_in[4] => address_out.DATAA
address_in[5] => address_out.DATAA
address_in[6] => address_out.DATAA
address_in[7] => address_out.DATAA
address_in[8] => address_out.DATAA
address_in[9] => address_out.DATAA
address_in[10] => address_out.DATAA
address_in[11] => address_out.DATAA
address_in[12] => address_out.DATAA
address_in[13] => address_out.DATAA
address_in[14] => address_out.DATAA
address_in[15] => address_out.DATAA
address_in[16] => address_out.DATAA
address_in[17] => address_out.DATAA
address_in[18] => address_out.DATAA
address_in[19] => address_out.DATAA
address_in[20] => address_out.DATAA
address_in[21] => address_out.DATAA
address_in[22] => address_out.DATAA
address_in[23] => address_out.DATAA
address_in[24] => address_out.DATAA
address_in[25] => address_out.DATAA
address_in[26] => address_out.DATAA
address_in[27] => address_out.DATAA
address_in[28] => address_out.DATAA
address_in[29] => address_out.DATAA
address_in[30] => address_out.DATAA
address_in[31] => address_out.DATAA
address_out[0] <= address_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= address_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= address_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= address_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= address_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= address_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[21] <= address_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[22] <= address_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[23] <= address_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[24] <= address_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[25] <= address_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[26] <= address_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[27] <= address_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[28] <= address_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[29] <= address_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[30] <= address_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[31] <= address_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|pc_top_level:pc_top|pc_adder:p_adder
address_in[0] => address_out[0].DATAIN
address_in[1] => address_out[1].DATAIN
address_in[2] => Add0.IN60
address_in[3] => Add0.IN59
address_in[4] => Add0.IN58
address_in[5] => Add0.IN57
address_in[6] => Add0.IN56
address_in[7] => Add0.IN55
address_in[8] => Add0.IN54
address_in[9] => Add0.IN53
address_in[10] => Add0.IN52
address_in[11] => Add0.IN51
address_in[12] => Add0.IN50
address_in[13] => Add0.IN49
address_in[14] => Add0.IN48
address_in[15] => Add0.IN47
address_in[16] => Add0.IN46
address_in[17] => Add0.IN45
address_in[18] => Add0.IN44
address_in[19] => Add0.IN43
address_in[20] => Add0.IN42
address_in[21] => Add0.IN41
address_in[22] => Add0.IN40
address_in[23] => Add0.IN39
address_in[24] => Add0.IN38
address_in[25] => Add0.IN37
address_in[26] => Add0.IN36
address_in[27] => Add0.IN35
address_in[28] => Add0.IN34
address_in[29] => Add0.IN33
address_in[30] => Add0.IN32
address_in[31] => Add0.IN31
address_out[0] <= address_in[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_in[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
address_out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|pc_top_level:pc_top|branch_adder:b_adder
clk => pc_delayed[0].CLK
clk => pc_delayed[1].CLK
clk => pc_delayed[2].CLK
clk => pc_delayed[3].CLK
clk => pc_delayed[4].CLK
clk => pc_delayed[5].CLK
clk => pc_delayed[6].CLK
clk => pc_delayed[7].CLK
clk => pc_delayed[8].CLK
clk => pc_delayed[9].CLK
clk => pc_delayed[10].CLK
clk => pc_delayed[11].CLK
clk => pc_delayed[12].CLK
clk => pc_delayed[13].CLK
clk => pc_delayed[14].CLK
clk => pc_delayed[15].CLK
clk => pc_delayed[16].CLK
clk => pc_delayed[17].CLK
clk => pc_delayed[18].CLK
clk => pc_delayed[19].CLK
clk => pc_delayed[20].CLK
clk => pc_delayed[21].CLK
clk => pc_delayed[22].CLK
clk => pc_delayed[23].CLK
clk => pc_delayed[24].CLK
clk => pc_delayed[25].CLK
clk => pc_delayed[26].CLK
clk => pc_delayed[27].CLK
clk => pc_delayed[28].CLK
clk => pc_delayed[29].CLK
clk => pc_delayed[30].CLK
clk => pc_delayed[31].CLK
pc[0] => pc_delayed[0].DATAIN
pc[1] => pc_delayed[1].DATAIN
pc[2] => pc_delayed[2].DATAIN
pc[3] => pc_delayed[3].DATAIN
pc[4] => pc_delayed[4].DATAIN
pc[5] => pc_delayed[5].DATAIN
pc[6] => pc_delayed[6].DATAIN
pc[7] => pc_delayed[7].DATAIN
pc[8] => pc_delayed[8].DATAIN
pc[9] => pc_delayed[9].DATAIN
pc[10] => pc_delayed[10].DATAIN
pc[11] => pc_delayed[11].DATAIN
pc[12] => pc_delayed[12].DATAIN
pc[13] => pc_delayed[13].DATAIN
pc[14] => pc_delayed[14].DATAIN
pc[15] => pc_delayed[15].DATAIN
pc[16] => pc_delayed[16].DATAIN
pc[17] => pc_delayed[17].DATAIN
pc[18] => pc_delayed[18].DATAIN
pc[19] => pc_delayed[19].DATAIN
pc[20] => pc_delayed[20].DATAIN
pc[21] => pc_delayed[21].DATAIN
pc[22] => pc_delayed[22].DATAIN
pc[23] => pc_delayed[23].DATAIN
pc[24] => pc_delayed[24].DATAIN
pc[25] => pc_delayed[25].DATAIN
pc[26] => pc_delayed[26].DATAIN
pc[27] => pc_delayed[27].DATAIN
pc[28] => pc_delayed[28].DATAIN
pc[29] => pc_delayed[29].DATAIN
pc[30] => pc_delayed[30].DATAIN
pc[31] => pc_delayed[31].DATAIN
imm[0] => Mux30.IN2
imm[1] => Mux29.IN2
imm[2] => Mux28.IN2
imm[3] => Mux27.IN2
imm[4] => Mux26.IN2
imm[5] => Mux25.IN2
imm[6] => Mux24.IN2
imm[7] => Mux23.IN2
imm[8] => Mux22.IN2
imm[9] => Mux21.IN2
imm[10] => Mux20.IN2
imm[11] => Mux19.IN5
imm[11] => Mux0.IN3
imm[11] => Mux1.IN4
imm[11] => Mux2.IN4
imm[11] => Mux3.IN4
imm[11] => Mux4.IN4
imm[11] => Mux5.IN4
imm[11] => Mux6.IN4
imm[11] => Mux7.IN4
imm[11] => Mux8.IN4
imm[11] => Mux9.IN4
imm[11] => Mux10.IN4
imm[11] => Mux11.IN4
imm[11] => Mux12.IN5
imm[11] => Mux13.IN5
imm[11] => Mux14.IN5
imm[11] => Mux15.IN5
imm[11] => Mux16.IN5
imm[11] => Mux17.IN5
imm[11] => Mux18.IN5
imm_U_J[0] => Mux19.IN2
imm_U_J[0] => Mux30.IN3
imm_U_J[1] => Mux18.IN2
imm_U_J[1] => Mux29.IN3
imm_U_J[2] => Mux17.IN2
imm_U_J[2] => Mux28.IN3
imm_U_J[3] => Mux16.IN2
imm_U_J[3] => Mux27.IN3
imm_U_J[4] => Mux15.IN2
imm_U_J[4] => Mux26.IN3
imm_U_J[5] => Mux14.IN2
imm_U_J[5] => Mux25.IN3
imm_U_J[6] => Mux13.IN2
imm_U_J[6] => Mux24.IN3
imm_U_J[7] => Mux12.IN2
imm_U_J[7] => Mux23.IN3
imm_U_J[8] => Mux11.IN1
imm_U_J[8] => Mux22.IN3
imm_U_J[9] => Mux10.IN1
imm_U_J[9] => Mux21.IN3
imm_U_J[10] => Mux9.IN1
imm_U_J[10] => Mux20.IN3
imm_U_J[11] => Mux8.IN1
imm_U_J[11] => Mux19.IN1
imm_U_J[12] => Mux7.IN1
imm_U_J[12] => Mux18.IN1
imm_U_J[13] => Mux6.IN1
imm_U_J[13] => Mux17.IN1
imm_U_J[14] => Mux5.IN1
imm_U_J[14] => Mux16.IN1
imm_U_J[15] => Mux4.IN1
imm_U_J[15] => Mux15.IN1
imm_U_J[16] => Mux3.IN1
imm_U_J[16] => Mux14.IN1
imm_U_J[17] => Mux2.IN1
imm_U_J[17] => Mux13.IN1
imm_U_J[18] => Mux1.IN1
imm_U_J[18] => Mux12.IN1
imm_U_J[19] => Mux0.IN4
imm_U_J[19] => Mux11.IN5
imm_U_J[19] => Mux0.IN5
imm_U_J[19] => Mux1.IN5
imm_U_J[19] => Mux2.IN5
imm_U_J[19] => Mux3.IN5
imm_U_J[19] => Mux4.IN5
imm_U_J[19] => Mux5.IN5
imm_U_J[19] => Mux6.IN5
imm_U_J[19] => Mux7.IN5
imm_U_J[19] => Mux8.IN5
imm_U_J[19] => Mux9.IN5
imm_U_J[19] => Mux10.IN5
imm_en[0] => Mux0.IN2
imm_en[0] => Mux1.IN3
imm_en[0] => Mux2.IN3
imm_en[0] => Mux3.IN3
imm_en[0] => Mux4.IN3
imm_en[0] => Mux5.IN3
imm_en[0] => Mux6.IN3
imm_en[0] => Mux7.IN3
imm_en[0] => Mux8.IN3
imm_en[0] => Mux9.IN3
imm_en[0] => Mux10.IN3
imm_en[0] => Mux11.IN3
imm_en[0] => Mux12.IN4
imm_en[0] => Mux13.IN4
imm_en[0] => Mux14.IN4
imm_en[0] => Mux15.IN4
imm_en[0] => Mux16.IN4
imm_en[0] => Mux17.IN4
imm_en[0] => Mux18.IN4
imm_en[0] => Mux19.IN4
imm_en[0] => Mux20.IN5
imm_en[0] => Mux21.IN5
imm_en[0] => Mux22.IN5
imm_en[0] => Mux23.IN5
imm_en[0] => Mux24.IN5
imm_en[0] => Mux25.IN5
imm_en[0] => Mux26.IN5
imm_en[0] => Mux27.IN5
imm_en[0] => Mux28.IN5
imm_en[0] => Mux29.IN5
imm_en[0] => Mux30.IN5
imm_en[1] => Mux0.IN1
imm_en[1] => Mux1.IN2
imm_en[1] => Mux2.IN2
imm_en[1] => Mux3.IN2
imm_en[1] => Mux4.IN2
imm_en[1] => Mux5.IN2
imm_en[1] => Mux6.IN2
imm_en[1] => Mux7.IN2
imm_en[1] => Mux8.IN2
imm_en[1] => Mux9.IN2
imm_en[1] => Mux10.IN2
imm_en[1] => Mux11.IN2
imm_en[1] => Mux12.IN3
imm_en[1] => Mux13.IN3
imm_en[1] => Mux14.IN3
imm_en[1] => Mux15.IN3
imm_en[1] => Mux16.IN3
imm_en[1] => Mux17.IN3
imm_en[1] => Mux18.IN3
imm_en[1] => Mux19.IN3
imm_en[1] => Mux20.IN4
imm_en[1] => Mux21.IN4
imm_en[1] => Mux22.IN4
imm_en[1] => Mux23.IN4
imm_en[1] => Mux24.IN4
imm_en[1] => Mux25.IN4
imm_en[1] => Mux26.IN4
imm_en[1] => Mux27.IN4
imm_en[1] => Mux28.IN4
imm_en[1] => Mux29.IN4
imm_en[1] => Mux30.IN4
pc_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|pc_top_level:pc_top|jalr_adder:j_adder
clk => imm_delayed[0].CLK
clk => imm_delayed[1].CLK
clk => imm_delayed[2].CLK
clk => imm_delayed[3].CLK
clk => imm_delayed[4].CLK
clk => imm_delayed[5].CLK
clk => imm_delayed[6].CLK
clk => imm_delayed[7].CLK
clk => imm_delayed[8].CLK
clk => imm_delayed[9].CLK
clk => imm_delayed[10].CLK
clk => imm_delayed[11].CLK
register_value[0] => Add0.IN32
register_value[1] => Add0.IN31
register_value[2] => Add0.IN30
register_value[3] => Add0.IN29
register_value[4] => Add0.IN28
register_value[5] => Add0.IN27
register_value[6] => Add0.IN26
register_value[7] => Add0.IN25
register_value[8] => Add0.IN24
register_value[9] => Add0.IN23
register_value[10] => Add0.IN22
register_value[11] => Add0.IN21
register_value[12] => Add0.IN20
register_value[13] => Add0.IN19
register_value[14] => Add0.IN18
register_value[15] => Add0.IN17
register_value[16] => Add0.IN16
register_value[17] => Add0.IN15
register_value[18] => Add0.IN14
register_value[19] => Add0.IN13
register_value[20] => Add0.IN12
register_value[21] => Add0.IN11
register_value[22] => Add0.IN10
register_value[23] => Add0.IN9
register_value[24] => Add0.IN8
register_value[25] => Add0.IN7
register_value[26] => Add0.IN6
register_value[27] => Add0.IN5
register_value[28] => Add0.IN4
register_value[29] => Add0.IN3
register_value[30] => Add0.IN2
register_value[31] => Add0.IN1
imm[0] => imm_delayed[0].DATAIN
imm[1] => imm_delayed[1].DATAIN
imm[2] => imm_delayed[2].DATAIN
imm[3] => imm_delayed[3].DATAIN
imm[4] => imm_delayed[4].DATAIN
imm[5] => imm_delayed[5].DATAIN
imm[6] => imm_delayed[6].DATAIN
imm[7] => imm_delayed[7].DATAIN
imm[8] => imm_delayed[8].DATAIN
imm[9] => imm_delayed[9].DATAIN
imm[10] => imm_delayed[10].DATAIN
imm[11] => imm_delayed[11].DATAIN
jalr_output[0] <= <GND>
jalr_output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jalr_output[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|pc_top_level:pc_top|pc_mux:p_mux
clk => address_from_jalr_temp[0].CLK
clk => address_from_jalr_temp[1].CLK
clk => address_from_jalr_temp[2].CLK
clk => address_from_jalr_temp[3].CLK
clk => address_from_jalr_temp[4].CLK
clk => address_from_jalr_temp[5].CLK
clk => address_from_jalr_temp[6].CLK
clk => address_from_jalr_temp[7].CLK
clk => address_from_jalr_temp[8].CLK
clk => address_from_jalr_temp[9].CLK
clk => address_from_jalr_temp[10].CLK
clk => address_from_jalr_temp[11].CLK
clk => address_from_jalr_temp[12].CLK
clk => address_from_jalr_temp[13].CLK
clk => address_from_jalr_temp[14].CLK
clk => address_from_jalr_temp[15].CLK
clk => address_from_jalr_temp[16].CLK
clk => address_from_jalr_temp[17].CLK
clk => address_from_jalr_temp[18].CLK
clk => address_from_jalr_temp[19].CLK
clk => address_from_jalr_temp[20].CLK
clk => address_from_jalr_temp[21].CLK
clk => address_from_jalr_temp[22].CLK
clk => address_from_jalr_temp[23].CLK
clk => address_from_jalr_temp[24].CLK
clk => address_from_jalr_temp[25].CLK
clk => address_from_jalr_temp[26].CLK
clk => address_from_jalr_temp[27].CLK
clk => address_from_jalr_temp[28].CLK
clk => address_from_jalr_temp[29].CLK
clk => address_from_jalr_temp[30].CLK
clk => address_from_jalr_temp[31].CLK
clk => address_from_branch_temp_2[0].CLK
clk => address_from_branch_temp_2[1].CLK
clk => address_from_branch_temp_2[2].CLK
clk => address_from_branch_temp_2[3].CLK
clk => address_from_branch_temp_2[4].CLK
clk => address_from_branch_temp_2[5].CLK
clk => address_from_branch_temp_2[6].CLK
clk => address_from_branch_temp_2[7].CLK
clk => address_from_branch_temp_2[8].CLK
clk => address_from_branch_temp_2[9].CLK
clk => address_from_branch_temp_2[10].CLK
clk => address_from_branch_temp_2[11].CLK
clk => address_from_branch_temp_2[12].CLK
clk => address_from_branch_temp_2[13].CLK
clk => address_from_branch_temp_2[14].CLK
clk => address_from_branch_temp_2[15].CLK
clk => address_from_branch_temp_2[16].CLK
clk => address_from_branch_temp_2[17].CLK
clk => address_from_branch_temp_2[18].CLK
clk => address_from_branch_temp_2[19].CLK
clk => address_from_branch_temp_2[20].CLK
clk => address_from_branch_temp_2[21].CLK
clk => address_from_branch_temp_2[22].CLK
clk => address_from_branch_temp_2[23].CLK
clk => address_from_branch_temp_2[24].CLK
clk => address_from_branch_temp_2[25].CLK
clk => address_from_branch_temp_2[26].CLK
clk => address_from_branch_temp_2[27].CLK
clk => address_from_branch_temp_2[28].CLK
clk => address_from_branch_temp_2[29].CLK
clk => address_from_branch_temp_2[30].CLK
clk => address_from_branch_temp_2[31].CLK
clk => address_from_branch_temp_1[0].CLK
clk => address_from_branch_temp_1[1].CLK
clk => address_from_branch_temp_1[2].CLK
clk => address_from_branch_temp_1[3].CLK
clk => address_from_branch_temp_1[4].CLK
clk => address_from_branch_temp_1[5].CLK
clk => address_from_branch_temp_1[6].CLK
clk => address_from_branch_temp_1[7].CLK
clk => address_from_branch_temp_1[8].CLK
clk => address_from_branch_temp_1[9].CLK
clk => address_from_branch_temp_1[10].CLK
clk => address_from_branch_temp_1[11].CLK
clk => address_from_branch_temp_1[12].CLK
clk => address_from_branch_temp_1[13].CLK
clk => address_from_branch_temp_1[14].CLK
clk => address_from_branch_temp_1[15].CLK
clk => address_from_branch_temp_1[16].CLK
clk => address_from_branch_temp_1[17].CLK
clk => address_from_branch_temp_1[18].CLK
clk => address_from_branch_temp_1[19].CLK
clk => address_from_branch_temp_1[20].CLK
clk => address_from_branch_temp_1[21].CLK
clk => address_from_branch_temp_1[22].CLK
clk => address_from_branch_temp_1[23].CLK
clk => address_from_branch_temp_1[24].CLK
clk => address_from_branch_temp_1[25].CLK
clk => address_from_branch_temp_1[26].CLK
clk => address_from_branch_temp_1[27].CLK
clk => address_from_branch_temp_1[28].CLK
clk => address_from_branch_temp_1[29].CLK
clk => address_from_branch_temp_1[30].CLK
clk => address_from_branch_temp_1[31].CLK
clk => address_from_increment_temp_3[0].CLK
clk => address_from_increment_temp_3[1].CLK
clk => address_from_increment_temp_3[2].CLK
clk => address_from_increment_temp_3[3].CLK
clk => address_from_increment_temp_3[4].CLK
clk => address_from_increment_temp_3[5].CLK
clk => address_from_increment_temp_3[6].CLK
clk => address_from_increment_temp_3[7].CLK
clk => address_from_increment_temp_3[8].CLK
clk => address_from_increment_temp_3[9].CLK
clk => address_from_increment_temp_3[10].CLK
clk => address_from_increment_temp_3[11].CLK
clk => address_from_increment_temp_3[12].CLK
clk => address_from_increment_temp_3[13].CLK
clk => address_from_increment_temp_3[14].CLK
clk => address_from_increment_temp_3[15].CLK
clk => address_from_increment_temp_3[16].CLK
clk => address_from_increment_temp_3[17].CLK
clk => address_from_increment_temp_3[18].CLK
clk => address_from_increment_temp_3[19].CLK
clk => address_from_increment_temp_3[20].CLK
clk => address_from_increment_temp_3[21].CLK
clk => address_from_increment_temp_3[22].CLK
clk => address_from_increment_temp_3[23].CLK
clk => address_from_increment_temp_3[24].CLK
clk => address_from_increment_temp_3[25].CLK
clk => address_from_increment_temp_3[26].CLK
clk => address_from_increment_temp_3[27].CLK
clk => address_from_increment_temp_3[28].CLK
clk => address_from_increment_temp_3[29].CLK
clk => address_from_increment_temp_3[30].CLK
clk => address_from_increment_temp_3[31].CLK
clk => address_from_increment_temp_2[0].CLK
clk => address_from_increment_temp_2[1].CLK
clk => address_from_increment_temp_2[2].CLK
clk => address_from_increment_temp_2[3].CLK
clk => address_from_increment_temp_2[4].CLK
clk => address_from_increment_temp_2[5].CLK
clk => address_from_increment_temp_2[6].CLK
clk => address_from_increment_temp_2[7].CLK
clk => address_from_increment_temp_2[8].CLK
clk => address_from_increment_temp_2[9].CLK
clk => address_from_increment_temp_2[10].CLK
clk => address_from_increment_temp_2[11].CLK
clk => address_from_increment_temp_2[12].CLK
clk => address_from_increment_temp_2[13].CLK
clk => address_from_increment_temp_2[14].CLK
clk => address_from_increment_temp_2[15].CLK
clk => address_from_increment_temp_2[16].CLK
clk => address_from_increment_temp_2[17].CLK
clk => address_from_increment_temp_2[18].CLK
clk => address_from_increment_temp_2[19].CLK
clk => address_from_increment_temp_2[20].CLK
clk => address_from_increment_temp_2[21].CLK
clk => address_from_increment_temp_2[22].CLK
clk => address_from_increment_temp_2[23].CLK
clk => address_from_increment_temp_2[24].CLK
clk => address_from_increment_temp_2[25].CLK
clk => address_from_increment_temp_2[26].CLK
clk => address_from_increment_temp_2[27].CLK
clk => address_from_increment_temp_2[28].CLK
clk => address_from_increment_temp_2[29].CLK
clk => address_from_increment_temp_2[30].CLK
clk => address_from_increment_temp_2[31].CLK
clk => address_from_increment_temp_1[0].CLK
clk => address_from_increment_temp_1[1].CLK
clk => address_from_increment_temp_1[2].CLK
clk => address_from_increment_temp_1[3].CLK
clk => address_from_increment_temp_1[4].CLK
clk => address_from_increment_temp_1[5].CLK
clk => address_from_increment_temp_1[6].CLK
clk => address_from_increment_temp_1[7].CLK
clk => address_from_increment_temp_1[8].CLK
clk => address_from_increment_temp_1[9].CLK
clk => address_from_increment_temp_1[10].CLK
clk => address_from_increment_temp_1[11].CLK
clk => address_from_increment_temp_1[12].CLK
clk => address_from_increment_temp_1[13].CLK
clk => address_from_increment_temp_1[14].CLK
clk => address_from_increment_temp_1[15].CLK
clk => address_from_increment_temp_1[16].CLK
clk => address_from_increment_temp_1[17].CLK
clk => address_from_increment_temp_1[18].CLK
clk => address_from_increment_temp_1[19].CLK
clk => address_from_increment_temp_1[20].CLK
clk => address_from_increment_temp_1[21].CLK
clk => address_from_increment_temp_1[22].CLK
clk => address_from_increment_temp_1[23].CLK
clk => address_from_increment_temp_1[24].CLK
clk => address_from_increment_temp_1[25].CLK
clk => address_from_increment_temp_1[26].CLK
clk => address_from_increment_temp_1[27].CLK
clk => address_from_increment_temp_1[28].CLK
clk => address_from_increment_temp_1[29].CLK
clk => address_from_increment_temp_1[30].CLK
clk => address_from_increment_temp_1[31].CLK
clk => jalr_branch_temp_2.CLK
clk => jalr_branch_temp_1.CLK
clk => control_branch_temp_2.CLK
clk => control_branch_temp_1.CLK
address_from_increment[0] => address_from_increment_temp_1[0].DATAIN
address_from_increment[1] => address_from_increment_temp_1[1].DATAIN
address_from_increment[2] => address_from_increment_temp_1[2].DATAIN
address_from_increment[3] => address_from_increment_temp_1[3].DATAIN
address_from_increment[4] => address_from_increment_temp_1[4].DATAIN
address_from_increment[5] => address_from_increment_temp_1[5].DATAIN
address_from_increment[6] => address_from_increment_temp_1[6].DATAIN
address_from_increment[7] => address_from_increment_temp_1[7].DATAIN
address_from_increment[8] => address_from_increment_temp_1[8].DATAIN
address_from_increment[9] => address_from_increment_temp_1[9].DATAIN
address_from_increment[10] => address_from_increment_temp_1[10].DATAIN
address_from_increment[11] => address_from_increment_temp_1[11].DATAIN
address_from_increment[12] => address_from_increment_temp_1[12].DATAIN
address_from_increment[13] => address_from_increment_temp_1[13].DATAIN
address_from_increment[14] => address_from_increment_temp_1[14].DATAIN
address_from_increment[15] => address_from_increment_temp_1[15].DATAIN
address_from_increment[16] => address_from_increment_temp_1[16].DATAIN
address_from_increment[17] => address_from_increment_temp_1[17].DATAIN
address_from_increment[18] => address_from_increment_temp_1[18].DATAIN
address_from_increment[19] => address_from_increment_temp_1[19].DATAIN
address_from_increment[20] => address_from_increment_temp_1[20].DATAIN
address_from_increment[21] => address_from_increment_temp_1[21].DATAIN
address_from_increment[22] => address_from_increment_temp_1[22].DATAIN
address_from_increment[23] => address_from_increment_temp_1[23].DATAIN
address_from_increment[24] => address_from_increment_temp_1[24].DATAIN
address_from_increment[25] => address_from_increment_temp_1[25].DATAIN
address_from_increment[26] => address_from_increment_temp_1[26].DATAIN
address_from_increment[27] => address_from_increment_temp_1[27].DATAIN
address_from_increment[28] => address_from_increment_temp_1[28].DATAIN
address_from_increment[29] => address_from_increment_temp_1[29].DATAIN
address_from_increment[30] => address_from_increment_temp_1[30].DATAIN
address_from_increment[31] => address_from_increment_temp_1[31].DATAIN
address_from_branch[0] => address_from_branch_temp_1[0].DATAIN
address_from_branch[1] => address_from_branch_temp_1[1].DATAIN
address_from_branch[2] => address_from_branch_temp_1[2].DATAIN
address_from_branch[3] => address_from_branch_temp_1[3].DATAIN
address_from_branch[4] => address_from_branch_temp_1[4].DATAIN
address_from_branch[5] => address_from_branch_temp_1[5].DATAIN
address_from_branch[6] => address_from_branch_temp_1[6].DATAIN
address_from_branch[7] => address_from_branch_temp_1[7].DATAIN
address_from_branch[8] => address_from_branch_temp_1[8].DATAIN
address_from_branch[9] => address_from_branch_temp_1[9].DATAIN
address_from_branch[10] => address_from_branch_temp_1[10].DATAIN
address_from_branch[11] => address_from_branch_temp_1[11].DATAIN
address_from_branch[12] => address_from_branch_temp_1[12].DATAIN
address_from_branch[13] => address_from_branch_temp_1[13].DATAIN
address_from_branch[14] => address_from_branch_temp_1[14].DATAIN
address_from_branch[15] => address_from_branch_temp_1[15].DATAIN
address_from_branch[16] => address_from_branch_temp_1[16].DATAIN
address_from_branch[17] => address_from_branch_temp_1[17].DATAIN
address_from_branch[18] => address_from_branch_temp_1[18].DATAIN
address_from_branch[19] => address_from_branch_temp_1[19].DATAIN
address_from_branch[20] => address_from_branch_temp_1[20].DATAIN
address_from_branch[21] => address_from_branch_temp_1[21].DATAIN
address_from_branch[22] => address_from_branch_temp_1[22].DATAIN
address_from_branch[23] => address_from_branch_temp_1[23].DATAIN
address_from_branch[24] => address_from_branch_temp_1[24].DATAIN
address_from_branch[25] => address_from_branch_temp_1[25].DATAIN
address_from_branch[26] => address_from_branch_temp_1[26].DATAIN
address_from_branch[27] => address_from_branch_temp_1[27].DATAIN
address_from_branch[28] => address_from_branch_temp_1[28].DATAIN
address_from_branch[29] => address_from_branch_temp_1[29].DATAIN
address_from_branch[30] => address_from_branch_temp_1[30].DATAIN
address_from_branch[31] => address_from_branch_temp_1[31].DATAIN
address_from_jalr[0] => address_from_jalr_temp[0].DATAIN
address_from_jalr[1] => address_from_jalr_temp[1].DATAIN
address_from_jalr[2] => address_from_jalr_temp[2].DATAIN
address_from_jalr[3] => address_from_jalr_temp[3].DATAIN
address_from_jalr[4] => address_from_jalr_temp[4].DATAIN
address_from_jalr[5] => address_from_jalr_temp[5].DATAIN
address_from_jalr[6] => address_from_jalr_temp[6].DATAIN
address_from_jalr[7] => address_from_jalr_temp[7].DATAIN
address_from_jalr[8] => address_from_jalr_temp[8].DATAIN
address_from_jalr[9] => address_from_jalr_temp[9].DATAIN
address_from_jalr[10] => address_from_jalr_temp[10].DATAIN
address_from_jalr[11] => address_from_jalr_temp[11].DATAIN
address_from_jalr[12] => address_from_jalr_temp[12].DATAIN
address_from_jalr[13] => address_from_jalr_temp[13].DATAIN
address_from_jalr[14] => address_from_jalr_temp[14].DATAIN
address_from_jalr[15] => address_from_jalr_temp[15].DATAIN
address_from_jalr[16] => address_from_jalr_temp[16].DATAIN
address_from_jalr[17] => address_from_jalr_temp[17].DATAIN
address_from_jalr[18] => address_from_jalr_temp[18].DATAIN
address_from_jalr[19] => address_from_jalr_temp[19].DATAIN
address_from_jalr[20] => address_from_jalr_temp[20].DATAIN
address_from_jalr[21] => address_from_jalr_temp[21].DATAIN
address_from_jalr[22] => address_from_jalr_temp[22].DATAIN
address_from_jalr[23] => address_from_jalr_temp[23].DATAIN
address_from_jalr[24] => address_from_jalr_temp[24].DATAIN
address_from_jalr[25] => address_from_jalr_temp[25].DATAIN
address_from_jalr[26] => address_from_jalr_temp[26].DATAIN
address_from_jalr[27] => address_from_jalr_temp[27].DATAIN
address_from_jalr[28] => address_from_jalr_temp[28].DATAIN
address_from_jalr[29] => address_from_jalr_temp[29].DATAIN
address_from_jalr[30] => address_from_jalr_temp[30].DATAIN
address_from_jalr[31] => address_from_jalr_temp[31].DATAIN
alu_branch => always1.IN1
alu_branch => always1.IN1
control_branch => control_branch_temp_1.DATAIN
jalr_branch => jalr_branch_temp_1.DATAIN
pc_out[0] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE


|top|instruction_memory:inst_mem
clk => instruction[0]~reg0.CLK
clk => instruction[1]~reg0.CLK
clk => instruction[2]~reg0.CLK
clk => instruction[3]~reg0.CLK
clk => instruction[4]~reg0.CLK
clk => instruction[5]~reg0.CLK
clk => instruction[6]~reg0.CLK
clk => instruction[7]~reg0.CLK
clk => instruction[8]~reg0.CLK
clk => instruction[9]~reg0.CLK
clk => instruction[10]~reg0.CLK
clk => instruction[11]~reg0.CLK
clk => instruction[12]~reg0.CLK
clk => instruction[13]~reg0.CLK
clk => instruction[14]~reg0.CLK
clk => instruction[15]~reg0.CLK
clk => instruction[16]~reg0.CLK
clk => instruction[17]~reg0.CLK
clk => instruction[18]~reg0.CLK
clk => instruction[19]~reg0.CLK
clk => instruction[20]~reg0.CLK
clk => instruction[21]~reg0.CLK
clk => instruction[22]~reg0.CLK
clk => instruction[23]~reg0.CLK
clk => instruction[24]~reg0.CLK
clk => instruction[25]~reg0.CLK
clk => instruction[26]~reg0.CLK
clk => instruction[27]~reg0.CLK
clk => instruction[28]~reg0.CLK
clk => instruction[29]~reg0.CLK
clk => instruction[30]~reg0.CLK
clk => instruction[31]~reg0.CLK
reset => ~NO_FANOUT~
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => instruction_memory.RADDR
address[3] => instruction_memory.RADDR1
address[4] => instruction_memory.RADDR2
address[5] => instruction_memory.RADDR3
address[6] => instruction_memory.RADDR4
address[7] => instruction_memory.RADDR5
address[8] => instruction_memory.RADDR6
address[9] => instruction_memory.RADDR7
address[10] => instruction_memory.RADDR8
address[11] => instruction_memory.RADDR9
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|if_id:stage1
clk => if_id_instruction[0]~reg0.CLK
clk => if_id_instruction[1]~reg0.CLK
clk => if_id_instruction[2]~reg0.CLK
clk => if_id_instruction[3]~reg0.CLK
clk => if_id_instruction[4]~reg0.CLK
clk => if_id_instruction[5]~reg0.CLK
clk => if_id_instruction[6]~reg0.CLK
clk => if_id_instruction[7]~reg0.CLK
clk => if_id_instruction[8]~reg0.CLK
clk => if_id_instruction[9]~reg0.CLK
clk => if_id_instruction[10]~reg0.CLK
clk => if_id_instruction[11]~reg0.CLK
clk => if_id_instruction[12]~reg0.CLK
clk => if_id_instruction[13]~reg0.CLK
clk => if_id_instruction[14]~reg0.CLK
clk => if_id_instruction[15]~reg0.CLK
clk => if_id_instruction[16]~reg0.CLK
clk => if_id_instruction[17]~reg0.CLK
clk => if_id_instruction[18]~reg0.CLK
clk => if_id_instruction[19]~reg0.CLK
clk => if_id_instruction[20]~reg0.CLK
clk => if_id_instruction[21]~reg0.CLK
clk => if_id_instruction[22]~reg0.CLK
clk => if_id_instruction[23]~reg0.CLK
clk => if_id_instruction[24]~reg0.CLK
clk => if_id_instruction[25]~reg0.CLK
clk => if_id_instruction[26]~reg0.CLK
clk => if_id_instruction[27]~reg0.CLK
clk => if_id_instruction[28]~reg0.CLK
clk => if_id_instruction[29]~reg0.CLK
clk => if_id_instruction[30]~reg0.CLK
clk => if_id_instruction[31]~reg0.CLK
clk => if_id_pc[0]~reg0.CLK
clk => if_id_pc[1]~reg0.CLK
clk => if_id_pc[2]~reg0.CLK
clk => if_id_pc[3]~reg0.CLK
clk => if_id_pc[4]~reg0.CLK
clk => if_id_pc[5]~reg0.CLK
clk => if_id_pc[6]~reg0.CLK
clk => if_id_pc[7]~reg0.CLK
clk => if_id_pc[8]~reg0.CLK
clk => if_id_pc[9]~reg0.CLK
clk => if_id_pc[10]~reg0.CLK
clk => if_id_pc[11]~reg0.CLK
clk => if_id_pc[12]~reg0.CLK
clk => if_id_pc[13]~reg0.CLK
clk => if_id_pc[14]~reg0.CLK
clk => if_id_pc[15]~reg0.CLK
clk => if_id_pc[16]~reg0.CLK
clk => if_id_pc[17]~reg0.CLK
clk => if_id_pc[18]~reg0.CLK
clk => if_id_pc[19]~reg0.CLK
clk => if_id_pc[20]~reg0.CLK
clk => if_id_pc[21]~reg0.CLK
clk => if_id_pc[22]~reg0.CLK
clk => if_id_pc[23]~reg0.CLK
clk => if_id_pc[24]~reg0.CLK
clk => if_id_pc[25]~reg0.CLK
clk => if_id_pc[26]~reg0.CLK
clk => if_id_pc[27]~reg0.CLK
clk => if_id_pc[28]~reg0.CLK
clk => if_id_pc[29]~reg0.CLK
clk => if_id_pc[30]~reg0.CLK
clk => if_id_pc[31]~reg0.CLK
reset => ~NO_FANOUT~
address[0] => if_id_pc[0]~reg0.DATAIN
address[1] => if_id_pc[1]~reg0.DATAIN
address[2] => if_id_pc[2]~reg0.DATAIN
address[3] => if_id_pc[3]~reg0.DATAIN
address[4] => if_id_pc[4]~reg0.DATAIN
address[5] => if_id_pc[5]~reg0.DATAIN
address[6] => if_id_pc[6]~reg0.DATAIN
address[7] => if_id_pc[7]~reg0.DATAIN
address[8] => if_id_pc[8]~reg0.DATAIN
address[9] => if_id_pc[9]~reg0.DATAIN
address[10] => if_id_pc[10]~reg0.DATAIN
address[11] => if_id_pc[11]~reg0.DATAIN
address[12] => if_id_pc[12]~reg0.DATAIN
address[13] => if_id_pc[13]~reg0.DATAIN
address[14] => if_id_pc[14]~reg0.DATAIN
address[15] => if_id_pc[15]~reg0.DATAIN
address[16] => if_id_pc[16]~reg0.DATAIN
address[17] => if_id_pc[17]~reg0.DATAIN
address[18] => if_id_pc[18]~reg0.DATAIN
address[19] => if_id_pc[19]~reg0.DATAIN
address[20] => if_id_pc[20]~reg0.DATAIN
address[21] => if_id_pc[21]~reg0.DATAIN
address[22] => if_id_pc[22]~reg0.DATAIN
address[23] => if_id_pc[23]~reg0.DATAIN
address[24] => if_id_pc[24]~reg0.DATAIN
address[25] => if_id_pc[25]~reg0.DATAIN
address[26] => if_id_pc[26]~reg0.DATAIN
address[27] => if_id_pc[27]~reg0.DATAIN
address[28] => if_id_pc[28]~reg0.DATAIN
address[29] => if_id_pc[29]~reg0.DATAIN
address[30] => if_id_pc[30]~reg0.DATAIN
address[31] => if_id_pc[31]~reg0.DATAIN
instruction[0] => if_id_instruction[0]~reg0.DATAIN
instruction[1] => if_id_instruction[1]~reg0.DATAIN
instruction[2] => if_id_instruction[2]~reg0.DATAIN
instruction[3] => if_id_instruction[3]~reg0.DATAIN
instruction[4] => if_id_instruction[4]~reg0.DATAIN
instruction[5] => if_id_instruction[5]~reg0.DATAIN
instruction[6] => if_id_instruction[6]~reg0.DATAIN
instruction[7] => if_id_instruction[7]~reg0.DATAIN
instruction[8] => if_id_instruction[8]~reg0.DATAIN
instruction[9] => if_id_instruction[9]~reg0.DATAIN
instruction[10] => if_id_instruction[10]~reg0.DATAIN
instruction[11] => if_id_instruction[11]~reg0.DATAIN
instruction[12] => if_id_instruction[12]~reg0.DATAIN
instruction[13] => if_id_instruction[13]~reg0.DATAIN
instruction[14] => if_id_instruction[14]~reg0.DATAIN
instruction[15] => if_id_instruction[15]~reg0.DATAIN
instruction[16] => if_id_instruction[16]~reg0.DATAIN
instruction[17] => if_id_instruction[17]~reg0.DATAIN
instruction[18] => if_id_instruction[18]~reg0.DATAIN
instruction[19] => if_id_instruction[19]~reg0.DATAIN
instruction[20] => if_id_instruction[20]~reg0.DATAIN
instruction[21] => if_id_instruction[21]~reg0.DATAIN
instruction[22] => if_id_instruction[22]~reg0.DATAIN
instruction[23] => if_id_instruction[23]~reg0.DATAIN
instruction[24] => if_id_instruction[24]~reg0.DATAIN
instruction[25] => if_id_instruction[25]~reg0.DATAIN
instruction[26] => if_id_instruction[26]~reg0.DATAIN
instruction[27] => if_id_instruction[27]~reg0.DATAIN
instruction[28] => if_id_instruction[28]~reg0.DATAIN
instruction[29] => if_id_instruction[29]~reg0.DATAIN
instruction[30] => if_id_instruction[30]~reg0.DATAIN
instruction[31] => if_id_instruction[31]~reg0.DATAIN
if_id_pc[0] <= if_id_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[1] <= if_id_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[2] <= if_id_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[3] <= if_id_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[4] <= if_id_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[5] <= if_id_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[6] <= if_id_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[7] <= if_id_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[8] <= if_id_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[9] <= if_id_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[10] <= if_id_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[11] <= if_id_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[12] <= if_id_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[13] <= if_id_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[14] <= if_id_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[15] <= if_id_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[16] <= if_id_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[17] <= if_id_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[18] <= if_id_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[19] <= if_id_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[20] <= if_id_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[21] <= if_id_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[22] <= if_id_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[23] <= if_id_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[24] <= if_id_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[25] <= if_id_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[26] <= if_id_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[27] <= if_id_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[28] <= if_id_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[29] <= if_id_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[30] <= if_id_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_pc[31] <= if_id_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[0] <= if_id_instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[1] <= if_id_instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[2] <= if_id_instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[3] <= if_id_instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[4] <= if_id_instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[5] <= if_id_instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[6] <= if_id_instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[7] <= if_id_instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[8] <= if_id_instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[9] <= if_id_instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[10] <= if_id_instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[11] <= if_id_instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[12] <= if_id_instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[13] <= if_id_instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[14] <= if_id_instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[15] <= if_id_instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[16] <= if_id_instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[17] <= if_id_instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[18] <= if_id_instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[19] <= if_id_instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[20] <= if_id_instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[21] <= if_id_instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[22] <= if_id_instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[23] <= if_id_instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[24] <= if_id_instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[25] <= if_id_instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[26] <= if_id_instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[27] <= if_id_instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[28] <= if_id_instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[29] <= if_id_instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[30] <= if_id_instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
if_id_instruction[31] <= if_id_instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|control_signal:control
instruction[0] => instruction[0].IN1
instruction[1] => instruction[1].IN1
instruction[2] => instruction[2].IN1
instruction[3] => instruction[3].IN1
instruction[4] => instruction[4].IN1
instruction[5] => instruction[5].IN1
instruction[6] => instruction[6].IN1
instruction[7] => instruction[7].IN1
instruction[8] => instruction[8].IN1
instruction[9] => instruction[9].IN1
instruction[10] => instruction[10].IN1
instruction[11] => instruction[11].IN1
instruction[12] => instruction[12].IN1
instruction[13] => instruction[13].IN1
instruction[14] => instruction[14].IN1
instruction[15] => instruction[15].IN1
instruction[16] => instruction[16].IN1
instruction[17] => instruction[17].IN1
instruction[18] => instruction[18].IN1
instruction[19] => instruction[19].IN1
instruction[20] => instruction[20].IN1
instruction[21] => instruction[21].IN1
instruction[22] => instruction[22].IN1
instruction[23] => instruction[23].IN1
instruction[24] => instruction[24].IN1
instruction[25] => instruction[25].IN1
instruction[26] => instruction[26].IN1
instruction[27] => instruction[27].IN1
instruction[28] => instruction[28].IN1
instruction[29] => instruction[29].IN1
instruction[30] => instruction[30].IN1
instruction[31] => instruction[31].IN1
mem_read <= Decoder4.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= Decoder4.DB_MAX_OUTPUT_PORT_TYPE
reg_write[0] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
reg_write[1] <= Decoder4.DB_MAX_OUTPUT_PORT_TYPE
data_mem_signed <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
control_branch <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
jalr_branch <= Decoder4.DB_MAX_OUTPUT_PORT_TYPE
alu_signal[0] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
alu_signal[1] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
alu_signal[2] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
alu_signal[3] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
alu_signal[4] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
rs1[0] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
rs1[1] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
rs1[2] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
rs1[3] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
rs1[4] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
rs2[0] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
rs2[1] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
rs2[2] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
rs2[3] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
rs2[4] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[0] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[1] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[2] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[3] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[4] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[5] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[6] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[7] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[8] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[9] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[10] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[11] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[12] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[13] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[14] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[15] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[16] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[17] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[18] <= imm_U_J.DB_MAX_OUTPUT_PORT_TYPE
imm_U_J[19] <= instruction[31].DB_MAX_OUTPUT_PORT_TYPE
imm_en[0] <= imm_en.DB_MAX_OUTPUT_PORT_TYPE
imm_en[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
xfer_size[0] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
xfer_size[1] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE


|top|control_signal:control|instruction_type:inst_tp
instruction[0] => Decoder0.IN6
instruction[0] => opcode[0].DATAIN
instruction[1] => Decoder0.IN5
instruction[1] => opcode[1].DATAIN
instruction[2] => Decoder0.IN4
instruction[2] => opcode[2].DATAIN
instruction[3] => Decoder0.IN3
instruction[3] => opcode[3].DATAIN
instruction[4] => Decoder0.IN2
instruction[4] => opcode[4].DATAIN
instruction[5] => Decoder0.IN1
instruction[5] => opcode[5].DATAIN
instruction[6] => Decoder0.IN0
instruction[6] => opcode[6].DATAIN
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => ~NO_FANOUT~
instruction[26] => ~NO_FANOUT~
instruction[27] => ~NO_FANOUT~
instruction[28] => ~NO_FANOUT~
instruction[29] => ~NO_FANOUT~
instruction[30] => ~NO_FANOUT~
instruction[31] => ~NO_FANOUT~
instruction_type[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
instruction_type[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
instruction_type[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
opcode[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE


|top|register_file:reg_file
clk => register.we_a.CLK
clk => register.waddr_a[4].CLK
clk => register.waddr_a[3].CLK
clk => register.waddr_a[2].CLK
clk => register.waddr_a[1].CLK
clk => register.waddr_a[0].CLK
clk => register.data_a[31].CLK
clk => register.data_a[30].CLK
clk => register.data_a[29].CLK
clk => register.data_a[28].CLK
clk => register.data_a[27].CLK
clk => register.data_a[26].CLK
clk => register.data_a[25].CLK
clk => register.data_a[24].CLK
clk => register.data_a[23].CLK
clk => register.data_a[22].CLK
clk => register.data_a[21].CLK
clk => register.data_a[20].CLK
clk => register.data_a[19].CLK
clk => register.data_a[18].CLK
clk => register.data_a[17].CLK
clk => register.data_a[16].CLK
clk => register.data_a[15].CLK
clk => register.data_a[14].CLK
clk => register.data_a[13].CLK
clk => register.data_a[12].CLK
clk => register.data_a[11].CLK
clk => register.data_a[10].CLK
clk => register.data_a[9].CLK
clk => register.data_a[8].CLK
clk => register.data_a[7].CLK
clk => register.data_a[6].CLK
clk => register.data_a[5].CLK
clk => register.data_a[4].CLK
clk => register.data_a[3].CLK
clk => register.data_a[2].CLK
clk => register.data_a[1].CLK
clk => register.data_a[0].CLK
clk => read_out_2[0]~reg0.CLK
clk => read_out_2[1]~reg0.CLK
clk => read_out_2[2]~reg0.CLK
clk => read_out_2[3]~reg0.CLK
clk => read_out_2[4]~reg0.CLK
clk => read_out_2[5]~reg0.CLK
clk => read_out_2[6]~reg0.CLK
clk => read_out_2[7]~reg0.CLK
clk => read_out_2[8]~reg0.CLK
clk => read_out_2[9]~reg0.CLK
clk => read_out_2[10]~reg0.CLK
clk => read_out_2[11]~reg0.CLK
clk => read_out_2[12]~reg0.CLK
clk => read_out_2[13]~reg0.CLK
clk => read_out_2[14]~reg0.CLK
clk => read_out_2[15]~reg0.CLK
clk => read_out_2[16]~reg0.CLK
clk => read_out_2[17]~reg0.CLK
clk => read_out_2[18]~reg0.CLK
clk => read_out_2[19]~reg0.CLK
clk => read_out_2[20]~reg0.CLK
clk => read_out_2[21]~reg0.CLK
clk => read_out_2[22]~reg0.CLK
clk => read_out_2[23]~reg0.CLK
clk => read_out_2[24]~reg0.CLK
clk => read_out_2[25]~reg0.CLK
clk => read_out_2[26]~reg0.CLK
clk => read_out_2[27]~reg0.CLK
clk => read_out_2[28]~reg0.CLK
clk => read_out_2[29]~reg0.CLK
clk => read_out_2[30]~reg0.CLK
clk => read_out_2[31]~reg0.CLK
clk => read_out_1[0]~reg0.CLK
clk => read_out_1[1]~reg0.CLK
clk => read_out_1[2]~reg0.CLK
clk => read_out_1[3]~reg0.CLK
clk => read_out_1[4]~reg0.CLK
clk => read_out_1[5]~reg0.CLK
clk => read_out_1[6]~reg0.CLK
clk => read_out_1[7]~reg0.CLK
clk => read_out_1[8]~reg0.CLK
clk => read_out_1[9]~reg0.CLK
clk => read_out_1[10]~reg0.CLK
clk => read_out_1[11]~reg0.CLK
clk => read_out_1[12]~reg0.CLK
clk => read_out_1[13]~reg0.CLK
clk => read_out_1[14]~reg0.CLK
clk => read_out_1[15]~reg0.CLK
clk => read_out_1[16]~reg0.CLK
clk => read_out_1[17]~reg0.CLK
clk => read_out_1[18]~reg0.CLK
clk => read_out_1[19]~reg0.CLK
clk => read_out_1[20]~reg0.CLK
clk => read_out_1[21]~reg0.CLK
clk => read_out_1[22]~reg0.CLK
clk => read_out_1[23]~reg0.CLK
clk => read_out_1[24]~reg0.CLK
clk => read_out_1[25]~reg0.CLK
clk => read_out_1[26]~reg0.CLK
clk => read_out_1[27]~reg0.CLK
clk => read_out_1[28]~reg0.CLK
clk => read_out_1[29]~reg0.CLK
clk => read_out_1[30]~reg0.CLK
clk => read_out_1[31]~reg0.CLK
clk => alu_wr_data_temp[0].CLK
clk => alu_wr_data_temp[1].CLK
clk => alu_wr_data_temp[2].CLK
clk => alu_wr_data_temp[3].CLK
clk => alu_wr_data_temp[4].CLK
clk => alu_wr_data_temp[5].CLK
clk => alu_wr_data_temp[6].CLK
clk => alu_wr_data_temp[7].CLK
clk => alu_wr_data_temp[8].CLK
clk => alu_wr_data_temp[9].CLK
clk => alu_wr_data_temp[10].CLK
clk => alu_wr_data_temp[11].CLK
clk => alu_wr_data_temp[12].CLK
clk => alu_wr_data_temp[13].CLK
clk => alu_wr_data_temp[14].CLK
clk => alu_wr_data_temp[15].CLK
clk => alu_wr_data_temp[16].CLK
clk => alu_wr_data_temp[17].CLK
clk => alu_wr_data_temp[18].CLK
clk => alu_wr_data_temp[19].CLK
clk => alu_wr_data_temp[20].CLK
clk => alu_wr_data_temp[21].CLK
clk => alu_wr_data_temp[22].CLK
clk => alu_wr_data_temp[23].CLK
clk => alu_wr_data_temp[24].CLK
clk => alu_wr_data_temp[25].CLK
clk => alu_wr_data_temp[26].CLK
clk => alu_wr_data_temp[27].CLK
clk => alu_wr_data_temp[28].CLK
clk => alu_wr_data_temp[29].CLK
clk => alu_wr_data_temp[30].CLK
clk => alu_wr_data_temp[31].CLK
clk => wr_reg_temp_3[0].CLK
clk => wr_reg_temp_3[1].CLK
clk => wr_reg_temp_3[2].CLK
clk => wr_reg_temp_3[3].CLK
clk => wr_reg_temp_3[4].CLK
clk => wr_reg_temp_2[0].CLK
clk => wr_reg_temp_2[1].CLK
clk => wr_reg_temp_2[2].CLK
clk => wr_reg_temp_2[3].CLK
clk => wr_reg_temp_2[4].CLK
clk => wr_reg_temp_1[0].CLK
clk => wr_reg_temp_1[1].CLK
clk => wr_reg_temp_1[2].CLK
clk => wr_reg_temp_1[3].CLK
clk => wr_reg_temp_1[4].CLK
clk => wr_en_temp_3[0].CLK
clk => wr_en_temp_3[1].CLK
clk => wr_en_temp_2[0].CLK
clk => wr_en_temp_2[1].CLK
clk => wr_en_temp_1[0].CLK
clk => wr_en_temp_1[1].CLK
clk => register.CLK0
reset => register.OUTPUTSELECT
reset => read_out_2[0]~reg0.ENA
reset => read_out_2[1]~reg0.ENA
reset => read_out_2[2]~reg0.ENA
reset => read_out_2[3]~reg0.ENA
reset => read_out_2[4]~reg0.ENA
reset => read_out_2[5]~reg0.ENA
reset => read_out_2[6]~reg0.ENA
reset => read_out_2[7]~reg0.ENA
reset => read_out_2[8]~reg0.ENA
reset => read_out_2[9]~reg0.ENA
reset => read_out_2[10]~reg0.ENA
reset => read_out_2[11]~reg0.ENA
reset => read_out_2[12]~reg0.ENA
reset => read_out_2[13]~reg0.ENA
reset => read_out_2[14]~reg0.ENA
reset => read_out_2[15]~reg0.ENA
reset => read_out_2[16]~reg0.ENA
reset => read_out_2[17]~reg0.ENA
reset => read_out_2[18]~reg0.ENA
reset => read_out_2[19]~reg0.ENA
reset => read_out_2[20]~reg0.ENA
reset => read_out_2[21]~reg0.ENA
reset => read_out_2[22]~reg0.ENA
reset => read_out_2[23]~reg0.ENA
reset => read_out_2[24]~reg0.ENA
reset => read_out_2[25]~reg0.ENA
reset => read_out_2[26]~reg0.ENA
reset => read_out_2[27]~reg0.ENA
reset => read_out_2[28]~reg0.ENA
reset => read_out_2[29]~reg0.ENA
reset => read_out_2[30]~reg0.ENA
reset => read_out_2[31]~reg0.ENA
reset => read_out_1[0]~reg0.ENA
reset => read_out_1[1]~reg0.ENA
reset => read_out_1[2]~reg0.ENA
reset => read_out_1[3]~reg0.ENA
reset => read_out_1[4]~reg0.ENA
reset => read_out_1[5]~reg0.ENA
reset => read_out_1[6]~reg0.ENA
reset => read_out_1[7]~reg0.ENA
reset => read_out_1[8]~reg0.ENA
reset => read_out_1[9]~reg0.ENA
reset => read_out_1[10]~reg0.ENA
reset => read_out_1[11]~reg0.ENA
reset => read_out_1[12]~reg0.ENA
reset => read_out_1[13]~reg0.ENA
reset => read_out_1[14]~reg0.ENA
reset => read_out_1[15]~reg0.ENA
reset => read_out_1[16]~reg0.ENA
reset => read_out_1[17]~reg0.ENA
reset => read_out_1[18]~reg0.ENA
reset => read_out_1[19]~reg0.ENA
reset => read_out_1[20]~reg0.ENA
reset => read_out_1[21]~reg0.ENA
reset => read_out_1[22]~reg0.ENA
reset => read_out_1[23]~reg0.ENA
reset => read_out_1[24]~reg0.ENA
reset => read_out_1[25]~reg0.ENA
reset => read_out_1[26]~reg0.ENA
reset => read_out_1[27]~reg0.ENA
reset => read_out_1[28]~reg0.ENA
reset => read_out_1[29]~reg0.ENA
reset => read_out_1[30]~reg0.ENA
reset => read_out_1[31]~reg0.ENA
read_reg_1[0] => register.RADDR
read_reg_1[1] => register.RADDR1
read_reg_1[2] => register.RADDR2
read_reg_1[3] => register.RADDR3
read_reg_1[4] => register.RADDR4
read_reg_2[0] => register.PORTBRADDR
read_reg_2[1] => register.PORTBRADDR1
read_reg_2[2] => register.PORTBRADDR2
read_reg_2[3] => register.PORTBRADDR3
read_reg_2[4] => register.PORTBRADDR4
wr_reg[0] => wr_reg_temp_1[0].DATAIN
wr_reg[1] => wr_reg_temp_1[1].DATAIN
wr_reg[2] => wr_reg_temp_1[2].DATAIN
wr_reg[3] => wr_reg_temp_1[3].DATAIN
wr_reg[4] => wr_reg_temp_1[4].DATAIN
alu_wr_data[0] => alu_wr_data_temp[0].DATAIN
alu_wr_data[1] => alu_wr_data_temp[1].DATAIN
alu_wr_data[2] => alu_wr_data_temp[2].DATAIN
alu_wr_data[3] => alu_wr_data_temp[3].DATAIN
alu_wr_data[4] => alu_wr_data_temp[4].DATAIN
alu_wr_data[5] => alu_wr_data_temp[5].DATAIN
alu_wr_data[6] => alu_wr_data_temp[6].DATAIN
alu_wr_data[7] => alu_wr_data_temp[7].DATAIN
alu_wr_data[8] => alu_wr_data_temp[8].DATAIN
alu_wr_data[9] => alu_wr_data_temp[9].DATAIN
alu_wr_data[10] => alu_wr_data_temp[10].DATAIN
alu_wr_data[11] => alu_wr_data_temp[11].DATAIN
alu_wr_data[12] => alu_wr_data_temp[12].DATAIN
alu_wr_data[13] => alu_wr_data_temp[13].DATAIN
alu_wr_data[14] => alu_wr_data_temp[14].DATAIN
alu_wr_data[15] => alu_wr_data_temp[15].DATAIN
alu_wr_data[16] => alu_wr_data_temp[16].DATAIN
alu_wr_data[17] => alu_wr_data_temp[17].DATAIN
alu_wr_data[18] => alu_wr_data_temp[18].DATAIN
alu_wr_data[19] => alu_wr_data_temp[19].DATAIN
alu_wr_data[20] => alu_wr_data_temp[20].DATAIN
alu_wr_data[21] => alu_wr_data_temp[21].DATAIN
alu_wr_data[22] => alu_wr_data_temp[22].DATAIN
alu_wr_data[23] => alu_wr_data_temp[23].DATAIN
alu_wr_data[24] => alu_wr_data_temp[24].DATAIN
alu_wr_data[25] => alu_wr_data_temp[25].DATAIN
alu_wr_data[26] => alu_wr_data_temp[26].DATAIN
alu_wr_data[27] => alu_wr_data_temp[27].DATAIN
alu_wr_data[28] => alu_wr_data_temp[28].DATAIN
alu_wr_data[29] => alu_wr_data_temp[29].DATAIN
alu_wr_data[30] => alu_wr_data_temp[30].DATAIN
alu_wr_data[31] => alu_wr_data_temp[31].DATAIN
mem_wr_data[0] => register.DATAA
mem_wr_data[1] => register.DATAA
mem_wr_data[2] => register.DATAA
mem_wr_data[3] => register.DATAA
mem_wr_data[4] => register.DATAA
mem_wr_data[5] => register.DATAA
mem_wr_data[6] => register.DATAA
mem_wr_data[7] => register.DATAA
mem_wr_data[8] => register.DATAA
mem_wr_data[9] => register.DATAA
mem_wr_data[10] => register.DATAA
mem_wr_data[11] => register.DATAA
mem_wr_data[12] => register.DATAA
mem_wr_data[13] => register.DATAA
mem_wr_data[14] => register.DATAA
mem_wr_data[15] => register.DATAA
mem_wr_data[16] => register.DATAA
mem_wr_data[17] => register.DATAA
mem_wr_data[18] => register.DATAA
mem_wr_data[19] => register.DATAA
mem_wr_data[20] => register.DATAA
mem_wr_data[21] => register.DATAA
mem_wr_data[22] => register.DATAA
mem_wr_data[23] => register.DATAA
mem_wr_data[24] => register.DATAA
mem_wr_data[25] => register.DATAA
mem_wr_data[26] => register.DATAA
mem_wr_data[27] => register.DATAA
mem_wr_data[28] => register.DATAA
mem_wr_data[29] => register.DATAA
mem_wr_data[30] => register.DATAA
mem_wr_data[31] => register.DATAA
wr_en[0] => wr_en_temp_1[0].DATAIN
wr_en[1] => wr_en_temp_1[1].DATAIN
read_out_1[0] <= read_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[1] <= read_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[2] <= read_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[3] <= read_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[4] <= read_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[5] <= read_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[6] <= read_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[7] <= read_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[8] <= read_out_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[9] <= read_out_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[10] <= read_out_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[11] <= read_out_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[12] <= read_out_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[13] <= read_out_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[14] <= read_out_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[15] <= read_out_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[16] <= read_out_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[17] <= read_out_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[18] <= read_out_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[19] <= read_out_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[20] <= read_out_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[21] <= read_out_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[22] <= read_out_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[23] <= read_out_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[24] <= read_out_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[25] <= read_out_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[26] <= read_out_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[27] <= read_out_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[28] <= read_out_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[29] <= read_out_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[30] <= read_out_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_1[31] <= read_out_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[0] <= read_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[1] <= read_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[2] <= read_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[3] <= read_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[4] <= read_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[5] <= read_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[6] <= read_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[7] <= read_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[8] <= read_out_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[9] <= read_out_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[10] <= read_out_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[11] <= read_out_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[12] <= read_out_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[13] <= read_out_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[14] <= read_out_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[15] <= read_out_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[16] <= read_out_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[17] <= read_out_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[18] <= read_out_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[19] <= read_out_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[20] <= read_out_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[21] <= read_out_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[22] <= read_out_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[23] <= read_out_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[24] <= read_out_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[25] <= read_out_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[26] <= read_out_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[27] <= read_out_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[28] <= read_out_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[29] <= read_out_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[30] <= read_out_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_out_2[31] <= read_out_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|alu:my_alu
clk => take_branch~reg0.CLK
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
clk => imm_U_J_delay[0].CLK
clk => imm_U_J_delay[1].CLK
clk => imm_U_J_delay[2].CLK
clk => imm_U_J_delay[3].CLK
clk => imm_U_J_delay[4].CLK
clk => imm_U_J_delay[5].CLK
clk => imm_U_J_delay[6].CLK
clk => imm_U_J_delay[7].CLK
clk => imm_U_J_delay[8].CLK
clk => imm_U_J_delay[9].CLK
clk => imm_U_J_delay[10].CLK
clk => imm_U_J_delay[11].CLK
clk => imm_U_J_delay[12].CLK
clk => imm_U_J_delay[13].CLK
clk => imm_U_J_delay[14].CLK
clk => imm_U_J_delay[15].CLK
clk => imm_U_J_delay[16].CLK
clk => imm_U_J_delay[17].CLK
clk => imm_U_J_delay[18].CLK
clk => imm_U_J_delay[19].CLK
clk => imm_delay[0].CLK
clk => imm_delay[1].CLK
clk => imm_delay[2].CLK
clk => imm_delay[3].CLK
clk => imm_delay[4].CLK
clk => imm_delay[5].CLK
clk => imm_delay[6].CLK
clk => imm_delay[7].CLK
clk => imm_delay[8].CLK
clk => imm_delay[9].CLK
clk => imm_delay[10].CLK
clk => imm_delay[11].CLK
clk => imm_en_delay[0].CLK
clk => imm_en_delay[1].CLK
clk => pc_delay_2[0].CLK
clk => pc_delay_2[1].CLK
clk => pc_delay_2[2].CLK
clk => pc_delay_2[3].CLK
clk => pc_delay_2[4].CLK
clk => pc_delay_2[5].CLK
clk => pc_delay_2[6].CLK
clk => pc_delay_2[7].CLK
clk => pc_delay_2[8].CLK
clk => pc_delay_2[9].CLK
clk => pc_delay_2[10].CLK
clk => pc_delay_2[11].CLK
clk => pc_delay_2[12].CLK
clk => pc_delay_2[13].CLK
clk => pc_delay_2[14].CLK
clk => pc_delay_2[15].CLK
clk => pc_delay_2[16].CLK
clk => pc_delay_2[17].CLK
clk => pc_delay_2[18].CLK
clk => pc_delay_2[19].CLK
clk => pc_delay_2[20].CLK
clk => pc_delay_2[21].CLK
clk => pc_delay_2[22].CLK
clk => pc_delay_2[23].CLK
clk => pc_delay_2[24].CLK
clk => pc_delay_2[25].CLK
clk => pc_delay_2[26].CLK
clk => pc_delay_2[27].CLK
clk => pc_delay_2[28].CLK
clk => pc_delay_2[29].CLK
clk => pc_delay_2[30].CLK
clk => pc_delay_2[31].CLK
clk => pc_delay_1[0].CLK
clk => pc_delay_1[1].CLK
clk => pc_delay_1[2].CLK
clk => pc_delay_1[3].CLK
clk => pc_delay_1[4].CLK
clk => pc_delay_1[5].CLK
clk => pc_delay_1[6].CLK
clk => pc_delay_1[7].CLK
clk => pc_delay_1[8].CLK
clk => pc_delay_1[9].CLK
clk => pc_delay_1[10].CLK
clk => pc_delay_1[11].CLK
clk => pc_delay_1[12].CLK
clk => pc_delay_1[13].CLK
clk => pc_delay_1[14].CLK
clk => pc_delay_1[15].CLK
clk => pc_delay_1[16].CLK
clk => pc_delay_1[17].CLK
clk => pc_delay_1[18].CLK
clk => pc_delay_1[19].CLK
clk => pc_delay_1[20].CLK
clk => pc_delay_1[21].CLK
clk => pc_delay_1[22].CLK
clk => pc_delay_1[23].CLK
clk => pc_delay_1[24].CLK
clk => pc_delay_1[25].CLK
clk => pc_delay_1[26].CLK
clk => pc_delay_1[27].CLK
clk => pc_delay_1[28].CLK
clk => pc_delay_1[29].CLK
clk => pc_delay_1[30].CLK
clk => pc_delay_1[31].CLK
clk => control_delay[0].CLK
clk => control_delay[1].CLK
clk => control_delay[2].CLK
clk => control_delay[3].CLK
clk => control_delay[4].CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => take_branch.OUTPUTSELECT
pc[0] => pc_delay_1[0].DATAIN
pc[1] => pc_delay_1[1].DATAIN
pc[2] => pc_delay_1[2].DATAIN
pc[3] => pc_delay_1[3].DATAIN
pc[4] => pc_delay_1[4].DATAIN
pc[5] => pc_delay_1[5].DATAIN
pc[6] => pc_delay_1[6].DATAIN
pc[7] => pc_delay_1[7].DATAIN
pc[8] => pc_delay_1[8].DATAIN
pc[9] => pc_delay_1[9].DATAIN
pc[10] => pc_delay_1[10].DATAIN
pc[11] => pc_delay_1[11].DATAIN
pc[12] => pc_delay_1[12].DATAIN
pc[13] => pc_delay_1[13].DATAIN
pc[14] => pc_delay_1[14].DATAIN
pc[15] => pc_delay_1[15].DATAIN
pc[16] => pc_delay_1[16].DATAIN
pc[17] => pc_delay_1[17].DATAIN
pc[18] => pc_delay_1[18].DATAIN
pc[19] => pc_delay_1[19].DATAIN
pc[20] => pc_delay_1[20].DATAIN
pc[21] => pc_delay_1[21].DATAIN
pc[22] => pc_delay_1[22].DATAIN
pc[23] => pc_delay_1[23].DATAIN
pc[24] => pc_delay_1[24].DATAIN
pc[25] => pc_delay_1[25].DATAIN
pc[26] => pc_delay_1[26].DATAIN
pc[27] => pc_delay_1[27].DATAIN
pc[28] => pc_delay_1[28].DATAIN
pc[29] => pc_delay_1[29].DATAIN
pc[30] => pc_delay_1[30].DATAIN
pc[31] => pc_delay_1[31].DATAIN
control[0] => control_delay[0].DATAIN
control[1] => control_delay[1].DATAIN
control[2] => control_delay[2].DATAIN
control[3] => control_delay[3].DATAIN
control[4] => control_delay[4].DATAIN
in_1[0] => Add0.IN64
in_1[0] => Add1.IN32
in_1[0] => Add2.IN64
in_1[0] => out.IN1
in_1[0] => out.IN1
in_1[0] => out.IN1
in_1[0] => ShiftLeft0.IN32
in_1[0] => ShiftRight1.IN32
in_1[0] => Equal0.IN31
in_1[0] => LessThan0.IN32
in_1[0] => LessThan1.IN32
in_1[0] => ShiftRight0.IN32
in_1[1] => Add0.IN63
in_1[1] => Add1.IN31
in_1[1] => Add2.IN63
in_1[1] => out.IN1
in_1[1] => out.IN1
in_1[1] => out.IN1
in_1[1] => ShiftLeft0.IN31
in_1[1] => ShiftRight1.IN31
in_1[1] => Equal0.IN30
in_1[1] => LessThan0.IN31
in_1[1] => LessThan1.IN31
in_1[1] => ShiftRight0.IN31
in_1[2] => Add0.IN62
in_1[2] => Add1.IN30
in_1[2] => Add2.IN62
in_1[2] => out.IN1
in_1[2] => out.IN1
in_1[2] => out.IN1
in_1[2] => ShiftLeft0.IN30
in_1[2] => ShiftRight1.IN30
in_1[2] => Equal0.IN29
in_1[2] => LessThan0.IN30
in_1[2] => LessThan1.IN30
in_1[2] => ShiftRight0.IN30
in_1[3] => Add0.IN61
in_1[3] => Add1.IN29
in_1[3] => Add2.IN61
in_1[3] => out.IN1
in_1[3] => out.IN1
in_1[3] => out.IN1
in_1[3] => ShiftLeft0.IN29
in_1[3] => ShiftRight1.IN29
in_1[3] => Equal0.IN28
in_1[3] => LessThan0.IN29
in_1[3] => LessThan1.IN29
in_1[3] => ShiftRight0.IN29
in_1[4] => Add0.IN60
in_1[4] => Add1.IN28
in_1[4] => Add2.IN60
in_1[4] => out.IN1
in_1[4] => out.IN1
in_1[4] => out.IN1
in_1[4] => ShiftLeft0.IN28
in_1[4] => ShiftRight1.IN28
in_1[4] => Equal0.IN27
in_1[4] => LessThan0.IN28
in_1[4] => LessThan1.IN28
in_1[4] => ShiftRight0.IN28
in_1[5] => Add0.IN59
in_1[5] => Add1.IN27
in_1[5] => Add2.IN59
in_1[5] => out.IN1
in_1[5] => out.IN1
in_1[5] => out.IN1
in_1[5] => ShiftLeft0.IN27
in_1[5] => ShiftRight1.IN27
in_1[5] => Equal0.IN26
in_1[5] => LessThan0.IN27
in_1[5] => LessThan1.IN27
in_1[5] => ShiftRight0.IN27
in_1[6] => Add0.IN58
in_1[6] => Add1.IN26
in_1[6] => Add2.IN58
in_1[6] => out.IN1
in_1[6] => out.IN1
in_1[6] => out.IN1
in_1[6] => ShiftLeft0.IN26
in_1[6] => ShiftRight1.IN26
in_1[6] => Equal0.IN25
in_1[6] => LessThan0.IN26
in_1[6] => LessThan1.IN26
in_1[6] => ShiftRight0.IN26
in_1[7] => Add0.IN57
in_1[7] => Add1.IN25
in_1[7] => Add2.IN57
in_1[7] => out.IN1
in_1[7] => out.IN1
in_1[7] => out.IN1
in_1[7] => ShiftLeft0.IN25
in_1[7] => ShiftRight1.IN25
in_1[7] => Equal0.IN24
in_1[7] => LessThan0.IN25
in_1[7] => LessThan1.IN25
in_1[7] => ShiftRight0.IN25
in_1[8] => Add0.IN56
in_1[8] => Add1.IN24
in_1[8] => Add2.IN56
in_1[8] => out.IN1
in_1[8] => out.IN1
in_1[8] => out.IN1
in_1[8] => ShiftLeft0.IN24
in_1[8] => ShiftRight1.IN24
in_1[8] => Equal0.IN23
in_1[8] => LessThan0.IN24
in_1[8] => LessThan1.IN24
in_1[8] => ShiftRight0.IN24
in_1[9] => Add0.IN55
in_1[9] => Add1.IN23
in_1[9] => Add2.IN55
in_1[9] => out.IN1
in_1[9] => out.IN1
in_1[9] => out.IN1
in_1[9] => ShiftLeft0.IN23
in_1[9] => ShiftRight1.IN23
in_1[9] => Equal0.IN22
in_1[9] => LessThan0.IN23
in_1[9] => LessThan1.IN23
in_1[9] => ShiftRight0.IN23
in_1[10] => Add0.IN54
in_1[10] => Add1.IN22
in_1[10] => Add2.IN54
in_1[10] => out.IN1
in_1[10] => out.IN1
in_1[10] => out.IN1
in_1[10] => ShiftLeft0.IN22
in_1[10] => ShiftRight1.IN22
in_1[10] => Equal0.IN21
in_1[10] => LessThan0.IN22
in_1[10] => LessThan1.IN22
in_1[10] => ShiftRight0.IN22
in_1[11] => Add0.IN53
in_1[11] => Add1.IN21
in_1[11] => Add2.IN53
in_1[11] => out.IN1
in_1[11] => out.IN1
in_1[11] => out.IN1
in_1[11] => ShiftLeft0.IN21
in_1[11] => ShiftRight1.IN21
in_1[11] => Equal0.IN20
in_1[11] => LessThan0.IN21
in_1[11] => LessThan1.IN21
in_1[11] => ShiftRight0.IN21
in_1[12] => Add0.IN52
in_1[12] => Add1.IN20
in_1[12] => Add2.IN52
in_1[12] => out.IN1
in_1[12] => out.IN1
in_1[12] => out.IN1
in_1[12] => ShiftLeft0.IN20
in_1[12] => ShiftRight1.IN20
in_1[12] => Equal0.IN19
in_1[12] => LessThan0.IN20
in_1[12] => LessThan1.IN20
in_1[12] => ShiftRight0.IN20
in_1[13] => Add0.IN51
in_1[13] => Add1.IN19
in_1[13] => Add2.IN51
in_1[13] => out.IN1
in_1[13] => out.IN1
in_1[13] => out.IN1
in_1[13] => ShiftLeft0.IN19
in_1[13] => ShiftRight1.IN19
in_1[13] => Equal0.IN18
in_1[13] => LessThan0.IN19
in_1[13] => LessThan1.IN19
in_1[13] => ShiftRight0.IN19
in_1[14] => Add0.IN50
in_1[14] => Add1.IN18
in_1[14] => Add2.IN50
in_1[14] => out.IN1
in_1[14] => out.IN1
in_1[14] => out.IN1
in_1[14] => ShiftLeft0.IN18
in_1[14] => ShiftRight1.IN18
in_1[14] => Equal0.IN17
in_1[14] => LessThan0.IN18
in_1[14] => LessThan1.IN18
in_1[14] => ShiftRight0.IN18
in_1[15] => Add0.IN49
in_1[15] => Add1.IN17
in_1[15] => Add2.IN49
in_1[15] => out.IN1
in_1[15] => out.IN1
in_1[15] => out.IN1
in_1[15] => ShiftLeft0.IN17
in_1[15] => ShiftRight1.IN17
in_1[15] => Equal0.IN16
in_1[15] => LessThan0.IN17
in_1[15] => LessThan1.IN17
in_1[15] => ShiftRight0.IN17
in_1[16] => Add0.IN48
in_1[16] => Add1.IN16
in_1[16] => Add2.IN48
in_1[16] => out.IN1
in_1[16] => out.IN1
in_1[16] => out.IN1
in_1[16] => ShiftLeft0.IN16
in_1[16] => ShiftRight1.IN16
in_1[16] => Equal0.IN15
in_1[16] => LessThan0.IN16
in_1[16] => LessThan1.IN16
in_1[16] => ShiftRight0.IN16
in_1[17] => Add0.IN47
in_1[17] => Add1.IN15
in_1[17] => Add2.IN47
in_1[17] => out.IN1
in_1[17] => out.IN1
in_1[17] => out.IN1
in_1[17] => ShiftLeft0.IN15
in_1[17] => ShiftRight1.IN15
in_1[17] => Equal0.IN14
in_1[17] => LessThan0.IN15
in_1[17] => LessThan1.IN15
in_1[17] => ShiftRight0.IN15
in_1[18] => Add0.IN46
in_1[18] => Add1.IN14
in_1[18] => Add2.IN46
in_1[18] => out.IN1
in_1[18] => out.IN1
in_1[18] => out.IN1
in_1[18] => ShiftLeft0.IN14
in_1[18] => ShiftRight1.IN14
in_1[18] => Equal0.IN13
in_1[18] => LessThan0.IN14
in_1[18] => LessThan1.IN14
in_1[18] => ShiftRight0.IN14
in_1[19] => Add0.IN45
in_1[19] => Add1.IN13
in_1[19] => Add2.IN45
in_1[19] => out.IN1
in_1[19] => out.IN1
in_1[19] => out.IN1
in_1[19] => ShiftLeft0.IN13
in_1[19] => ShiftRight1.IN13
in_1[19] => Equal0.IN12
in_1[19] => LessThan0.IN13
in_1[19] => LessThan1.IN13
in_1[19] => ShiftRight0.IN13
in_1[20] => Add0.IN44
in_1[20] => Add1.IN12
in_1[20] => Add2.IN44
in_1[20] => out.IN1
in_1[20] => out.IN1
in_1[20] => out.IN1
in_1[20] => ShiftLeft0.IN12
in_1[20] => ShiftRight1.IN12
in_1[20] => Equal0.IN11
in_1[20] => LessThan0.IN12
in_1[20] => LessThan1.IN12
in_1[20] => ShiftRight0.IN12
in_1[21] => Add0.IN43
in_1[21] => Add1.IN11
in_1[21] => Add2.IN43
in_1[21] => out.IN1
in_1[21] => out.IN1
in_1[21] => out.IN1
in_1[21] => ShiftLeft0.IN11
in_1[21] => ShiftRight1.IN11
in_1[21] => Equal0.IN10
in_1[21] => LessThan0.IN11
in_1[21] => LessThan1.IN11
in_1[21] => ShiftRight0.IN11
in_1[22] => Add0.IN42
in_1[22] => Add1.IN10
in_1[22] => Add2.IN42
in_1[22] => out.IN1
in_1[22] => out.IN1
in_1[22] => out.IN1
in_1[22] => ShiftLeft0.IN10
in_1[22] => ShiftRight1.IN10
in_1[22] => Equal0.IN9
in_1[22] => LessThan0.IN10
in_1[22] => LessThan1.IN10
in_1[22] => ShiftRight0.IN10
in_1[23] => Add0.IN41
in_1[23] => Add1.IN9
in_1[23] => Add2.IN41
in_1[23] => out.IN1
in_1[23] => out.IN1
in_1[23] => out.IN1
in_1[23] => ShiftLeft0.IN9
in_1[23] => ShiftRight1.IN9
in_1[23] => Equal0.IN8
in_1[23] => LessThan0.IN9
in_1[23] => LessThan1.IN9
in_1[23] => ShiftRight0.IN9
in_1[24] => Add0.IN40
in_1[24] => Add1.IN8
in_1[24] => Add2.IN40
in_1[24] => out.IN1
in_1[24] => out.IN1
in_1[24] => out.IN1
in_1[24] => ShiftLeft0.IN8
in_1[24] => ShiftRight1.IN8
in_1[24] => Equal0.IN7
in_1[24] => LessThan0.IN8
in_1[24] => LessThan1.IN8
in_1[24] => ShiftRight0.IN8
in_1[25] => Add0.IN39
in_1[25] => Add1.IN7
in_1[25] => Add2.IN39
in_1[25] => out.IN1
in_1[25] => out.IN1
in_1[25] => out.IN1
in_1[25] => ShiftLeft0.IN7
in_1[25] => ShiftRight1.IN7
in_1[25] => Equal0.IN6
in_1[25] => LessThan0.IN7
in_1[25] => LessThan1.IN7
in_1[25] => ShiftRight0.IN7
in_1[26] => Add0.IN38
in_1[26] => Add1.IN6
in_1[26] => Add2.IN38
in_1[26] => out.IN1
in_1[26] => out.IN1
in_1[26] => out.IN1
in_1[26] => ShiftLeft0.IN6
in_1[26] => ShiftRight1.IN6
in_1[26] => Equal0.IN5
in_1[26] => LessThan0.IN6
in_1[26] => LessThan1.IN6
in_1[26] => ShiftRight0.IN6
in_1[27] => Add0.IN37
in_1[27] => Add1.IN5
in_1[27] => Add2.IN37
in_1[27] => out.IN1
in_1[27] => out.IN1
in_1[27] => out.IN1
in_1[27] => ShiftLeft0.IN5
in_1[27] => ShiftRight1.IN5
in_1[27] => Equal0.IN4
in_1[27] => LessThan0.IN5
in_1[27] => LessThan1.IN5
in_1[27] => ShiftRight0.IN5
in_1[28] => Add0.IN36
in_1[28] => Add1.IN4
in_1[28] => Add2.IN36
in_1[28] => out.IN1
in_1[28] => out.IN1
in_1[28] => out.IN1
in_1[28] => ShiftLeft0.IN4
in_1[28] => ShiftRight1.IN4
in_1[28] => Equal0.IN3
in_1[28] => LessThan0.IN4
in_1[28] => LessThan1.IN4
in_1[28] => ShiftRight0.IN4
in_1[29] => Add0.IN35
in_1[29] => Add1.IN3
in_1[29] => Add2.IN35
in_1[29] => out.IN1
in_1[29] => out.IN1
in_1[29] => out.IN1
in_1[29] => ShiftLeft0.IN3
in_1[29] => ShiftRight1.IN3
in_1[29] => Equal0.IN2
in_1[29] => LessThan0.IN3
in_1[29] => LessThan1.IN3
in_1[29] => ShiftRight0.IN3
in_1[30] => Add0.IN34
in_1[30] => Add1.IN2
in_1[30] => Add2.IN34
in_1[30] => out.IN1
in_1[30] => out.IN1
in_1[30] => out.IN1
in_1[30] => ShiftLeft0.IN2
in_1[30] => ShiftRight1.IN2
in_1[30] => Equal0.IN1
in_1[30] => LessThan0.IN2
in_1[30] => LessThan1.IN2
in_1[30] => ShiftRight0.IN2
in_1[31] => Add0.IN33
in_1[31] => Add1.IN1
in_1[31] => Add2.IN33
in_1[31] => out.IN1
in_1[31] => out.IN1
in_1[31] => out.IN1
in_1[31] => ShiftLeft0.IN1
in_1[31] => ShiftRight1.IN1
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => out.OUTPUTSELECT
in_1[31] => Equal0.IN0
in_1[31] => LessThan0.IN1
in_1[31] => LessThan1.IN1
in_1[31] => ShiftRight0.IN0
in_1[31] => ShiftRight0.IN1
in_2[0] => Mux31.IN2
in_2[0] => Add0.IN32
in_2[1] => Mux30.IN2
in_2[1] => Add0.IN31
in_2[2] => Mux29.IN2
in_2[2] => Add0.IN30
in_2[3] => Mux28.IN2
in_2[3] => Add0.IN29
in_2[4] => Mux27.IN2
in_2[4] => Add0.IN28
in_2[5] => Mux26.IN2
in_2[5] => Add0.IN27
in_2[6] => Mux25.IN2
in_2[6] => Add0.IN26
in_2[7] => Mux24.IN2
in_2[7] => Add0.IN25
in_2[8] => Mux23.IN2
in_2[8] => Add0.IN24
in_2[9] => Mux22.IN2
in_2[9] => Add0.IN23
in_2[10] => Mux21.IN2
in_2[10] => Add0.IN22
in_2[11] => Mux20.IN2
in_2[11] => Add0.IN21
in_2[12] => Mux19.IN1
in_2[12] => Add0.IN20
in_2[13] => Mux18.IN1
in_2[13] => Add0.IN19
in_2[14] => Mux17.IN1
in_2[14] => Add0.IN18
in_2[15] => Mux16.IN1
in_2[15] => Add0.IN17
in_2[16] => Mux15.IN1
in_2[16] => Add0.IN16
in_2[17] => Mux14.IN1
in_2[17] => Add0.IN15
in_2[18] => Mux13.IN1
in_2[18] => Add0.IN14
in_2[19] => Mux12.IN1
in_2[19] => Add0.IN13
in_2[20] => Mux11.IN1
in_2[20] => Add0.IN12
in_2[21] => Mux10.IN1
in_2[21] => Add0.IN11
in_2[22] => Mux9.IN1
in_2[22] => Add0.IN10
in_2[23] => Mux8.IN1
in_2[23] => Add0.IN9
in_2[24] => Mux7.IN1
in_2[24] => Add0.IN8
in_2[25] => Mux6.IN1
in_2[25] => Add0.IN7
in_2[26] => Mux5.IN1
in_2[26] => Add0.IN6
in_2[27] => Mux4.IN1
in_2[27] => Add0.IN5
in_2[28] => Mux3.IN1
in_2[28] => Add0.IN4
in_2[29] => Mux2.IN1
in_2[29] => Add0.IN3
in_2[30] => Mux1.IN1
in_2[30] => Add0.IN2
in_2[31] => Mux0.IN1
in_2[31] => Add0.IN1
imm[0] => imm_delay[0].DATAIN
imm[1] => imm_delay[1].DATAIN
imm[2] => imm_delay[2].DATAIN
imm[3] => imm_delay[3].DATAIN
imm[4] => imm_delay[4].DATAIN
imm[5] => imm_delay[5].DATAIN
imm[6] => imm_delay[6].DATAIN
imm[7] => imm_delay[7].DATAIN
imm[8] => imm_delay[8].DATAIN
imm[9] => imm_delay[9].DATAIN
imm[10] => imm_delay[10].DATAIN
imm[11] => imm_delay[11].DATAIN
imm_U_J[0] => imm_U_J_delay[0].DATAIN
imm_U_J[1] => imm_U_J_delay[1].DATAIN
imm_U_J[2] => imm_U_J_delay[2].DATAIN
imm_U_J[3] => imm_U_J_delay[3].DATAIN
imm_U_J[4] => imm_U_J_delay[4].DATAIN
imm_U_J[5] => imm_U_J_delay[5].DATAIN
imm_U_J[6] => imm_U_J_delay[6].DATAIN
imm_U_J[7] => imm_U_J_delay[7].DATAIN
imm_U_J[8] => imm_U_J_delay[8].DATAIN
imm_U_J[9] => imm_U_J_delay[9].DATAIN
imm_U_J[10] => imm_U_J_delay[10].DATAIN
imm_U_J[11] => imm_U_J_delay[11].DATAIN
imm_U_J[12] => imm_U_J_delay[12].DATAIN
imm_U_J[13] => imm_U_J_delay[13].DATAIN
imm_U_J[14] => imm_U_J_delay[14].DATAIN
imm_U_J[15] => imm_U_J_delay[15].DATAIN
imm_U_J[16] => imm_U_J_delay[16].DATAIN
imm_U_J[17] => imm_U_J_delay[17].DATAIN
imm_U_J[18] => imm_U_J_delay[18].DATAIN
imm_U_J[19] => imm_U_J_delay[19].DATAIN
imm_en[0] => imm_en_delay[0].DATAIN
imm_en[1] => imm_en_delay[1].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_branch <= take_branch~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|data_memory:d_mem
clk => data_memory_bank_0.we_a.CLK
clk => data_memory_bank_0.waddr_a[10].CLK
clk => data_memory_bank_0.waddr_a[9].CLK
clk => data_memory_bank_0.waddr_a[8].CLK
clk => data_memory_bank_0.waddr_a[7].CLK
clk => data_memory_bank_0.waddr_a[6].CLK
clk => data_memory_bank_0.waddr_a[5].CLK
clk => data_memory_bank_0.waddr_a[4].CLK
clk => data_memory_bank_0.waddr_a[3].CLK
clk => data_memory_bank_0.waddr_a[2].CLK
clk => data_memory_bank_0.waddr_a[1].CLK
clk => data_memory_bank_0.waddr_a[0].CLK
clk => data_memory_bank_0.data_a[7].CLK
clk => data_memory_bank_0.data_a[6].CLK
clk => data_memory_bank_0.data_a[5].CLK
clk => data_memory_bank_0.data_a[4].CLK
clk => data_memory_bank_0.data_a[3].CLK
clk => data_memory_bank_0.data_a[2].CLK
clk => data_memory_bank_0.data_a[1].CLK
clk => data_memory_bank_0.data_a[0].CLK
clk => data_memory_bank_1.we_a.CLK
clk => data_memory_bank_1.waddr_a[10].CLK
clk => data_memory_bank_1.waddr_a[9].CLK
clk => data_memory_bank_1.waddr_a[8].CLK
clk => data_memory_bank_1.waddr_a[7].CLK
clk => data_memory_bank_1.waddr_a[6].CLK
clk => data_memory_bank_1.waddr_a[5].CLK
clk => data_memory_bank_1.waddr_a[4].CLK
clk => data_memory_bank_1.waddr_a[3].CLK
clk => data_memory_bank_1.waddr_a[2].CLK
clk => data_memory_bank_1.waddr_a[1].CLK
clk => data_memory_bank_1.waddr_a[0].CLK
clk => data_memory_bank_1.data_a[7].CLK
clk => data_memory_bank_1.data_a[6].CLK
clk => data_memory_bank_1.data_a[5].CLK
clk => data_memory_bank_1.data_a[4].CLK
clk => data_memory_bank_1.data_a[3].CLK
clk => data_memory_bank_1.data_a[2].CLK
clk => data_memory_bank_1.data_a[1].CLK
clk => data_memory_bank_1.data_a[0].CLK
clk => data_memory_bank_2.we_a.CLK
clk => data_memory_bank_2.waddr_a[10].CLK
clk => data_memory_bank_2.waddr_a[9].CLK
clk => data_memory_bank_2.waddr_a[8].CLK
clk => data_memory_bank_2.waddr_a[7].CLK
clk => data_memory_bank_2.waddr_a[6].CLK
clk => data_memory_bank_2.waddr_a[5].CLK
clk => data_memory_bank_2.waddr_a[4].CLK
clk => data_memory_bank_2.waddr_a[3].CLK
clk => data_memory_bank_2.waddr_a[2].CLK
clk => data_memory_bank_2.waddr_a[1].CLK
clk => data_memory_bank_2.waddr_a[0].CLK
clk => data_memory_bank_2.data_a[7].CLK
clk => data_memory_bank_2.data_a[6].CLK
clk => data_memory_bank_2.data_a[5].CLK
clk => data_memory_bank_2.data_a[4].CLK
clk => data_memory_bank_2.data_a[3].CLK
clk => data_memory_bank_2.data_a[2].CLK
clk => data_memory_bank_2.data_a[1].CLK
clk => data_memory_bank_2.data_a[0].CLK
clk => data_memory_bank_3.we_a.CLK
clk => data_memory_bank_3.waddr_a[10].CLK
clk => data_memory_bank_3.waddr_a[9].CLK
clk => data_memory_bank_3.waddr_a[8].CLK
clk => data_memory_bank_3.waddr_a[7].CLK
clk => data_memory_bank_3.waddr_a[6].CLK
clk => data_memory_bank_3.waddr_a[5].CLK
clk => data_memory_bank_3.waddr_a[4].CLK
clk => data_memory_bank_3.waddr_a[3].CLK
clk => data_memory_bank_3.waddr_a[2].CLK
clk => data_memory_bank_3.waddr_a[1].CLK
clk => data_memory_bank_3.waddr_a[0].CLK
clk => data_memory_bank_3.data_a[7].CLK
clk => data_memory_bank_3.data_a[6].CLK
clk => data_memory_bank_3.data_a[5].CLK
clk => data_memory_bank_3.data_a[4].CLK
clk => data_memory_bank_3.data_a[3].CLK
clk => data_memory_bank_3.data_a[2].CLK
clk => data_memory_bank_3.data_a[1].CLK
clk => data_memory_bank_3.data_a[0].CLK
clk => bank_num_delayed[0].CLK
clk => bank_num_delayed[1].CLK
clk => bank_num_delayed[2].CLK
clk => bank_num_delayed[3].CLK
clk => bank_num_delayed[4].CLK
clk => bank_num_delayed[5].CLK
clk => bank_num_delayed[6].CLK
clk => bank_num_delayed[7].CLK
clk => bank_num_delayed[8].CLK
clk => bank_num_delayed[9].CLK
clk => bank_num_delayed[10].CLK
clk => bank_num_delayed[11].CLK
clk => bank_num_delayed[12].CLK
clk => bank_num_delayed[13].CLK
clk => bank_num_delayed[14].CLK
clk => bank_num_delayed[15].CLK
clk => bank_num_delayed[16].CLK
clk => bank_num_delayed[17].CLK
clk => bank_num_delayed[18].CLK
clk => bank_num_delayed[19].CLK
clk => bank_num_delayed[20].CLK
clk => bank_num_delayed[21].CLK
clk => bank_num_delayed[22].CLK
clk => bank_num_delayed[23].CLK
clk => bank_num_delayed[24].CLK
clk => bank_num_delayed[25].CLK
clk => bank_num_delayed[26].CLK
clk => bank_num_delayed[27].CLK
clk => bank_num_delayed[28].CLK
clk => bank_num_delayed[29].CLK
clk => bank_num_delayed[30].CLK
clk => bank_num_delayed[31].CLK
clk => read_byte_bank_3[0].CLK
clk => read_byte_bank_3[1].CLK
clk => read_byte_bank_3[2].CLK
clk => read_byte_bank_3[3].CLK
clk => read_byte_bank_3[4].CLK
clk => read_byte_bank_3[5].CLK
clk => read_byte_bank_3[6].CLK
clk => read_byte_bank_3[7].CLK
clk => read_byte_bank_2[0].CLK
clk => read_byte_bank_2[1].CLK
clk => read_byte_bank_2[2].CLK
clk => read_byte_bank_2[3].CLK
clk => read_byte_bank_2[4].CLK
clk => read_byte_bank_2[5].CLK
clk => read_byte_bank_2[6].CLK
clk => read_byte_bank_2[7].CLK
clk => read_byte_bank_1[0].CLK
clk => read_byte_bank_1[1].CLK
clk => read_byte_bank_1[2].CLK
clk => read_byte_bank_1[3].CLK
clk => read_byte_bank_1[4].CLK
clk => read_byte_bank_1[5].CLK
clk => read_byte_bank_1[6].CLK
clk => read_byte_bank_1[7].CLK
clk => read_byte_bank_0[0].CLK
clk => read_byte_bank_0[1].CLK
clk => read_byte_bank_0[2].CLK
clk => read_byte_bank_0[3].CLK
clk => read_byte_bank_0[4].CLK
clk => read_byte_bank_0[5].CLK
clk => read_byte_bank_0[6].CLK
clk => read_byte_bank_0[7].CLK
clk => counter.CLK
clk => io_flag_23~reg0.CLK
clk => io_flag_01~reg0.CLK
clk => HEX_out[0]~reg0.CLK
clk => HEX_out[1]~reg0.CLK
clk => HEX_out[2]~reg0.CLK
clk => HEX_out[3]~reg0.CLK
clk => HEX_out[4]~reg0.CLK
clk => HEX_out[5]~reg0.CLK
clk => HEX_out[6]~reg0.CLK
clk => HEX_out[7]~reg0.CLK
clk => write_data_delay_1[0].CLK
clk => write_data_delay_1[1].CLK
clk => write_data_delay_1[2].CLK
clk => write_data_delay_1[3].CLK
clk => write_data_delay_1[4].CLK
clk => write_data_delay_1[5].CLK
clk => write_data_delay_1[6].CLK
clk => write_data_delay_1[7].CLK
clk => write_data_delay_1[8].CLK
clk => write_data_delay_1[9].CLK
clk => write_data_delay_1[10].CLK
clk => write_data_delay_1[11].CLK
clk => write_data_delay_1[12].CLK
clk => write_data_delay_1[13].CLK
clk => write_data_delay_1[14].CLK
clk => write_data_delay_1[15].CLK
clk => write_data_delay_1[16].CLK
clk => write_data_delay_1[17].CLK
clk => write_data_delay_1[18].CLK
clk => write_data_delay_1[19].CLK
clk => write_data_delay_1[20].CLK
clk => write_data_delay_1[21].CLK
clk => write_data_delay_1[22].CLK
clk => write_data_delay_1[23].CLK
clk => write_data_delay_1[24].CLK
clk => write_data_delay_1[25].CLK
clk => write_data_delay_1[26].CLK
clk => write_data_delay_1[27].CLK
clk => write_data_delay_1[28].CLK
clk => write_data_delay_1[29].CLK
clk => write_data_delay_1[30].CLK
clk => write_data_delay_1[31].CLK
clk => xfer_size_delay_3[0].CLK
clk => xfer_size_delay_3[1].CLK
clk => xfer_size_delay_2[0].CLK
clk => xfer_size_delay_2[1].CLK
clk => xfer_size_delay_1[0].CLK
clk => xfer_size_delay_1[1].CLK
clk => is_signed_delay_3.CLK
clk => is_signed_delay_2.CLK
clk => is_signed_delay_1.CLK
clk => write_en_delay_2.CLK
clk => write_en_delay_1.CLK
clk => read_en_delay_3.CLK
clk => read_en_delay_2.CLK
clk => read_en_delay_1.CLK
clk => address_delay[0].CLK
clk => address_delay[1].CLK
clk => address_delay[2].CLK
clk => address_delay[3].CLK
clk => address_delay[4].CLK
clk => address_delay[5].CLK
clk => address_delay[6].CLK
clk => address_delay[7].CLK
clk => address_delay[8].CLK
clk => address_delay[9].CLK
clk => address_delay[10].CLK
clk => address_delay[11].CLK
clk => address_delay[12].CLK
clk => address_delay[13].CLK
clk => address_delay[14].CLK
clk => address_delay[15].CLK
clk => address_delay[16].CLK
clk => address_delay[17].CLK
clk => address_delay[18].CLK
clk => address_delay[19].CLK
clk => address_delay[20].CLK
clk => address_delay[21].CLK
clk => address_delay[22].CLK
clk => address_delay[23].CLK
clk => address_delay[24].CLK
clk => address_delay[25].CLK
clk => address_delay[26].CLK
clk => address_delay[27].CLK
clk => address_delay[28].CLK
clk => address_delay[29].CLK
clk => address_delay[30].CLK
clk => address_delay[31].CLK
clk => data_memory_bank_0.CLK0
clk => data_memory_bank_1.CLK0
clk => data_memory_bank_2.CLK0
clk => data_memory_bank_3.CLK0
reset => io_flag_01.OUTPUTSELECT
reset => io_flag_23.OUTPUTSELECT
reset => counter.OUTPUTSELECT
read_en => read_en_delay_1.DATAIN
is_signed => is_signed_delay_1.DATAIN
address[0] => LessThan0.IN64
address[0] => LessThan1.IN64
address[0] => LessThan2.IN64
address[0] => LessThan3.IN64
address[0] => address_delay[0].DATAIN
address[0] => bank_num_delayed[0].DATAIN
address[0] => Equal1.IN1
address[0] => Equal3.IN32
address[0] => Equal4.IN0
address[0] => Equal5.IN32
address[1] => LessThan0.IN63
address[1] => LessThan1.IN63
address[1] => LessThan2.IN63
address[1] => LessThan3.IN63
address[1] => address_delay[1].DATAIN
address[1] => bank_num_delayed[1].DATAIN
address[1] => Equal1.IN0
address[1] => Equal3.IN31
address[1] => Equal4.IN32
address[1] => Equal5.IN0
address[2] => LessThan0.IN62
address[2] => LessThan1.IN62
address[2] => LessThan2.IN62
address[2] => LessThan3.IN62
address[2] => address_delay[2].DATAIN
address[2] => data_memory_bank_0.waddr_a[0].DATAIN
address[2] => data_memory_bank_1.waddr_a[0].DATAIN
address[2] => data_memory_bank_2.waddr_a[0].DATAIN
address[2] => data_memory_bank_3.waddr_a[0].DATAIN
address[2] => data_memory_bank_0.WADDR
address[2] => data_memory_bank_0.RADDR
address[2] => data_memory_bank_1.WADDR
address[2] => data_memory_bank_1.RADDR
address[2] => data_memory_bank_2.WADDR
address[2] => data_memory_bank_2.RADDR
address[2] => data_memory_bank_3.WADDR
address[2] => data_memory_bank_3.RADDR
address[3] => LessThan0.IN61
address[3] => LessThan1.IN61
address[3] => LessThan2.IN61
address[3] => LessThan3.IN61
address[3] => address_delay[3].DATAIN
address[3] => data_memory_bank_0.waddr_a[1].DATAIN
address[3] => data_memory_bank_1.waddr_a[1].DATAIN
address[3] => data_memory_bank_2.waddr_a[1].DATAIN
address[3] => data_memory_bank_3.waddr_a[1].DATAIN
address[3] => data_memory_bank_0.WADDR1
address[3] => data_memory_bank_0.RADDR1
address[3] => data_memory_bank_1.WADDR1
address[3] => data_memory_bank_1.RADDR1
address[3] => data_memory_bank_2.WADDR1
address[3] => data_memory_bank_2.RADDR1
address[3] => data_memory_bank_3.WADDR1
address[3] => data_memory_bank_3.RADDR1
address[4] => LessThan0.IN60
address[4] => LessThan1.IN60
address[4] => LessThan2.IN60
address[4] => LessThan3.IN60
address[4] => address_delay[4].DATAIN
address[4] => data_memory_bank_0.waddr_a[2].DATAIN
address[4] => data_memory_bank_1.waddr_a[2].DATAIN
address[4] => data_memory_bank_2.waddr_a[2].DATAIN
address[4] => data_memory_bank_3.waddr_a[2].DATAIN
address[4] => data_memory_bank_0.WADDR2
address[4] => data_memory_bank_0.RADDR2
address[4] => data_memory_bank_1.WADDR2
address[4] => data_memory_bank_1.RADDR2
address[4] => data_memory_bank_2.WADDR2
address[4] => data_memory_bank_2.RADDR2
address[4] => data_memory_bank_3.WADDR2
address[4] => data_memory_bank_3.RADDR2
address[5] => LessThan0.IN59
address[5] => LessThan1.IN59
address[5] => LessThan2.IN59
address[5] => LessThan3.IN59
address[5] => address_delay[5].DATAIN
address[5] => data_memory_bank_0.waddr_a[3].DATAIN
address[5] => data_memory_bank_1.waddr_a[3].DATAIN
address[5] => data_memory_bank_2.waddr_a[3].DATAIN
address[5] => data_memory_bank_3.waddr_a[3].DATAIN
address[5] => data_memory_bank_0.WADDR3
address[5] => data_memory_bank_0.RADDR3
address[5] => data_memory_bank_1.WADDR3
address[5] => data_memory_bank_1.RADDR3
address[5] => data_memory_bank_2.WADDR3
address[5] => data_memory_bank_2.RADDR3
address[5] => data_memory_bank_3.WADDR3
address[5] => data_memory_bank_3.RADDR3
address[6] => LessThan0.IN58
address[6] => LessThan1.IN58
address[6] => LessThan2.IN58
address[6] => LessThan3.IN58
address[6] => address_delay[6].DATAIN
address[6] => data_memory_bank_0.waddr_a[4].DATAIN
address[6] => data_memory_bank_1.waddr_a[4].DATAIN
address[6] => data_memory_bank_2.waddr_a[4].DATAIN
address[6] => data_memory_bank_3.waddr_a[4].DATAIN
address[6] => data_memory_bank_0.WADDR4
address[6] => data_memory_bank_0.RADDR4
address[6] => data_memory_bank_1.WADDR4
address[6] => data_memory_bank_1.RADDR4
address[6] => data_memory_bank_2.WADDR4
address[6] => data_memory_bank_2.RADDR4
address[6] => data_memory_bank_3.WADDR4
address[6] => data_memory_bank_3.RADDR4
address[7] => LessThan0.IN57
address[7] => LessThan1.IN57
address[7] => LessThan2.IN57
address[7] => LessThan3.IN57
address[7] => address_delay[7].DATAIN
address[7] => data_memory_bank_0.waddr_a[5].DATAIN
address[7] => data_memory_bank_1.waddr_a[5].DATAIN
address[7] => data_memory_bank_2.waddr_a[5].DATAIN
address[7] => data_memory_bank_3.waddr_a[5].DATAIN
address[7] => data_memory_bank_0.WADDR5
address[7] => data_memory_bank_0.RADDR5
address[7] => data_memory_bank_1.WADDR5
address[7] => data_memory_bank_1.RADDR5
address[7] => data_memory_bank_2.WADDR5
address[7] => data_memory_bank_2.RADDR5
address[7] => data_memory_bank_3.WADDR5
address[7] => data_memory_bank_3.RADDR5
address[8] => LessThan0.IN56
address[8] => LessThan1.IN56
address[8] => LessThan2.IN56
address[8] => LessThan3.IN56
address[8] => address_delay[8].DATAIN
address[8] => data_memory_bank_0.waddr_a[6].DATAIN
address[8] => data_memory_bank_1.waddr_a[6].DATAIN
address[8] => data_memory_bank_2.waddr_a[6].DATAIN
address[8] => data_memory_bank_3.waddr_a[6].DATAIN
address[8] => data_memory_bank_0.WADDR6
address[8] => data_memory_bank_0.RADDR6
address[8] => data_memory_bank_1.WADDR6
address[8] => data_memory_bank_1.RADDR6
address[8] => data_memory_bank_2.WADDR6
address[8] => data_memory_bank_2.RADDR6
address[8] => data_memory_bank_3.WADDR6
address[8] => data_memory_bank_3.RADDR6
address[9] => LessThan0.IN55
address[9] => LessThan1.IN55
address[9] => LessThan2.IN55
address[9] => LessThan3.IN55
address[9] => address_delay[9].DATAIN
address[9] => data_memory_bank_0.waddr_a[7].DATAIN
address[9] => data_memory_bank_1.waddr_a[7].DATAIN
address[9] => data_memory_bank_2.waddr_a[7].DATAIN
address[9] => data_memory_bank_3.waddr_a[7].DATAIN
address[9] => data_memory_bank_0.WADDR7
address[9] => data_memory_bank_0.RADDR7
address[9] => data_memory_bank_1.WADDR7
address[9] => data_memory_bank_1.RADDR7
address[9] => data_memory_bank_2.WADDR7
address[9] => data_memory_bank_2.RADDR7
address[9] => data_memory_bank_3.WADDR7
address[9] => data_memory_bank_3.RADDR7
address[10] => LessThan0.IN54
address[10] => LessThan1.IN54
address[10] => LessThan2.IN54
address[10] => LessThan3.IN54
address[10] => address_delay[10].DATAIN
address[10] => data_memory_bank_0.waddr_a[8].DATAIN
address[10] => data_memory_bank_1.waddr_a[8].DATAIN
address[10] => data_memory_bank_2.waddr_a[8].DATAIN
address[10] => data_memory_bank_3.waddr_a[8].DATAIN
address[10] => data_memory_bank_0.WADDR8
address[10] => data_memory_bank_0.RADDR8
address[10] => data_memory_bank_1.WADDR8
address[10] => data_memory_bank_1.RADDR8
address[10] => data_memory_bank_2.WADDR8
address[10] => data_memory_bank_2.RADDR8
address[10] => data_memory_bank_3.WADDR8
address[10] => data_memory_bank_3.RADDR8
address[11] => LessThan0.IN53
address[11] => LessThan1.IN53
address[11] => LessThan2.IN53
address[11] => LessThan3.IN53
address[11] => address_delay[11].DATAIN
address[11] => data_memory_bank_0.waddr_a[9].DATAIN
address[11] => data_memory_bank_1.waddr_a[9].DATAIN
address[11] => data_memory_bank_2.waddr_a[9].DATAIN
address[11] => data_memory_bank_3.waddr_a[9].DATAIN
address[11] => data_memory_bank_0.WADDR9
address[11] => data_memory_bank_0.RADDR9
address[11] => data_memory_bank_1.WADDR9
address[11] => data_memory_bank_1.RADDR9
address[11] => data_memory_bank_2.WADDR9
address[11] => data_memory_bank_2.RADDR9
address[11] => data_memory_bank_3.WADDR9
address[11] => data_memory_bank_3.RADDR9
address[12] => LessThan0.IN52
address[12] => LessThan1.IN52
address[12] => LessThan2.IN52
address[12] => LessThan3.IN52
address[12] => address_delay[12].DATAIN
address[12] => data_memory_bank_0.waddr_a[10].DATAIN
address[12] => data_memory_bank_1.waddr_a[10].DATAIN
address[12] => data_memory_bank_2.waddr_a[10].DATAIN
address[12] => data_memory_bank_3.waddr_a[10].DATAIN
address[12] => data_memory_bank_0.WADDR10
address[12] => data_memory_bank_0.RADDR10
address[12] => data_memory_bank_1.WADDR10
address[12] => data_memory_bank_1.RADDR10
address[12] => data_memory_bank_2.WADDR10
address[12] => data_memory_bank_2.RADDR10
address[12] => data_memory_bank_3.WADDR10
address[12] => data_memory_bank_3.RADDR10
address[13] => LessThan0.IN51
address[13] => LessThan1.IN51
address[13] => LessThan2.IN51
address[13] => LessThan3.IN51
address[13] => address_delay[13].DATAIN
address[14] => LessThan0.IN50
address[14] => LessThan1.IN50
address[14] => LessThan2.IN50
address[14] => LessThan3.IN50
address[14] => address_delay[14].DATAIN
address[15] => LessThan0.IN49
address[15] => LessThan1.IN49
address[15] => LessThan2.IN49
address[15] => LessThan3.IN49
address[15] => address_delay[15].DATAIN
address[16] => LessThan0.IN48
address[16] => LessThan1.IN48
address[16] => LessThan2.IN48
address[16] => LessThan3.IN48
address[16] => address_delay[16].DATAIN
address[17] => LessThan0.IN47
address[17] => LessThan1.IN47
address[17] => LessThan2.IN47
address[17] => LessThan3.IN47
address[17] => address_delay[17].DATAIN
address[18] => LessThan0.IN46
address[18] => LessThan1.IN46
address[18] => LessThan2.IN46
address[18] => LessThan3.IN46
address[18] => address_delay[18].DATAIN
address[19] => LessThan0.IN45
address[19] => LessThan1.IN45
address[19] => LessThan2.IN45
address[19] => LessThan3.IN45
address[19] => address_delay[19].DATAIN
address[20] => LessThan0.IN44
address[20] => LessThan1.IN44
address[20] => LessThan2.IN44
address[20] => LessThan3.IN44
address[20] => address_delay[20].DATAIN
address[21] => LessThan0.IN43
address[21] => LessThan1.IN43
address[21] => LessThan2.IN43
address[21] => LessThan3.IN43
address[21] => address_delay[21].DATAIN
address[22] => LessThan0.IN42
address[22] => LessThan1.IN42
address[22] => LessThan2.IN42
address[22] => LessThan3.IN42
address[22] => address_delay[22].DATAIN
address[23] => LessThan0.IN41
address[23] => LessThan1.IN41
address[23] => LessThan2.IN41
address[23] => LessThan3.IN41
address[23] => address_delay[23].DATAIN
address[24] => LessThan0.IN40
address[24] => LessThan1.IN40
address[24] => LessThan2.IN40
address[24] => LessThan3.IN40
address[24] => address_delay[24].DATAIN
address[25] => LessThan0.IN39
address[25] => LessThan1.IN39
address[25] => LessThan2.IN39
address[25] => LessThan3.IN39
address[25] => address_delay[25].DATAIN
address[26] => LessThan0.IN38
address[26] => LessThan1.IN38
address[26] => LessThan2.IN38
address[26] => LessThan3.IN38
address[26] => address_delay[26].DATAIN
address[27] => LessThan0.IN37
address[27] => LessThan1.IN37
address[27] => LessThan2.IN37
address[27] => LessThan3.IN37
address[27] => address_delay[27].DATAIN
address[28] => LessThan0.IN36
address[28] => LessThan1.IN36
address[28] => LessThan2.IN36
address[28] => LessThan3.IN36
address[28] => address_delay[28].DATAIN
address[29] => LessThan0.IN35
address[29] => LessThan1.IN35
address[29] => LessThan2.IN35
address[29] => LessThan3.IN35
address[29] => address_delay[29].DATAIN
address[30] => LessThan0.IN34
address[30] => LessThan1.IN34
address[30] => LessThan2.IN34
address[30] => LessThan3.IN34
address[30] => address_delay[30].DATAIN
address[31] => LessThan0.IN33
address[31] => LessThan1.IN33
address[31] => LessThan2.IN33
address[31] => LessThan3.IN33
address[31] => address_delay[31].DATAIN
xfer_size[0] => xfer_size_delay_1[0].DATAIN
xfer_size[1] => xfer_size_delay_1[1].DATAIN
write_en => write_en_delay_1.DATAIN
write_data[0] => write_data_delay_1[0].DATAIN
write_data[1] => write_data_delay_1[1].DATAIN
write_data[2] => write_data_delay_1[2].DATAIN
write_data[3] => write_data_delay_1[3].DATAIN
write_data[4] => write_data_delay_1[4].DATAIN
write_data[5] => write_data_delay_1[5].DATAIN
write_data[6] => write_data_delay_1[6].DATAIN
write_data[7] => write_data_delay_1[7].DATAIN
write_data[8] => write_data_delay_1[8].DATAIN
write_data[9] => write_data_delay_1[9].DATAIN
write_data[10] => write_data_delay_1[10].DATAIN
write_data[11] => write_data_delay_1[11].DATAIN
write_data[12] => write_data_delay_1[12].DATAIN
write_data[13] => write_data_delay_1[13].DATAIN
write_data[14] => write_data_delay_1[14].DATAIN
write_data[15] => write_data_delay_1[15].DATAIN
write_data[16] => write_data_delay_1[16].DATAIN
write_data[17] => write_data_delay_1[17].DATAIN
write_data[18] => write_data_delay_1[18].DATAIN
write_data[19] => write_data_delay_1[19].DATAIN
write_data[20] => write_data_delay_1[20].DATAIN
write_data[21] => write_data_delay_1[21].DATAIN
write_data[22] => write_data_delay_1[22].DATAIN
write_data[23] => write_data_delay_1[23].DATAIN
write_data[24] => write_data_delay_1[24].DATAIN
write_data[25] => write_data_delay_1[25].DATAIN
write_data[26] => write_data_delay_1[26].DATAIN
write_data[27] => write_data_delay_1[27].DATAIN
write_data[28] => write_data_delay_1[28].DATAIN
write_data[29] => write_data_delay_1[29].DATAIN
write_data[30] => write_data_delay_1[30].DATAIN
write_data[31] => write_data_delay_1[31].DATAIN
read_data[0] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data.DB_MAX_OUTPUT_PORT_TYPE
HEX_out[0] <= HEX_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_out[1] <= HEX_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_out[2] <= HEX_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_out[3] <= HEX_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_out[4] <= HEX_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_out[5] <= HEX_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_out[6] <= HEX_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX_out[7] <= HEX_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
io_flag_01 <= io_flag_01~reg0.DB_MAX_OUTPUT_PORT_TYPE
io_flag_23 <= io_flag_23~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|display:h3
in[0] => Decoder0.IN4
in[1] => Decoder0.IN3
in[2] => Decoder0.IN2
in[3] => Decoder0.IN1
in[4] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|display:h2
in[0] => Decoder0.IN4
in[1] => Decoder0.IN3
in[2] => Decoder0.IN2
in[3] => Decoder0.IN1
in[4] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|display:h1
in[0] => Decoder0.IN4
in[1] => Decoder0.IN3
in[2] => Decoder0.IN2
in[3] => Decoder0.IN1
in[4] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|display:h0
in[0] => Decoder0.IN4
in[1] => Decoder0.IN3
in[2] => Decoder0.IN2
in[3] => Decoder0.IN1
in[4] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm:f3
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm:f2
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm:f1
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fsm:f0
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
reset => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
io_flag => out.OUTPUTSELECT
in[0] => out.DATAB
in[1] => out.DATAB
in[2] => out.DATAB
in[3] => out.DATAB
in[4] => out.DATAB
in[5] => out.DATAB
in[6] => out.DATAB
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


