###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin3.ecn.purdue.edu)
#  Generated on:      Thu Mar  5 20:02:21 2015
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.967
- Setup                         1.030
+ Phase Shift                   3.000
= Required Time                 2.936
- Arrival Time                  2.725
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.327 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    1.947 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX4    | 0.192 | 0.202 |   1.938 |    2.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.208 |   2.145 |    2.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.288 |    2.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.349 | 0.280 |   2.568 |    2.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1260_0       | A ^ -> Y v     | MUX2X1   | 0.214 | 0.157 |   2.725 |    2.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.214 | 0.001 |   2.725 |    2.936 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.111 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.037 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.402 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.743 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.356 | 0.013 |   0.967 |    0.756 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.985
- Setup                         0.969
+ Phase Shift                   3.000
= Required Time                 3.016
- Arrival Time                  2.799
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.317 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    1.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.377 | 0.391 |   1.638 |    1.855 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.150 | 0.312 |   1.950 |    2.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.108 | 0.107 |   2.057 |    2.274 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.149 | 0.152 |   2.208 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.223 | 0.168 |   2.377 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.311 | 0.263 |   2.640 |    2.857 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | A ^ -> Y v     | MUX2X1   | 0.211 | 0.158 |   2.798 |    3.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.211 | 0.001 |   2.799 |    3.016 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.117 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |    0.031 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.395 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.355 | 0.038 |   0.985 |    0.768 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.989
- Setup                         0.899
+ Phase Shift                   3.000
= Required Time                 3.090
- Arrival Time                  2.806
= Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.383 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    1.530 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.377 | 0.391 |   1.638 |    1.921 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.150 | 0.312 |   1.950 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.108 | 0.107 |   2.057 |    2.340 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.149 | 0.152 |   2.208 |    2.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.223 | 0.168 |   2.377 |    2.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.311 | 0.263 |   2.640 |    2.923 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_349_0          | B ^ -> Y v     | AOI21X1  | 0.211 | 0.166 |   2.806 |    3.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.211 | 0.000 |   2.806 |    3.090 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.183 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.035 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.329 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.392 | 0.033 |   0.989 |    0.706 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.012
- Setup                         0.677
+ Phase Shift                   3.000
= Required Time                 3.335
- Arrival Time                  2.891
= Slack Time                    0.444
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.560 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.180 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.448 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.294 |   2.298 |    2.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.437 |    2.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   2.711 |    3.155 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1146_0         | B ^ -> Y v     | AOI21X1  | 0.198 | 0.180 |   2.891 |    3.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.198 | 0.000 |   2.891 |    3.335 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.344 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.196 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.169 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.397 | 0.056 |   1.012 |    0.568 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.985
- Setup                         0.725
+ Phase Shift                   3.000
= Required Time                 3.260
- Arrival Time                  2.784
= Slack Time                    0.476
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.576 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    1.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.377 | 0.391 |   1.638 |    2.114 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.150 | 0.312 |   1.950 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.108 | 0.107 |   2.057 |    2.533 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.149 | 0.152 |   2.208 |    2.685 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.223 | 0.168 |   2.377 |    2.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.311 | 0.263 |   2.640 |    3.116 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | A ^ -> Y v     | MUX2X1   | 0.198 | 0.144 |   2.783 |    3.260 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.198 | 0.001 |   2.784 |    3.260 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.376 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.228 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.136 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.355 | 0.039 |   0.985 |    0.509 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.006
- Setup                         0.675
+ Phase Shift                   3.000
= Required Time                 3.331
- Arrival Time                  2.845
= Slack Time                    0.485
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.602 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.222 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.294 |   2.298 |    2.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.437 |    2.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   2.711 |    3.196 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1961_0         | A ^ -> Y v     | MUX2X1   | 0.198 | 0.134 |   2.845 |    3.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.198 | 0.000 |   2.845 |    3.331 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.385 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.237 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.127 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.397 | 0.050 |   1.006 |    0.520 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.983
- Setup                         0.693
+ Phase Shift                   3.000
= Required Time                 3.290
- Arrival Time                  2.803
= Slack Time                    0.487
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.603 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.223 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC302_FE_OCPN219_wena | A ^ -> Y v     | INVX4    | 0.108 | 0.122 |   2.126 |    2.612 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2369_0         | B v -> Y ^     | NAND2X1  | 0.113 | 0.112 |   2.238 |    2.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | A ^ -> Y v     | NAND2X1  | 0.186 | 0.147 |   2.385 |    2.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A v -> Y ^     | INVX4    | 0.287 | 0.243 |   2.628 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2299_0         | B ^ -> Y v     | AOI21X1  | 0.196 | 0.175 |   2.803 |    3.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.196 | 0.000 |   2.803 |    3.290 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.387 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.238 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.126 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.355 | 0.037 |   0.983 |    0.497 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.018
- Setup                         0.546
+ Phase Shift                   3.000
= Required Time                 3.473
- Arrival Time                  2.986
= Slack Time                    0.487
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.603 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.223 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.090 | 0.265 |   2.269 |    2.755 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.336 |    2.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.432 |    2.919 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.576 |    3.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.293 | 0.247 |   2.824 |    3.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1538_0         | B ^ -> Y v     | AOI21X1  | 0.191 | 0.162 |   2.986 |    3.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   2.986 |    3.473 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.387 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.238 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.126 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.439 | 0.040 |   1.018 |    0.532 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.986
- Setup                         0.652
+ Phase Shift                   3.000
= Required Time                 3.334
- Arrival Time                  2.824
= Slack Time                    0.510
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.610 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    1.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.377 | 0.391 |   1.638 |    2.148 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A ^ -> Y ^     | BUFX4    | 0.150 | 0.312 |   1.950 |    2.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A ^ -> Y v     | INVX8    | 0.108 | 0.107 |   2.057 |    2.567 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A v -> Y ^     | NAND2X1  | 0.149 | 0.152 |   2.208 |    2.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C ^ -> Y v     | OAI21X1  | 0.223 | 0.168 |   2.377 |    2.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A v -> Y ^     | INVX4    | 0.311 | 0.263 |   2.640 |    3.150 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1353_0         | B ^ -> Y v     | AOI21X1  | 0.196 | 0.184 |   2.823 |    3.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.196 | 0.001 |   2.824 |    3.334 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.410 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.262 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.103 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.390 | 0.030 |   0.986 |    0.476 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.016
- Setup                         0.654
+ Phase Shift                   3.000
= Required Time                 3.362
- Arrival Time                  2.847
= Slack Time                    0.515
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.632 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.252 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.294 |   2.298 |    2.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.437 |    2.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   2.711 |    3.226 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213                 | A ^ -> Y v     | MUX2X1   | 0.196 | 0.136 |   2.846 |    3.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.196 | 0.000 |   2.847 |    3.362 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.415 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.267 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.097 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.396 | 0.060 |   1.016 |    0.501 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.988
- Setup                         0.462
+ Phase Shift                   3.000
= Required Time                 3.526
- Arrival Time                  3.001
= Slack Time                    0.525
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.641 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.261 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.090 | 0.265 |   2.269 |    2.794 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.336 |    2.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.432 |    2.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.576 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.293 | 0.247 |   2.824 |    3.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2062_0         | B ^ -> Y v     | AOI21X1  | 0.184 | 0.177 |   3.001 |    3.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.184 | 0.000 |   3.001 |    3.526 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.425 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.277 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.088 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.375 | 0.015 |   0.988 |    0.463 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.987
- Setup                         0.695
+ Phase Shift                   3.000
= Required Time                 3.292
- Arrival Time                  2.745
= Slack Time                    0.547
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.663 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.283 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX4    | 0.192 | 0.202 |   1.938 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.208 |   2.145 |    2.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.288 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.349 | 0.280 |   2.568 |    3.115 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_861_0        | B ^ -> Y v     | AOI21X1  | 0.197 | 0.177 |   2.745 |    3.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.197 | 0.001 |   2.745 |    3.292 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.447 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.299 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.066 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.366 | 0.033 |   0.987 |    0.440 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.991
- Setup                         0.426
+ Phase Shift                   3.000
= Required Time                 3.565
- Arrival Time                  2.996
= Slack Time                    0.569
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.685 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.305 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.090 | 0.265 |   2.269 |    2.837 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.336 |    2.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.432 |    3.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.576 |    3.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.293 | 0.247 |   2.824 |    3.392 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1562_0         | B ^ -> Y v     | AOI21X1  | 0.182 | 0.171 |   2.995 |    3.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.182 | 0.001 |   2.996 |    3.565 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.469 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.320 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.044 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.375 | 0.017 |   0.991 |    0.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.034
- Setup                         0.576
+ Phase Shift                   3.000
= Required Time                 3.459
- Arrival Time                  2.888
= Slack Time                    0.571
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.687 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.307 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.294 |   2.298 |    2.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.437 |    3.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   2.711 |    3.282 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2293_0         | B ^ -> Y v     | AOI21X1  | 0.192 | 0.177 |   2.887 |    3.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.192 | 0.000 |   2.888 |    3.459 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.471 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.323 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.042 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.423 | 0.080 |   1.034 |    0.463 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.025
- Setup                         0.642
+ Phase Shift                   3.000
= Required Time                 3.383
- Arrival Time                  2.811
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.688 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1243_0       | A ^ -> Y v     | NAND3X1  | 0.193 | 0.131 |   2.135 |    2.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | B v -> Y v     | AND2X2   | 0.195 | 0.347 |   2.481 |    3.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A v -> Y ^     | INVX8    | 0.183 | 0.174 |   2.655 |    3.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1808_0       | B ^ -> Y v     | AOI21X1  | 0.199 | 0.155 |   2.810 |    3.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.199 | 0.001 |   2.811 |    3.383 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.472 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.324 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.040 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.438 | 0.046 |   1.025 |    0.453 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.994
- Setup                         0.689
+ Phase Shift                   3.000
= Required Time                 3.304
- Arrival Time                  2.731
= Slack Time                    0.573
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.689 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.309 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX4    | 0.192 | 0.202 |   1.938 |    2.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.208 |   2.145 |    2.719 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.288 |    2.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.349 | 0.280 |   2.568 |    3.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_544_0        | B ^ -> Y v     | AOI21X1  | 0.197 | 0.163 |   2.731 |    3.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.197 | 0.000 |   2.731 |    3.304 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.473 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.325 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.039 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.375 | 0.020 |   0.994 |    0.421 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.012
- Setup                         0.574
+ Phase Shift                   3.000
= Required Time                 3.438
- Arrival Time                  2.840
= Slack Time                    0.598
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.714 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.334 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_496_0        | A ^ -> Y ^     | OR2X1    | 0.110 | 0.299 |   2.303 |    2.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.148 |   2.450 |    3.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0        | A v -> Y ^     | INVX4    | 0.295 | 0.247 |   2.697 |    3.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | A ^ -> Y v     | MUX2X1   | 0.191 | 0.143 |   2.840 |    3.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.191 | 0.000 |   2.840 |    3.438 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.498 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.349 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |    0.015 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.359 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.397 | 0.056 |   1.012 |    0.414 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.012
- Setup                         0.453
+ Phase Shift                   3.000
= Required Time                 3.559
- Arrival Time                  2.946
= Slack Time                    0.613
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.713 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    1.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.377 | 0.391 |   1.638 |    2.251 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A ^ -> Y v     | INVX8    | 0.315 | 0.254 |   1.891 |    2.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A v -> Y v     | BUFX2    | 0.088 | 0.270 |   2.162 |    2.775 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A v -> Y ^     | INVX2    | 0.062 | 0.068 |   2.230 |    2.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B ^ -> Y v     | NAND2X1  | 0.102 | 0.075 |   2.306 |    2.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A v -> Y ^     | NAND2X1  | 0.237 | 0.204 |   2.510 |    3.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   2.778 |    3.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | A v -> Y ^     | MUX2X1   | 0.184 | 0.167 |   2.946 |    3.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   2.946 |    3.559 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.513 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.365 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.000 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.439 | 0.034 |   1.012 |    0.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.025
- Setup                         0.451
+ Phase Shift                   3.000
= Required Time                 3.574
- Arrival Time                  2.957
= Slack Time                    0.617
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.733 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.353 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.090 | 0.265 |   2.269 |    2.886 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.336 |    2.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.432 |    3.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.576 |    3.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.293 | 0.247 |   2.824 |    3.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | A ^ -> Y v     | MUX2X1   | 0.183 | 0.132 |   2.956 |    3.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.183 | 0.000 |   2.957 |    3.574 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.517 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.369 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.005 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.438 | 0.046 |   1.025 |    0.407 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.005
- Setup                         0.431
+ Phase Shift                   3.000
= Required Time                 3.573
- Arrival Time                  2.955
= Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.735 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.355 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.694 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.806 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.097 |   2.284 |    2.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.283 | 0.217 |   2.502 |    3.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.321 | 0.285 |   2.787 |    3.405 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241                 | A v -> Y ^     | MUX2X1   | 0.182 | 0.168 |   2.955 |    3.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   2.955 |    3.573 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.518 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.370 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.006 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.397 | 0.049 |   1.005 |    0.386 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.971
- Setup                         0.544
+ Phase Shift                   3.000
= Required Time                 3.427
- Arrival Time                  2.809
= Slack Time                    0.619
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.735 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.355 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.622 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC302_FE_OCPN219_wena | A ^ -> Y v     | INVX4    | 0.108 | 0.122 |   2.126 |    2.745 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2369_0         | B v -> Y ^     | NAND2X1  | 0.113 | 0.112 |   2.238 |    2.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | A ^ -> Y v     | NAND2X1  | 0.186 | 0.147 |   2.385 |    3.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A v -> Y ^     | INVX4    | 0.287 | 0.243 |   2.628 |    3.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1550_0         | B ^ -> Y v     | AOI21X1  | 0.188 | 0.180 |   2.808 |    3.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.188 | 0.001 |   2.809 |    3.427 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.519 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.370 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.006 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.352 | 0.025 |   0.971 |    0.353 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.025
- Setup                         0.453
+ Phase Shift                   3.000
= Required Time                 3.572
- Arrival Time                  2.950
= Slack Time                    0.622
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.722 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    1.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.377 | 0.391 |   1.638 |    2.260 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A ^ -> Y v     | INVX8    | 0.315 | 0.254 |   1.891 |    2.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A v -> Y v     | BUFX2    | 0.088 | 0.270 |   2.162 |    2.784 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A v -> Y ^     | INVX2    | 0.062 | 0.068 |   2.230 |    2.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B ^ -> Y v     | NAND2X1  | 0.102 | 0.075 |   2.306 |    2.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A v -> Y ^     | NAND2X1  | 0.237 | 0.204 |   2.510 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   2.778 |    3.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164                 | A v -> Y ^     | MUX2X1   | 0.187 | 0.171 |   2.950 |    3.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D ^            | DFFPOSX1 | 0.187 | 0.000 |   2.950 |    3.572 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.522 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.374 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.010 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.438 | 0.046 |   1.025 |    0.403 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.990
- Setup                         0.616
+ Phase Shift                   3.000
= Required Time                 3.374
- Arrival Time                  2.752
= Slack Time                    0.622
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.738 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.359 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX4    | 0.192 | 0.202 |   1.938 |    2.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_335_0        | A ^ -> Y ^     | OR2X1    | 0.103 | 0.208 |   2.145 |    2.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_334_0        | A ^ -> Y v     | NAND2X1  | 0.177 | 0.143 |   2.288 |    2.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0         | A v -> Y ^     | INVX4    | 0.349 | 0.280 |   2.568 |    3.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_746_0        | B ^ -> Y v     | AOI21X1  | 0.194 | 0.184 |   2.751 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.194 | 0.000 |   2.752 |    3.374 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.522 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.374 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.010 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.393 | 0.368 |   0.980 |    0.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.397 | 0.009 |   0.990 |    0.367 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.988
- Setup                         0.419
+ Phase Shift                   3.000
= Required Time                 3.569
- Arrival Time                  2.944
= Slack Time                    0.625
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |    1.725 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.090 | 0.146 |   1.246 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A ^ -> Y ^     | AND2X2   | 0.377 | 0.391 |   1.638 |    2.262 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A ^ -> Y v     | INVX8    | 0.315 | 0.254 |   1.891 |    2.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A v -> Y v     | BUFX2    | 0.088 | 0.270 |   2.162 |    2.786 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A v -> Y ^     | INVX2    | 0.062 | 0.068 |   2.230 |    2.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B ^ -> Y v     | NAND2X1  | 0.102 | 0.075 |   2.306 |    2.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A v -> Y ^     | NAND2X1  | 0.237 | 0.204 |   2.510 |    3.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A ^ -> Y v     | INVX4    | 0.303 | 0.269 |   2.778 |    3.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161                 | A v -> Y ^     | MUX2X1   | 0.173 | 0.165 |   2.944 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   2.944 |    3.569 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.525 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.376 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.012 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.375 | 0.014 |   0.988 |    0.364 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.989
- Setup                         0.386
+ Phase Shift                   3.000
= Required Time                 3.603
- Arrival Time                  2.975
= Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.744 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.364 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.632 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC440_FE_OCP_RB | A ^ -> Y ^     | BUFX2    | 0.090 | 0.265 |   2.269 |    2.897 | 
     | N312_wenable_fifo                                  |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2435_0         | A ^ -> Y v     | INVX2    | 0.060 | 0.067 |   2.336 |    2.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2434_0         | B v -> Y ^     | NAND2X1  | 0.126 | 0.096 |   2.432 |    3.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2433_0         | A ^ -> Y v     | NAND2X1  | 0.189 | 0.144 |   2.576 |    3.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_141_0          | A v -> Y ^     | INVX4    | 0.293 | 0.247 |   2.824 |    3.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1529_0         | B ^ -> Y v     | AOI21X1  | 0.159 | 0.151 |   2.974 |    3.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.159 | 0.000 |   2.975 |    3.603 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.528 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.380 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.016 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.375 | 0.015 |   0.989 |    0.360 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.978
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 3.570
- Arrival Time                  2.933
= Slack Time                    0.637
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.753 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.373 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.824 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.100 |   2.288 |    2.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.490 |    3.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.299 | 0.266 |   2.757 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_175_0          | A v -> Y ^     | MUX2X1   | 0.192 | 0.176 |   2.933 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.192 | 0.000 |   2.933 |    3.570 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.537 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.388 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.024 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.032 |   0.978 |    0.342 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.005
- Setup                         0.428
+ Phase Shift                   3.000
= Required Time                 3.577
- Arrival Time                  2.936
= Slack Time                    0.641
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.758 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.378 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.829 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.097 |   2.284 |    2.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.283 | 0.217 |   2.502 |    3.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.321 | 0.285 |   2.787 |    3.428 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2212_0         | B v -> Y ^     | AOI21X1  | 0.161 | 0.148 |   2.935 |    3.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   2.936 |    3.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.541 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.393 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.029 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.397 | 0.049 |   1.005 |    0.364 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.989
- Setup                         0.428
+ Phase Shift                   3.000
= Required Time                 3.561
- Arrival Time                  2.919
= Slack Time                    0.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.759 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.379 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.829 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.097 |   2.284 |    2.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.283 | 0.217 |   2.502 |    3.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.321 | 0.285 |   2.787 |    3.429 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1492_0         | B v -> Y ^     | AOI21X1  | 0.174 | 0.132 |   2.919 |    3.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   2.919 |    3.561 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.542 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.394 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.030 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.392 | 0.033 |   0.989 |    0.347 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.027
- Setup                         0.499
+ Phase Shift                   3.000
= Required Time                 3.527
- Arrival Time                  2.882
= Slack Time                    0.645
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.762 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.382 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.294 |   2.298 |    2.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.437 |    3.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   2.711 |    3.356 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1832_0         | B ^ -> Y v     | AOI21X1  | 0.187 | 0.171 |   2.882 |    3.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.187 | 0.000 |   2.882 |    3.527 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.545 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.397 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.033 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.423 | 0.072 |   1.027 |    0.381 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.005
- Setup                         0.432
+ Phase Shift                   3.000
= Required Time                 3.574
- Arrival Time                  2.928
= Slack Time                    0.646
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.762 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.382 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.833 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1720_0         | A ^ -> Y v     | NAND2X1  | 0.132 | 0.097 |   2.284 |    2.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1718_0         | C v -> Y ^     | OAI21X1  | 0.283 | 0.217 |   2.502 |    3.148 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC477_FE_RN_ | A ^ -> Y v     | INVX4    | 0.321 | 0.285 |   2.787 |    3.433 | 
     | 1149_0                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1823_0         | B v -> Y ^     | AOI21X1  | 0.182 | 0.140 |   2.927 |    3.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.182 | 0.000 |   2.928 |    3.574 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.546 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.398 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.034 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.397 | 0.049 |   1.005 |    0.359 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.977
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 3.568
- Arrival Time                  2.919
= Slack Time                    0.649
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.765 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.385 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.836 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.100 |   2.288 |    2.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.490 |    3.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.299 | 0.266 |   2.757 |    3.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | A v -> Y ^     | MUX2X1   | 0.178 | 0.162 |   2.919 |    3.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D ^            | DFFPOSX1 | 0.178 | 0.000 |   2.919 |    3.568 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.549 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.401 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.036 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.354 | 0.030 |   0.977 |    0.328 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.019
- Setup                         0.489
+ Phase Shift                   3.000
= Required Time                 3.530
- Arrival Time                  2.879
= Slack Time                    0.650
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.766 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.386 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_496_0        | A ^ -> Y ^     | OR2X1    | 0.110 | 0.299 |   2.303 |    2.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_487_0        | A ^ -> Y v     | NAND2X1  | 0.191 | 0.148 |   2.450 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_488_0        | A v -> Y ^     | INVX4    | 0.295 | 0.247 |   2.697 |    3.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2104_0       | B ^ -> Y v     | AOI21X1  | 0.186 | 0.182 |   2.879 |    3.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.186 | 0.000 |   2.879 |    3.530 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.550 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.402 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.038 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.304 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.424 | 0.064 |   1.019 |    0.368 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.988
- Setup                         0.419
+ Phase Shift                   3.000
= Required Time                 3.569
- Arrival Time                  2.918
= Slack Time                    0.652
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.768 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.388 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.839 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.100 |   2.288 |    2.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.490 |    3.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.299 | 0.266 |   2.757 |    3.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | A v -> Y ^     | MUX2X1   | 0.171 | 0.161 |   2.918 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   2.918 |    3.569 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.552 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.403 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.039 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.375 | 0.015 |   0.988 |    0.337 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.986
- Setup                         0.410
+ Phase Shift                   3.000
= Required Time                 3.577
- Arrival Time                  2.921
= Slack Time                    0.655
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.771 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.391 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.842 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.100 |   2.288 |    2.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.490 |    3.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.299 | 0.266 |   2.757 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8                   | B v -> Y ^     | MUX2X1   | 0.180 | 0.164 |   2.921 |    3.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D ^            | DFFPOSX1 | 0.180 | 0.000 |   2.921 |    3.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.555 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.407 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.043 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.355 | 0.040 |   0.986 |    0.331 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.025
- Setup                         0.523
+ Phase Shift                   3.000
= Required Time                 3.502
- Arrival Time                  2.843
= Slack Time                    0.658
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.775 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.395 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.294 |   2.298 |    2.956 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.437 |    3.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   2.711 |    3.369 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U215                 | A ^ -> Y v     | MUX2X1   | 0.189 | 0.132 |   2.843 |    3.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.189 | 0.000 |   2.843 |    3.502 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.558 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.410 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.046 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.390 | 0.342 |   0.955 |    0.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.423 | 0.071 |   1.025 |    0.367 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.986
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 3.577
- Arrival Time                  2.918
= Slack Time                    0.659
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.775 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.395 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.846 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.100 |   2.288 |    2.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.490 |    3.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.299 | 0.266 |   2.757 |    3.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U264                 | A v -> Y ^     | MUX2X1   | 0.173 | 0.162 |   2.918 |    3.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   2.918 |    3.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.559 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.411 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.046 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.355 | 0.040 |   0.986 |    0.328 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.989
- Setup                         0.415
+ Phase Shift                   3.000
= Required Time                 3.573
- Arrival Time                  2.897
= Slack Time                    0.676
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.792 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.412 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC315_wenabl | A v -> Y ^     | INVX8    | 0.110 | 0.111 |   2.187 |    2.863 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2362_0         | B ^ -> Y v     | NAND2X1  | 0.125 | 0.100 |   2.288 |    2.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2360_0         | B v -> Y ^     | NAND2X1  | 0.242 | 0.203 |   2.490 |    3.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2361_0         | A ^ -> Y v     | INVX4    | 0.299 | 0.266 |   2.757 |    3.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1347_0         | B v -> Y ^     | AOI21X1  | 0.147 | 0.140 |   2.897 |    3.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   2.897 |    3.573 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.576 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.428 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.063 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.375 | 0.015 |   0.989 |    0.313 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.959
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.556
- Arrival Time                  2.852
= Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.820 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.109 | 0.283 |   2.287 |    2.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.197 | 0.249 |   2.535 |    3.239 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   2.709 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1864_0       | B v -> Y ^     | AOI21X1  | 0.144 | 0.143 |   2.852 |    3.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D ^            | DFFPOSX1 | 0.144 | 0.000 |   2.852 |    3.556 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.455 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.091 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.346 | 0.012 |   0.959 |    0.255 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.026
- Setup                         0.449
+ Phase Shift                   3.000
= Required Time                 3.576
- Arrival Time                  2.872
= Slack Time                    0.704
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.820 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.440 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.109 | 0.283 |   2.287 |    2.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.197 | 0.249 |   2.535 |    3.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   2.709 |    3.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U297               | A v -> Y ^     | MUX2X1   | 0.168 | 0.163 |   2.872 |    3.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D ^            | DFFPOSX1 | 0.168 | 0.000 |   2.872 |    3.576 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.604 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.456 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.091 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.437 | 0.047 |   1.026 |    0.321 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.985
- Setup                         0.416
+ Phase Shift                   3.000
= Required Time                 3.569
- Arrival Time                  2.857
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.829 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.449 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.109 | 0.283 |   2.287 |    2.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.197 | 0.249 |   2.535 |    3.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   2.709 |    3.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U295               | A v -> Y ^     | MUX2X1   | 0.151 | 0.148 |   2.856 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D ^            | DFFPOSX1 | 0.151 | 0.000 |   2.857 |    3.569 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.464 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.100 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.374 | 0.011 |   0.985 |    0.272 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.977
- Setup                         0.407
+ Phase Shift                   3.000
= Required Time                 3.571
- Arrival Time                  2.858
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.829 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.449 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.109 | 0.283 |   2.287 |    2.999 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.197 | 0.249 |   2.535 |    3.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   2.709 |    3.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U294               | A v -> Y ^     | MUX2X1   | 0.153 | 0.149 |   2.858 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D ^            | DFFPOSX1 | 0.153 | 0.000 |   2.858 |    3.571 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.464 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.100 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.354 | 0.031 |   0.977 |    0.265 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.973
- Setup                         0.406
+ Phase Shift                   3.000
= Required Time                 3.567
- Arrival Time                  2.853
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.829 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.450 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.109 | 0.283 |   2.287 |    3.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.197 | 0.249 |   2.535 |    3.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   2.709 |    3.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22                | B v -> Y ^     | MUX2X1   | 0.153 | 0.144 |   2.853 |    3.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D ^            | DFFPOSX1 | 0.153 | 0.000 |   2.853 |    3.567 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.465 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.101 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.352 | 0.026 |   0.973 |    0.260 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.964
- Setup                         0.403
+ Phase Shift                   3.000
= Required Time                 3.561
- Arrival Time                  2.847
= Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.830 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.450 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.109 | 0.283 |   2.287 |    3.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.197 | 0.249 |   2.535 |    3.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   2.709 |    3.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1541_0       | B v -> Y ^     | AOI21X1  | 0.140 | 0.138 |   2.846 |    3.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   2.847 |    3.561 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.466 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.101 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.339 | 0.334 |   0.947 |    0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.018 |   0.964 |    0.250 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.987
- Setup                         0.425
+ Phase Shift                   3.000
= Required Time                 3.562
- Arrival Time                  2.846
= Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.832 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.452 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX4    | 0.192 | 0.202 |   1.938 |    2.654 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.075 | 0.074 |   2.011 |    2.728 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.075 | 0.077 |   2.088 |    2.805 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.083 | 0.180 |   2.269 |    2.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.199 | 0.140 |   2.409 |    3.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   2.703 |    3.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1371_0         | A v -> Y ^     | MUX2X1   | 0.147 | 0.142 |   2.845 |    3.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   2.846 |    3.562 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.468 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.104 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.393 | 0.368 |   0.980 |    0.264 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.396 | 0.007 |   0.987 |    0.271 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.973
- Setup                         0.372
+ Phase Shift                   3.000
= Required Time                 3.601
- Arrival Time                  2.885
= Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.833 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    1.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_RC_1578_0                  | A v -> Y v     | BUFX4    | 0.150 | 0.340 |   2.076 |    2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_wenabl | A v -> Y ^     | INVX1    | 0.166 | 0.160 |   2.236 |    2.953 | 
     | e_fifo                                             |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_539_0          | A ^ -> Y v     | INVX2    | 0.086 | 0.086 |   2.323 |    3.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | B v -> Y ^     | AOI22X1  | 0.202 | 0.163 |   2.486 |    3.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A ^ -> Y ^     | BUFX4    | 0.153 | 0.280 |   2.766 |    3.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                  | A ^ -> Y v     | MUX2X1   | 0.143 | 0.118 |   2.884 |    3.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.143 | 0.000 |   2.885 |    3.601 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.469 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.104 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.359 | 0.019 |   0.973 |    0.257 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.973
- Setup                         0.408
+ Phase Shift                   3.000
= Required Time                 3.565
- Arrival Time                  2.841
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.840 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    2.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.460 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo    | A v -> Y ^     | INVX4    | 0.192 | 0.202 |   1.938 |    2.661 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC303_FE_OCPN219_wena | A ^ -> Y v     | INVX2    | 0.075 | 0.074 |   2.011 |    2.735 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC305_FE_OCPN219_wena | A v -> Y ^     | INVX1    | 0.075 | 0.077 |   2.088 |    2.812 | 
     | ble_fifo                                           |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC234_n14       | A ^ -> Y ^     | BUFX2    | 0.083 | 0.180 |   2.269 |    2.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_2017_0         | D ^ -> Y v     | AOI22X1  | 0.199 | 0.140 |   2.409 |    3.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC254_n32       | A v -> Y v     | BUFX4    | 0.151 | 0.294 |   2.703 |    3.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   2.841 |    3.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   2.841 |    3.565 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.624 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.111 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.352 | 0.341 |   0.954 |    0.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.359 | 0.019 |   0.973 |    0.249 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.023
- Setup                         0.442
+ Phase Shift                   3.000
= Required Time                 3.581
- Arrival Time                  2.852
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.845 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    2.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.465 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo  | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1242_0       | A ^ -> Y ^     | OR2X1    | 0.109 | 0.283 |   2.287 |    3.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1240_0       | A ^ -> Y ^     | AND2X2   | 0.197 | 0.249 |   2.535 |    3.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1241_0       | A ^ -> Y v     | INVX8    | 0.185 | 0.173 |   2.709 |    3.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U292               | A v -> Y ^     | MUX2X1   | 0.145 | 0.143 |   2.852 |    3.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   2.852 |    3.581 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.629 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.116 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.421 | 0.366 |   0.979 |    0.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.438 | 0.045 |   1.023 |    0.294 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.014
- Setup                         0.409
+ Phase Shift                   3.000
= Required Time                 3.605
- Arrival Time                  2.872
= Slack Time                    0.733
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.849 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_61_0           | A ^ -> Y ^     | OR2X1    | 0.106 | 0.294 |   2.298 |    3.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | A ^ -> Y v     | NAND2X1  | 0.188 | 0.139 |   2.437 |    3.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A v -> Y ^     | INVX4    | 0.347 | 0.273 |   2.711 |    3.444 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1148_0         | B ^ -> Y v     | AOI21X1  | 0.181 | 0.161 |   2.872 |    3.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.181 | 0.000 |   2.872 |    3.605 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.633 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.485 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.121 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.372 | 0.344 |   0.956 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.397 | 0.058 |   1.014 |    0.281 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.996
- Setup                         0.419
+ Phase Shift                   3.000
= Required Time                 3.577
- Arrival Time                  2.832
= Slack Time                    0.744
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |    1.861 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                      | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.481 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC312_wenable_fifo    | A v -> Y ^     | INVX8    | 0.314 | 0.268 |   2.004 |    2.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | A ^ -> Y v     | NAND2X1  | 0.174 | 0.160 |   2.164 |    2.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | B v -> Y ^     | NAND2X1  | 0.230 | 0.209 |   2.373 |    3.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC505_FE_RN_ | A ^ -> Y v     | INVX4    | 0.336 | 0.297 |   2.670 |    3.414 | 
     | 35_0                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1826_0         | A v -> Y ^     | AOI21X1  | 0.171 | 0.162 |   2.832 |    3.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   2.832 |    3.577 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.644 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.496 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.132 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.375 | 0.022 |   0.996 |    0.251 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.991
- Setup                         0.418
+ Phase Shift                   3.000
= Required Time                 3.573
- Arrival Time                  2.818
= Slack Time                    0.754
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |    1.871 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.079 | 0.165 |   1.281 |    2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U15                    | A v -> Y v     | AND2X2   | 0.378 | 0.455 |   1.736 |    2.491 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCP_RBC311_wenable_fifo  | A v -> Y ^     | INVX4    | 0.192 | 0.202 |   1.938 |    2.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC233_n14     | A ^ -> Y ^     | BUFX2    | 0.114 | 0.237 |   2.174 |    2.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1080_0       | B ^ -> Y v     | NAND2X1  | 0.165 | 0.098 |   2.273 |    3.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1078_0       | B v -> Y ^     | NAND2X1  | 0.227 | 0.205 |   2.478 |    3.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1079_0       | A ^ -> Y v     | INVX4    | 0.188 | 0.184 |   2.662 |    3.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91                | A v -> Y ^     | MUX2X1   | 0.162 | 0.156 |   2.818 |    3.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.162 | 0.001 |   2.818 |    3.573 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.654 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.098 | 0.148 |   0.248 |   -0.506 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.442 | 0.364 |   0.613 |   -0.142 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.370 | 0.361 |   0.974 |    0.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.375 | 0.017 |   0.991 |    0.236 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

