// Minimal 8N1 UART transmitter.

module uart_tx #(
    parameter integer CLK_HZ = 250000000,
    parameter integer BAUD   = 115200
) (
    input  wire       clk,
    input  wire       rst_n,
    input  wire       tx_start,
    input  wire [7:0] tx_data,
    output reg        txd,
    output reg        tx_busy
);

localparam integer CLKS_PER_BIT = CLK_HZ / BAUD;
localparam [2:0] ST_IDLE  = 3'd0;
localparam [2:0] ST_START = 3'd1;
localparam [2:0] ST_DATA  = 3'd2;
localparam [2:0] ST_STOP  = 3'd3;

reg [2:0] state;
reg [31:0] clk_count;
reg [2:0] bit_index;
reg [7:0] tx_shift;

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        state     <= ST_IDLE;
        clk_count <= 32'd0;
        bit_index <= 3'd0;
        tx_shift  <= 8'd0;
        txd       <= 1'b1;
        tx_busy   <= 1'b0;
    end else begin
        case (state)
            ST_IDLE: begin
                txd <= 1'b1;
                tx_busy <= 1'b0;
                clk_count <= 32'd0;
                bit_index <= 3'd0;
                if (tx_start) begin
                    tx_shift <= tx_data;
                    tx_busy <= 1'b1;
                    state <= ST_START;
                end
            end

            ST_START: begin
                txd <= 1'b0;
                tx_busy <= 1'b1;
                if (clk_count == CLKS_PER_BIT - 1) begin
                    clk_count <= 32'd0;
                    state <= ST_DATA;
                end else begin
                    clk_count <= clk_count + 1'b1;
                end
            end

            ST_DATA: begin
                txd <= tx_shift[bit_index];
                tx_busy <= 1'b1;
                if (clk_count == CLKS_PER_BIT - 1) begin
                    clk_count <= 32'd0;
                    if (bit_index == 3'd7) begin
                        bit_index <= 3'd0;
                        state <= ST_STOP;
                    end else begin
                        bit_index <= bit_index + 1'b1;
                    end
                end else begin
                    clk_count <= clk_count + 1'b1;
                end
            end

            ST_STOP: begin
                txd <= 1'b1;
                tx_busy <= 1'b1;
                if (clk_count == CLKS_PER_BIT - 1) begin
                    clk_count <= 32'd0;
                    state <= ST_IDLE;
                end else begin
                    clk_count <= clk_count + 1'b1;
                end
            end

            default: begin
                state <= ST_IDLE;
            end
        endcase
    end
end

endmodule
