
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.074849                       # Number of seconds simulated
sim_ticks                                 74848559500                       # Number of ticks simulated
final_tick                                74848559500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 406780                       # Simulator instruction rate (inst/s)
host_op_rate                                   406780                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              238497922                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185104                       # Number of bytes of host memory used
host_seconds                                   313.83                       # Real time elapsed on the host
sim_insts                                   127661001                       # Number of instructions simulated
sim_ops                                     127661001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74848559500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       24151744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          73152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24224896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     24151744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      24151744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          377371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              378514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           70                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 70                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         322674800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            977333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             323652134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    322674800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        322674800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          59854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                59854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          59854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        322674800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           977333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            323711988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     43510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034458521250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              461930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49331                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      378515                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     376936                       # Number of write requests accepted
system.mem_ctrls.readBursts                    378515                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   376936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2857344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21367616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3339200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24224960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24123904                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 333869                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                324729                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1258                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   74848545000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                378515                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               376936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    350.138294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   250.889941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.409841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2965     16.76%     16.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4911     27.77%     44.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2680     15.15%     59.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2381     13.46%     73.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1479      8.36%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1305      7.38%     88.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          651      3.68%     92.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          501      2.83%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          814      4.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17687                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.127572                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.592679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.919113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2047     64.80%     64.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1101     34.85%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             8      0.25%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3159                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.516303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.174312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2538     80.34%     80.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      1.90%     82.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              300      9.50%     91.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              152      4.81%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               64      2.03%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.85%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.25%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.13%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3159                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst      2784640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        72704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3339200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 37203655.201941467822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 971348.019062411040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44612749.026920154691                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       377372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       376936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1757537750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     53640000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2083876552000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      4657.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46929.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5528462.53                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    974065250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1811177750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  223230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21817.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40567.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        38.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    323.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    322.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    34728                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44394                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      99077.96                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                105821940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 56226720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               292333020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              245992500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         464053200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            884247270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             18324480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1455004230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       279953760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      16593538140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            20395495260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            272.490151                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          72861741250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     26670000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     196300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  68941858250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    729023000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1763848250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3190860000                       # Time in different power states
system.mem_ctrls_1.actEnergy                 20548920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10895445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                26439420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               26361000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         459750720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            890088630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             58934400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1055397750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       551865600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      16614292680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            19714678035                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            263.394221                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          72742837500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    125945750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     194480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  68991283500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1437146250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1785195000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2314509000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  74848559500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                33225417                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24760230                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3405336                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             29867576                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18082355                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.541756                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2135351                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          645719                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             500082                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           145637                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2137                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     23865400                       # DTB read hits
system.cpu.dtb.read_misses                      30524                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 23895924                       # DTB read accesses
system.cpu.dtb.write_hits                    13156904                       # DTB write hits
system.cpu.dtb.write_misses                        36                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                13156940                       # DTB write accesses
system.cpu.dtb.data_hits                     37022304                       # DTB hits
system.cpu.dtb.data_misses                      30560                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 37052864                       # DTB accesses
system.cpu.itb.fetch_hits                    50365623                       # ITB hits
system.cpu.itb.fetch_misses                       283                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                50365906                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                  8138                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     74848559500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        149697123                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           61617767                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      232566714                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    33225417                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           20717788                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      77963084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 6812828                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  286                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2075                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          295                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  50365623                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1350664                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          142989921                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.626455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.680279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 91858632     64.24%     64.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  9248725      6.47%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6770629      4.74%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3340318      2.34%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7334987      5.13%     82.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4085965      2.86%     85.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4713942      3.30%     89.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3391432      2.37%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12245291      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            142989921                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.221951                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.553582                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30688614                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              80595500                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  13109270                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15889015                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2707522                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             14485003                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                705806                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              169422851                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                258284                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2707522                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 33555609                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                38251850                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5622008                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  20880320                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              41972612                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              158516273                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              37615318                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   1229                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           120978240                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             227444877                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        226392148                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            798970                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              99301252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21676988                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             496805                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          75205                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  99941905                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25405241                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14604550                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            761344                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           166349                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  150164129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              140585                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 138074335                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3882623                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        22643712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     19887449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2066                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     142989921                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.965623                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.823888                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            37233213     26.04%     26.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            83389099     58.32%     84.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15703012     10.98%     95.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3982242      2.78%     98.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2080079      1.45%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              601486      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 790      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       142989921                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                78119724     99.01%     99.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   3752      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 34312      0.04%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   742      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1954      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 1421      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   760      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 433713      0.55%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                228886      0.29%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             42464      0.05%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            32032      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               354      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              98965776     71.68%     71.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               695737      0.50%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              172922      0.13%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               51261      0.04%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               68847      0.05%     72.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              26225      0.02%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               16219      0.01%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                374      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24503638     17.75%     90.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            13143908      9.52%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          201157      0.15%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         227917      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              138074335                       # Type of FU issued
system.cpu.iq.rate                           0.922358                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    78899760                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.571430                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          500277444                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         172076118                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    133584481                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1643530                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             873207                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       761361                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              216095134                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  878607                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           732043                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5019568                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3049                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          899                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2152792                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        80102                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2707522                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1647833                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    21                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           152711348                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1392659                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25405241                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14604550                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              75394                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    21                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            899                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1171917                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1670143                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2842060                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             135611739                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23895924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2462596                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2406634                       # number of nop insts executed
system.cpu.iew.exec_refs                     37052864                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17909463                       # Number of branches executed
system.cpu.iew.exec_stores                   13156940                       # Number of stores executed
system.cpu.iew.exec_rate                     0.905907                       # Inst execution rate
system.cpu.iew.wb_sent                      134415589                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     134345842                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  87114885                       # num instructions producing a value
system.cpu.iew.wb_consumers                 121269116                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.897451                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.718360                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        23157286                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          138519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2706655                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    138634582                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.934500                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.064752                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     46319659     33.41%     33.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     73814108     53.24%     86.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9864672      7.12%     93.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3400947      2.45%     96.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2363581      1.70%     97.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1897189      1.37%     99.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       333057      0.24%     99.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       261877      0.19%     99.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       379492      0.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    138634582                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            129553979                       # Number of instructions committed
system.cpu.commit.committedOps              129553979                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32837431                       # Number of memory references committed
system.cpu.commit.loads                      20385673                       # Number of loads committed
system.cpu.commit.membars                       65190                       # Number of memory barriers committed
system.cpu.commit.branches                   17238137                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     665311                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125865817                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1338380                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1893078      1.46%      1.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         93776195     72.38%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          652546      0.50%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170068      0.13%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          48929      0.04%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          67891      0.05%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         26123      0.02%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          16176      0.01%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           351      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20342993     15.70%     90.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12223856      9.44%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       107870      0.08%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       227903      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         129553979                       # Class of committed instruction
system.cpu.commit.bw_lim_events                379492                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    290965549                       # The number of ROB reads
system.cpu.rob.rob_writes                   309777869                       # The number of ROB writes
system.cpu.timesIdled                          208220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         6707202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   127661001                       # Number of Instructions Simulated
system.cpu.committedOps                     127661001                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.172614                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.172614                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.852795                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.852795                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                197773899                       # number of integer regfile reads
system.cpu.int_regfile_writes               104404523                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    772626                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   418143                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  412992                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 130384                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74848559500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           801.248447                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25388                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               327                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.639144                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   801.248447                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.782469                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.782469                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          803                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71011159                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71011159                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74848559500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     22986416                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22986416                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     12385409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12385409                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        65188                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        65188                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        65190                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        65190                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     35371825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35371825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35371825                       # number of overall hits
system.cpu.dcache.overall_hits::total        35371825                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1644                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1159                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1159                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2803                       # number of overall misses
system.cpu.dcache.overall_misses::total          2803                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    124352000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    124352000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     90760984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     90760984                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       116500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       116500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    215112984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    215112984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    215112984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    215112984                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     22988060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22988060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     12386568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12386568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        65190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        65190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        65190                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        65190                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     35374628                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35374628                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35374628                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35374628                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000094                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75639.902676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75639.902676                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78309.735979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78309.735979                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        58250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76743.840171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76743.840171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76743.840171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76743.840171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1709                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.304348                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           70                       # number of writebacks
system.cpu.dcache.writebacks::total                70                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          771                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          771                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          891                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1662                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1662                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          873                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1141                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     67715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     67715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22229500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22229500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     89944500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     89944500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     89944500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     89944500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77565.864834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77565.864834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82945.895522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82945.895522                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        57250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78829.535495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78829.535495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78829.535495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78829.535495                       # average overall mshr miss latency
system.cpu.dcache.replacements                    327                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74848559500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.250006                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12070025                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            376866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.027365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.250006                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         101108615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        101108615                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74848559500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     49898501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        49898501                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     49898501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         49898501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     49898501                       # number of overall hits
system.cpu.icache.overall_hits::total        49898501                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       467121                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        467121                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       467121                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         467121                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       467121                       # number of overall misses
system.cpu.icache.overall_misses::total        467121                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12477638499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12477638499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  12477638499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12477638499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12477638499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12477638499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     50365622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50365622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     50365622                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50365622                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     50365622                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50365622                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009275                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009275                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009275                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009275                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009275                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26711.790947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26711.790947                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26711.790947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26711.790947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26711.790947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26711.790947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        34701                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               343                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   101.169096                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       376866                       # number of writebacks
system.cpu.icache.writebacks::total            376866                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        89749                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        89749                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst        89749                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        89749                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        89749                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        89749                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       377372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       377372                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       377372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       377372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       377372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       377372                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10320693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10320693000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10320693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10320693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10320693000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10320693000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007493                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007493                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007493                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007493                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007493                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27348.857361                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27348.857361                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27348.857361                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27348.857361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27348.857361                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27348.857361                       # average overall mshr miss latency
system.cpu.icache.replacements                 376866                       # number of replacements
system.membus.snoop_filter.tot_requests        755708                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       377193                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  74848559500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             378246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           70                       # Transaction distribution
system.membus.trans_dist::WritebackClean       376866                       # Transaction distribution
system.membus.trans_dist::CleanEvict              257                       # Transaction distribution
system.membus.trans_dist::ReadExReq               268                       # Transaction distribution
system.membus.trans_dist::ReadExResp              268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         377372                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           875                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1131609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2613                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1134222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     48271168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        77632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48348800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            378515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  378515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              378515                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2345724000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1899899996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6223999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
