INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module instruction_memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
