// Seed: 4010242417
module module_0 ();
  tri1 id_1;
  always @(1 or posedge 1) begin : LABEL_0
    id_1 = id_1 - id_1;
  end
  assign id_1 = 1 == 1;
  integer id_3 = 1 * 1'b0 - id_3 ^ 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7, id_8;
  module_0 modCall_1 ();
  assign id_1 = id_8;
  wire id_9;
  wire id_10, id_11, id_12;
  assign id_9 = id_1.id_6;
endmodule
