Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/Rom.v" in library work
Compiling verilog file "ipcore_dir/Ram.v" in library work
Module <Rom> compiled
Compiling verilog file "Control.v" in library work
Module <Ram> compiled
Compiling verilog file "Alu_ctrl.v" in library work
Module <Control> compiled
Compiling verilog file "ALU.v" in library work
Module <Alu_ctrl> compiled
Compiling verilog file "SignExtend_26X32.v" in library work
Module <ALU> compiled
Compiling verilog file "SignExtend_16X32.v" in library work
Module <SignExtend_26X32> compiled
Compiling verilog file "Shifter_2.v" in library work
Module <SignExtend_16X32> compiled
Compiling verilog file "RegisterBank.v" in library work
Module <Shifter_2> compiled
Compiling verilog file "InstructionMemory.v" in library work
Module <RegisterBank> compiled
Compiling verilog file "DataMemory.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "ControlInstructionMemory.v" in library work
Module <DataMemory> compiled
Compiling verilog file "Alu_final.v" in library work
Module <ControlInstructionMemory> compiled
Compiling verilog file "MIPS.v" in library work
Module <Alu_final> compiled
Module <MIPS> compiled
No errors in compilation
Analysis of file <"MIPS.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MIPS> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <ControlInstructionMemory> in library <work>.

Analyzing hierarchy for module <SignExtend_26X32> in library <work>.

Analyzing hierarchy for module <RegisterBank> in library <work>.

Analyzing hierarchy for module <SignExtend_16X32> in library <work>.

Analyzing hierarchy for module <Shifter_2> in library <work>.

Analyzing hierarchy for module <Alu_final> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <Alu_ctrl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MIPS>.
Module <MIPS> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/Rom.v" line 26: Instantiating black box module <Rom>.
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <ControlInstructionMemory> in library <work>.
Module <ControlInstructionMemory> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <SignExtend_26X32> in library <work>.
Module <SignExtend_26X32> is correct for synthesis.
 
Analyzing module <RegisterBank> in library <work>.
Module <RegisterBank> is correct for synthesis.
 
Analyzing module <SignExtend_16X32> in library <work>.
Module <SignExtend_16X32> is correct for synthesis.
 
Analyzing module <Shifter_2> in library <work>.
Module <Shifter_2> is correct for synthesis.
 
Analyzing module <Alu_final> in library <work>.
Module <Alu_final> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <Alu_ctrl> in library <work>.
Module <Alu_ctrl> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/Ram.v" line 34: Instantiating black box module <Ram>.
Module <DataMemory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SignExtend_26X32>.
    Related source file is "SignExtend_26X32.v".
Unit <SignExtend_26X32> synthesized.


Synthesizing Unit <RegisterBank>.
    Related source file is "RegisterBank.v".
    Found 32-bit 32-to-1 multiplexer for signal <ReadData1>.
    Found 32-bit 32-to-1 multiplexer for signal <ReadData2>.
    Found 32-bit register for signal <reg0>.
    Found 32-bit register for signal <reg1>.
    Found 32-bit register for signal <reg10>.
    Found 32-bit register for signal <reg11>.
    Found 32-bit register for signal <reg12>.
    Found 32-bit register for signal <reg13>.
    Found 32-bit register for signal <reg14>.
    Found 32-bit register for signal <reg15>.
    Found 32-bit register for signal <reg16>.
    Found 32-bit register for signal <reg17>.
    Found 32-bit register for signal <reg18>.
    Found 32-bit register for signal <reg19>.
    Found 32-bit register for signal <reg2>.
    Found 32-bit register for signal <reg20>.
    Found 32-bit register for signal <reg21>.
    Found 32-bit register for signal <reg22>.
    Found 32-bit register for signal <reg23>.
    Found 32-bit register for signal <reg24>.
    Found 32-bit register for signal <reg25>.
    Found 32-bit register for signal <reg26>.
    Found 32-bit register for signal <reg27>.
    Found 32-bit register for signal <reg28>.
    Found 32-bit register for signal <reg29>.
    Found 32-bit register for signal <reg3>.
    Found 32-bit register for signal <reg30>.
    Found 32-bit register for signal <reg31>.
    Found 32-bit register for signal <reg4>.
    Found 32-bit register for signal <reg5>.
    Found 32-bit register for signal <reg6>.
    Found 32-bit register for signal <reg7>.
    Found 32-bit register for signal <reg8>.
    Found 32-bit register for signal <reg9>.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <RegisterBank> synthesized.


Synthesizing Unit <SignExtend_16X32>.
    Related source file is "SignExtend_16X32.v".
Unit <SignExtend_16X32> synthesized.


Synthesizing Unit <Shifter_2>.
    Related source file is "Shifter_2.v".
Unit <Shifter_2> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
Unit <Control> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 32-bit addsub for signal <result$addsub0000>.
    Found 32-bit comparator less for signal <result$cmp_lt0000> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <Alu_ctrl>.
    Related source file is "Alu_ctrl.v".
WARNING:Xst:737 - Found 4-bit latch for signal <ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit 3-to-1 multiplexer for signal <ctrl$mux0000>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Alu_ctrl> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
WARNING:Xst:647 - Input <Address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <InstructionMemory> synthesized.


Synthesizing Unit <ControlInstructionMemory>.
    Related source file is "ControlInstructionMemory.v".
Unit <ControlInstructionMemory> synthesized.


Synthesizing Unit <Alu_final>.
    Related source file is "Alu_final.v".
WARNING:Xst:646 - Signal <control<5:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Alu_final> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <Address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <DataMemory> synthesized.


Synthesizing Unit <MIPS>.
    Related source file is "MIPS.v".
    Found 32-bit register for signal <Address>.
    Found 32-bit adder for signal <Address_branch>.
    Found 32-bit adder for signal <Word_4>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <MIPS> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 33
 32-bit register                                       : 33
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 3
 32-bit 32-to-1 multiplexer                            : 2
 4-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Rom.ngc>.
Reading core <Ram.ngc>.
Loading core <Rom> for timing and area information for instance <r1>.
WARNING:Xst:1474 - Core <Ram> was not loaded for <r1> as one or more ports did not line up with component declaration.  Declared output port <spo<31>> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 65
 1-bit 32-to-1 multiplexer                             : 64
 4-bit 3-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ctrl_3> (without init value) has a constant value of 0 in block <Alu_ctrl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MIPS> ...

Optimizing unit <RegisterBank> ...

Optimizing unit <ALU> ...

Optimizing unit <DataMemory> ...

Optimizing unit <Alu_ctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 170.
Optimizing block <MIPS> to meet ratio 100 (+ 5) of 768 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <MIPS>, final ratio is 169.
WARNING:Xst:2677 - Node <Address_0_3> of sequential type is unconnected in block <MIPS>.
FlipFlop Address_0 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1058
 Flip-Flops                                            : 1058

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPS.ngr
Top Level Output File Name         : MIPS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 98

Cell Usage :
# BELS                             : 2789
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 52
#      LUT3                        : 1135
#      LUT3_D                      : 4
#      LUT3_L                      : 32
#      LUT4                        : 228
#      LUT4_D                      : 59
#      LUT4_L                      : 11
#      MUXCY                       : 131
#      MUXF5                       : 545
#      MUXF6                       : 273
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 2
#      XORCY                       : 94
# FlipFlops/Latches                : 1061
#      FDE                         : 32
#      FDR                         : 34
#      FDRE                        : 992
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 97
#      IBUF                        : 1
#      OBUF                        : 96
# Others                           : 1
#      Ram                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                     1305  out of    768   169% (*) 
 Number of Slice Flip Flops:           1061  out of   1536    69%  
 Number of 4 input LUTs:               1551  out of   1536   100% (*) 
 Number of IOs:                          98
 Number of bonded IOBs:                  98  out of    124    79%  
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+-----------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)       | Load  |
--------------------------------------------------------+-----------------------------+-------+
clk                                                     | BUFGP                       | 1058  |
Alu_final/C2/ctrl_not0001(Alu_final/C2/ctrl_not000161:O)| NONE(*)(Alu_final/C2/ctrl_2)| 3     |
--------------------------------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 20.301ns (Maximum Frequency: 49.258MHz)
   Minimum input arrival time before clock: 7.442ns
   Maximum output required time after clock: 23.700ns
   Maximum combinational path delay: 7.819ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 20.301ns (frequency: 49.258MHz)
  Total number of paths / destination ports: 65764242 / 2082
-------------------------------------------------------------------------
Delay:               20.301ns (Levels of Logic = 45)
  Source:            Address_0_1 (FF)
  Destination:       Address_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Address_0_1 to Address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             66   0.626   2.036  Address_0_1 (Address_0_1)
     begin scope: 'InstructionMemory/r1'
     LUT4:I0->O            1   0.479   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f51 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f52)
     MUXF5:I0->O           1   0.314   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f5 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f5)
     MUXF6:I1->O         516   0.298   3.913  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f6 (spo<16>)
     end scope: 'InstructionMemory/r1'
     LUT3:I2->O            1   0.479   0.000  RegisterBank/mux32_6 (RegisterBank/mux32_6)
     MUXF5:I1->O           1   0.314   0.000  RegisterBank/mux32_5_f5 (RegisterBank/mux32_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RegisterBank/mux32_4_f6 (RegisterBank/mux32_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RegisterBank/mux32_3_f7 (RegisterBank/mux32_3_f7)
     MUXF8:I1->O           1   0.298   0.851  RegisterBank/mux32_2_f8 (ReadData2<0>)
     LUT4:I1->O            3   0.479   0.830  Mux_Alu<0>2 (Mux_Alu<0>)
     LUT3:I2->O            1   0.479   0.000  Alu_final/A1/Maddsub_result_addsub0000_lut<0> (Alu_final/A1/Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<0> (Alu_final/A1/Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<1> (Alu_final/A1/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<2> (Alu_final/A1/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<3> (Alu_final/A1/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<4> (Alu_final/A1/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<5> (Alu_final/A1/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<6> (Alu_final/A1/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<7> (Alu_final/A1/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<8> (Alu_final/A1/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<9> (Alu_final/A1/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<10> (Alu_final/A1/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<11> (Alu_final/A1/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<12> (Alu_final/A1/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<13> (Alu_final/A1/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<14> (Alu_final/A1/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<15> (Alu_final/A1/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<16> (Alu_final/A1/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<17> (Alu_final/A1/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<18> (Alu_final/A1/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<19> (Alu_final/A1/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<20> (Alu_final/A1/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<21> (Alu_final/A1/Maddsub_result_addsub0000_cy<21>)
     XORCY:CI->O           1   0.786   0.704  Alu_final/A1/Maddsub_result_addsub0000_xor<22> (Alu_final/A1/result_addsub0000<22>)
     LUT4_D:I3->O          1   0.479   0.976  Alu_final/A1/result<22> (result<22>)
     LUT4:I0->O            1   0.479   0.000  Alu_final/A1/zero_wg_lut<0> (Alu_final/A1/zero_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Alu_final/A1/zero_wg_cy<0> (Alu_final/A1/zero_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/zero_wg_cy<1> (Alu_final/A1/zero_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/zero_wg_cy<2> (Alu_final/A1/zero_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/zero_wg_cy<3> (Alu_final/A1/zero_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/zero_wg_cy<4> (Alu_final/A1/zero_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/zero_wg_cy<5> (Alu_final/A1/zero_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/zero_wg_cy<6> (Alu_final/A1/zero_wg_cy<6>)
     MUXCY:CI->O          32   0.264   1.598  Alu_final/A1/zero_wg_cy<7> (Alu_final/A1/zero_wg_cy<7>)
     LUT4:I3->O            1   0.479   0.000  Address_mux0000<9> (Address_mux0000<9>)
     FDR:D                     0.176          Address_9
    ----------------------------------------
    Total                     20.301ns (9.394ns logic, 10.907ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2082 / 2082
-------------------------------------------------------------------------
Offset:              7.442ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       RegisterBank/reg10_31 (FF)
  Destination Clock: clk rising

  Data Path: rst to RegisterBank/reg10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1027   0.715   4.149  rst_IBUF (rst_IBUF)
     LUT4:I0->O           32   0.479   1.575  RegisterBank/reg10_not00011 (RegisterBank/reg10_not0001)
     FDE:CE                    0.524          RegisterBank/reg10_0
    ----------------------------------------
    Total                      7.442ns (1.718ns logic, 5.724ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1099701 / 135
-------------------------------------------------------------------------
Offset:              23.700ns (Levels of Logic = 47)
  Source:            Address_0_1 (FF)
  Destination:       leer_dato<0> (PAD)
  Source Clock:      clk rising

  Data Path: Address_0_1 to leer_dato<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             66   0.626   2.036  Address_0_1 (Address_0_1)
     begin scope: 'InstructionMemory/r1'
     LUT4:I0->O            1   0.479   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f51 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f52)
     MUXF5:I0->O           1   0.314   0.000  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f5 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f5)
     MUXF6:I1->O         516   0.298   3.913  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mrom_spo_int_rom000034_f6 (spo<16>)
     end scope: 'InstructionMemory/r1'
     LUT3:I2->O            1   0.479   0.000  RegisterBank/mux32_6 (RegisterBank/mux32_6)
     MUXF5:I1->O           1   0.314   0.000  RegisterBank/mux32_5_f5 (RegisterBank/mux32_5_f5)
     MUXF6:I1->O           1   0.298   0.000  RegisterBank/mux32_4_f6 (RegisterBank/mux32_4_f6)
     MUXF7:I1->O           1   0.298   0.000  RegisterBank/mux32_3_f7 (RegisterBank/mux32_3_f7)
     MUXF8:I1->O           1   0.298   0.851  RegisterBank/mux32_2_f8 (ReadData2<0>)
     LUT4:I1->O            3   0.479   0.941  Mux_Alu<0>2 (Mux_Alu<0>)
     LUT2:I1->O            1   0.479   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_lut<0> (Alu_final/A1/Mcompar_result_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<0> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<1> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<2> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<3> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<4> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<5> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<6> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<7> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<8> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<9> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<10> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<11> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<12> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<13> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<14> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<15> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<16> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<17> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<18> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<19> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<20> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<21> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<22> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<23> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<24> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<25> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<26> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<27> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<28> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<29> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<29>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<30> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<30>)
     MUXCY:CI->O           1   0.264   0.704  Alu_final/A1/Mcompar_result_cmp_lt0000_cy<31> (Alu_final/A1/Mcompar_result_cmp_lt0000_cy<31>)
     LUT4:I3->O            1   0.479   0.000  Alu_final/A1/result<0>1 (Alu_final/A1/result<0>)
     MUXF5:I1->O           2   0.314   0.768  Alu_final/A1/result<0>_f5 (result<0>)
     LUT4:I3->O           33   0.479   1.580  WriteData<0>1 (leer_dato_0_OBUF)
     OBUF:I->O                 4.909          leer_dato_0_OBUF (leer_dato<0>)
    ----------------------------------------
    Total                     23.700ns (12.908ns logic, 10.793ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Alu_final/C2/ctrl_not0001'
  Total number of paths / destination ports: 2548 / 38
-------------------------------------------------------------------------
Offset:              18.251ns (Levels of Logic = 34)
  Source:            Alu_final/C2/ctrl_0 (LATCH)
  Destination:       leer_dato<28> (PAD)
  Source Clock:      Alu_final/C2/ctrl_not0001 falling

  Data Path: Alu_final/C2/ctrl_0 to leer_dato<28>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              65   0.551   2.031  Alu_final/C2/ctrl_0 (Alu_final/C2/ctrl_0)
     LUT3:I0->O           40   0.479   1.909  Alu_final/A1/result_mux00002 (Alu_final/A1/result_mux0000)
     LUT3:I0->O            1   0.479   0.740  Mux_Alu<1>1_SW1 (N267)
     LUT4:I2->O            1   0.479   0.000  Alu_final/A1/Maddsub_result_addsub0000_lut<1> (Alu_final/A1/Maddsub_result_addsub0000_lut<1>)
     MUXCY:S->O            1   0.435   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<1> (Alu_final/A1/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<2> (Alu_final/A1/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<3> (Alu_final/A1/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<4> (Alu_final/A1/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<5> (Alu_final/A1/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<6> (Alu_final/A1/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<7> (Alu_final/A1/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<8> (Alu_final/A1/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<9> (Alu_final/A1/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<10> (Alu_final/A1/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<11> (Alu_final/A1/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<12> (Alu_final/A1/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<13> (Alu_final/A1/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<14> (Alu_final/A1/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<15> (Alu_final/A1/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<16> (Alu_final/A1/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<17> (Alu_final/A1/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<18> (Alu_final/A1/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<19> (Alu_final/A1/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<20> (Alu_final/A1/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<21> (Alu_final/A1/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<22> (Alu_final/A1/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<23> (Alu_final/A1/Maddsub_result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<24> (Alu_final/A1/Maddsub_result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<25> (Alu_final/A1/Maddsub_result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<26> (Alu_final/A1/Maddsub_result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  Alu_final/A1/Maddsub_result_addsub0000_cy<27> (Alu_final/A1/Maddsub_result_addsub0000_cy<27>)
     XORCY:CI->O           1   0.786   0.704  Alu_final/A1/Maddsub_result_addsub0000_xor<28> (Alu_final/A1/result_addsub0000<28>)
     LUT4:I3->O            2   0.479   0.768  Alu_final/A1/result<28> (result<28>)
     LUT4:I3->O           33   0.479   1.580  WriteData<28>1 (leer_dato_28_OBUF)
     OBUF:I->O                 4.909          leer_dato_28_OBUF (leer_dato<28>)
    ----------------------------------------
    Total                     18.251ns (10.519ns logic, 7.732ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Delay:               7.819ns (Levels of Logic = 2)
  Source:            DataMemory/r1:spo<31> (PAD)
  Destination:       leer_dato<31> (PAD)

  Data Path: DataMemory/r1:spo<31> to leer_dato<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    Ram:spo<31>            1   0.000   0.851  DataMemory/r1 (DataMemory/read<31>)
     LUT4:I1->O           33   0.479   1.580  WriteData<31>1 (leer_dato_31_OBUF)
     OBUF:I->O                 4.909          leer_dato_31_OBUF (leer_dato<31>)
    ----------------------------------------
    Total                      7.819ns (5.388ns logic, 2.431ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================


Total REAL time to Xst completion: 261.00 secs
Total CPU time to Xst completion: 261.05 secs
 
--> 

Total memory usage is 634824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    3 (   0 filtered)

