
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014d8 <.init>:
  4014d8:	stp	x29, x30, [sp, #-16]!
  4014dc:	mov	x29, sp
  4014e0:	bl	401950 <ferror@plt+0x60>
  4014e4:	ldp	x29, x30, [sp], #16
  4014e8:	ret

Disassembly of section .plt:

00000000004014f0 <memcpy@plt-0x20>:
  4014f0:	stp	x16, x30, [sp, #-16]!
  4014f4:	adrp	x16, 417000 <ferror@plt+0x15710>
  4014f8:	ldr	x17, [x16, #4088]
  4014fc:	add	x16, x16, #0xff8
  401500:	br	x17
  401504:	nop
  401508:	nop
  40150c:	nop

0000000000401510 <memcpy@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16710>
  401514:	ldr	x17, [x16]
  401518:	add	x16, x16, #0x0
  40151c:	br	x17

0000000000401520 <_exit@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16710>
  401524:	ldr	x17, [x16, #8]
  401528:	add	x16, x16, #0x8
  40152c:	br	x17

0000000000401530 <strtok@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16710>
  401534:	ldr	x17, [x16, #16]
  401538:	add	x16, x16, #0x10
  40153c:	br	x17

0000000000401540 <strtoul@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16710>
  401544:	ldr	x17, [x16, #24]
  401548:	add	x16, x16, #0x18
  40154c:	br	x17

0000000000401550 <strlen@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16710>
  401554:	ldr	x17, [x16, #32]
  401558:	add	x16, x16, #0x20
  40155c:	br	x17

0000000000401560 <fputs@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16710>
  401564:	ldr	x17, [x16, #40]
  401568:	add	x16, x16, #0x28
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16710>
  401574:	ldr	x17, [x16, #48]
  401578:	add	x16, x16, #0x30
  40157c:	br	x17

0000000000401580 <dup@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16710>
  401584:	ldr	x17, [x16, #56]
  401588:	add	x16, x16, #0x38
  40158c:	br	x17

0000000000401590 <strtoimax@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16710>
  401594:	ldr	x17, [x16, #64]
  401598:	add	x16, x16, #0x40
  40159c:	br	x17

00000000004015a0 <daemon@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015a4:	ldr	x17, [x16, #72]
  4015a8:	add	x16, x16, #0x48
  4015ac:	br	x17

00000000004015b0 <strtod@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015b4:	ldr	x17, [x16, #80]
  4015b8:	add	x16, x16, #0x50
  4015bc:	br	x17

00000000004015c0 <pause@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015c4:	ldr	x17, [x16, #88]
  4015c8:	add	x16, x16, #0x58
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015d4:	ldr	x17, [x16, #96]
  4015d8:	add	x16, x16, #0x60
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015e4:	ldr	x17, [x16, #104]
  4015e8:	add	x16, x16, #0x68
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4015f4:	ldr	x17, [x16, #112]
  4015f8:	add	x16, x16, #0x70
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16710>
  401604:	ldr	x17, [x16, #120]
  401608:	add	x16, x16, #0x78
  40160c:	br	x17

0000000000401610 <tcgetattr@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16710>
  401614:	ldr	x17, [x16, #128]
  401618:	add	x16, x16, #0x80
  40161c:	br	x17

0000000000401620 <fileno@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16710>
  401624:	ldr	x17, [x16, #136]
  401628:	add	x16, x16, #0x88
  40162c:	br	x17

0000000000401630 <signal@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16710>
  401634:	ldr	x17, [x16, #144]
  401638:	add	x16, x16, #0x90
  40163c:	br	x17

0000000000401640 <malloc@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16710>
  401644:	ldr	x17, [x16, #152]
  401648:	add	x16, x16, #0x98
  40164c:	br	x17

0000000000401650 <open@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16710>
  401654:	ldr	x17, [x16, #160]
  401658:	add	x16, x16, #0xa0
  40165c:	br	x17

0000000000401660 <strncmp@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16710>
  401664:	ldr	x17, [x16, #168]
  401668:	add	x16, x16, #0xa8
  40166c:	br	x17

0000000000401670 <bindtextdomain@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16710>
  401674:	ldr	x17, [x16, #176]
  401678:	add	x16, x16, #0xb0
  40167c:	br	x17

0000000000401680 <__libc_start_main@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16710>
  401684:	ldr	x17, [x16, #184]
  401688:	add	x16, x16, #0xb8
  40168c:	br	x17

0000000000401690 <fgetc@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16710>
  401694:	ldr	x17, [x16, #192]
  401698:	add	x16, x16, #0xc0
  40169c:	br	x17

00000000004016a0 <sleep@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016a4:	ldr	x17, [x16, #200]
  4016a8:	add	x16, x16, #0xc8
  4016ac:	br	x17

00000000004016b0 <vwarnx@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016b4:	ldr	x17, [x16, #208]
  4016b8:	add	x16, x16, #0xd0
  4016bc:	br	x17

00000000004016c0 <strcasecmp@plt>:
  4016c0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016c4:	ldr	x17, [x16, #216]
  4016c8:	add	x16, x16, #0xd8
  4016cc:	br	x17

00000000004016d0 <strdup@plt>:
  4016d0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016d4:	ldr	x17, [x16, #224]
  4016d8:	add	x16, x16, #0xe0
  4016dc:	br	x17

00000000004016e0 <close@plt>:
  4016e0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016e4:	ldr	x17, [x16, #232]
  4016e8:	add	x16, x16, #0xe8
  4016ec:	br	x17

00000000004016f0 <__gmon_start__@plt>:
  4016f0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4016f4:	ldr	x17, [x16, #240]
  4016f8:	add	x16, x16, #0xf0
  4016fc:	br	x17

0000000000401700 <write@plt>:
  401700:	adrp	x16, 418000 <ferror@plt+0x16710>
  401704:	ldr	x17, [x16, #248]
  401708:	add	x16, x16, #0xf8
  40170c:	br	x17

0000000000401710 <strtoumax@plt>:
  401710:	adrp	x16, 418000 <ferror@plt+0x16710>
  401714:	ldr	x17, [x16, #256]
  401718:	add	x16, x16, #0x100
  40171c:	br	x17

0000000000401720 <abort@plt>:
  401720:	adrp	x16, 418000 <ferror@plt+0x16710>
  401724:	ldr	x17, [x16, #264]
  401728:	add	x16, x16, #0x108
  40172c:	br	x17

0000000000401730 <textdomain@plt>:
  401730:	adrp	x16, 418000 <ferror@plt+0x16710>
  401734:	ldr	x17, [x16, #272]
  401738:	add	x16, x16, #0x110
  40173c:	br	x17

0000000000401740 <getopt_long@plt>:
  401740:	adrp	x16, 418000 <ferror@plt+0x16710>
  401744:	ldr	x17, [x16, #280]
  401748:	add	x16, x16, #0x118
  40174c:	br	x17

0000000000401750 <strcmp@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16710>
  401754:	ldr	x17, [x16, #288]
  401758:	add	x16, x16, #0x120
  40175c:	br	x17

0000000000401760 <warn@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16710>
  401764:	ldr	x17, [x16, #296]
  401768:	add	x16, x16, #0x128
  40176c:	br	x17

0000000000401770 <__ctype_b_loc@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16710>
  401774:	ldr	x17, [x16, #304]
  401778:	add	x16, x16, #0x130
  40177c:	br	x17

0000000000401780 <strtol@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16710>
  401784:	ldr	x17, [x16, #312]
  401788:	add	x16, x16, #0x138
  40178c:	br	x17

0000000000401790 <cfsetspeed@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16710>
  401794:	ldr	x17, [x16, #320]
  401798:	add	x16, x16, #0x140
  40179c:	br	x17

00000000004017a0 <free@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017a4:	ldr	x17, [x16, #328]
  4017a8:	add	x16, x16, #0x148
  4017ac:	br	x17

00000000004017b0 <nanosleep@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017b4:	ldr	x17, [x16, #336]
  4017b8:	add	x16, x16, #0x150
  4017bc:	br	x17

00000000004017c0 <vasprintf@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017c4:	ldr	x17, [x16, #344]
  4017c8:	add	x16, x16, #0x158
  4017cc:	br	x17

00000000004017d0 <strndup@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017d4:	ldr	x17, [x16, #352]
  4017d8:	add	x16, x16, #0x160
  4017dc:	br	x17

00000000004017e0 <strspn@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017e4:	ldr	x17, [x16, #360]
  4017e8:	add	x16, x16, #0x168
  4017ec:	br	x17

00000000004017f0 <strchr@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4017f4:	ldr	x17, [x16, #368]
  4017f8:	add	x16, x16, #0x170
  4017fc:	br	x17

0000000000401800 <fflush@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16710>
  401804:	ldr	x17, [x16, #376]
  401808:	add	x16, x16, #0x178
  40180c:	br	x17

0000000000401810 <warnx@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16710>
  401814:	ldr	x17, [x16, #384]
  401818:	add	x16, x16, #0x180
  40181c:	br	x17

0000000000401820 <tcsetattr@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16710>
  401824:	ldr	x17, [x16, #392]
  401828:	add	x16, x16, #0x188
  40182c:	br	x17

0000000000401830 <isatty@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16710>
  401834:	ldr	x17, [x16, #400]
  401838:	add	x16, x16, #0x190
  40183c:	br	x17

0000000000401840 <cfmakeraw@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16710>
  401844:	ldr	x17, [x16, #408]
  401848:	add	x16, x16, #0x198
  40184c:	br	x17

0000000000401850 <errx@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16710>
  401854:	ldr	x17, [x16, #416]
  401858:	add	x16, x16, #0x1a0
  40185c:	br	x17

0000000000401860 <strcspn@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16710>
  401864:	ldr	x17, [x16, #424]
  401868:	add	x16, x16, #0x1a8
  40186c:	br	x17

0000000000401870 <printf@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16710>
  401874:	ldr	x17, [x16, #432]
  401878:	add	x16, x16, #0x1b0
  40187c:	br	x17

0000000000401880 <__assert_fail@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16710>
  401884:	ldr	x17, [x16, #440]
  401888:	add	x16, x16, #0x1b8
  40188c:	br	x17

0000000000401890 <__errno_location@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16710>
  401894:	ldr	x17, [x16, #448]
  401898:	add	x16, x16, #0x1c0
  40189c:	br	x17

00000000004018a0 <gettext@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018a4:	ldr	x17, [x16, #456]
  4018a8:	add	x16, x16, #0x1c8
  4018ac:	br	x17

00000000004018b0 <fprintf@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018b4:	ldr	x17, [x16, #464]
  4018b8:	add	x16, x16, #0x1d0
  4018bc:	br	x17

00000000004018c0 <err@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018c4:	ldr	x17, [x16, #472]
  4018c8:	add	x16, x16, #0x1d8
  4018cc:	br	x17

00000000004018d0 <ioctl@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018d4:	ldr	x17, [x16, #480]
  4018d8:	add	x16, x16, #0x1e0
  4018dc:	br	x17

00000000004018e0 <setlocale@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018e4:	ldr	x17, [x16, #488]
  4018e8:	add	x16, x16, #0x1e8
  4018ec:	br	x17

00000000004018f0 <ferror@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16710>
  4018f4:	ldr	x17, [x16, #496]
  4018f8:	add	x16, x16, #0x1f0
  4018fc:	br	x17

Disassembly of section .text:

0000000000401900 <.text>:
  401900:	mov	x29, #0x0                   	// #0
  401904:	mov	x30, #0x0                   	// #0
  401908:	mov	x5, x0
  40190c:	ldr	x1, [sp]
  401910:	add	x2, sp, #0x8
  401914:	mov	x6, sp
  401918:	movz	x0, #0x0, lsl #48
  40191c:	movk	x0, #0x0, lsl #32
  401920:	movk	x0, #0x40, lsl #16
  401924:	movk	x0, #0x2408
  401928:	movz	x3, #0x0, lsl #48
  40192c:	movk	x3, #0x0, lsl #32
  401930:	movk	x3, #0x40, lsl #16
  401934:	movk	x3, #0x5868
  401938:	movz	x4, #0x0, lsl #48
  40193c:	movk	x4, #0x0, lsl #32
  401940:	movk	x4, #0x40, lsl #16
  401944:	movk	x4, #0x58e8
  401948:	bl	401680 <__libc_start_main@plt>
  40194c:	bl	401720 <abort@plt>
  401950:	adrp	x0, 417000 <ferror@plt+0x15710>
  401954:	ldr	x0, [x0, #4064]
  401958:	cbz	x0, 401960 <ferror@plt+0x70>
  40195c:	b	4016f0 <__gmon_start__@plt>
  401960:	ret
  401964:	stp	x29, x30, [sp, #-32]!
  401968:	mov	x29, sp
  40196c:	adrp	x0, 418000 <ferror@plt+0x16710>
  401970:	add	x0, x0, #0x220
  401974:	str	x0, [sp, #24]
  401978:	ldr	x0, [sp, #24]
  40197c:	str	x0, [sp, #24]
  401980:	ldr	x1, [sp, #24]
  401984:	adrp	x0, 418000 <ferror@plt+0x16710>
  401988:	add	x0, x0, #0x220
  40198c:	cmp	x1, x0
  401990:	b.eq	4019cc <ferror@plt+0xdc>  // b.none
  401994:	adrp	x0, 405000 <ferror@plt+0x3710>
  401998:	add	x0, x0, #0x918
  40199c:	ldr	x0, [x0]
  4019a0:	str	x0, [sp, #16]
  4019a4:	ldr	x0, [sp, #16]
  4019a8:	str	x0, [sp, #16]
  4019ac:	ldr	x0, [sp, #16]
  4019b0:	cmp	x0, #0x0
  4019b4:	b.eq	4019d0 <ferror@plt+0xe0>  // b.none
  4019b8:	ldr	x1, [sp, #16]
  4019bc:	adrp	x0, 418000 <ferror@plt+0x16710>
  4019c0:	add	x0, x0, #0x220
  4019c4:	blr	x1
  4019c8:	b	4019d0 <ferror@plt+0xe0>
  4019cc:	nop
  4019d0:	ldp	x29, x30, [sp], #32
  4019d4:	ret
  4019d8:	stp	x29, x30, [sp, #-48]!
  4019dc:	mov	x29, sp
  4019e0:	adrp	x0, 418000 <ferror@plt+0x16710>
  4019e4:	add	x0, x0, #0x220
  4019e8:	str	x0, [sp, #40]
  4019ec:	ldr	x0, [sp, #40]
  4019f0:	str	x0, [sp, #40]
  4019f4:	ldr	x1, [sp, #40]
  4019f8:	adrp	x0, 418000 <ferror@plt+0x16710>
  4019fc:	add	x0, x0, #0x220
  401a00:	sub	x0, x1, x0
  401a04:	asr	x0, x0, #3
  401a08:	lsr	x1, x0, #63
  401a0c:	add	x0, x1, x0
  401a10:	asr	x0, x0, #1
  401a14:	str	x0, [sp, #32]
  401a18:	ldr	x0, [sp, #32]
  401a1c:	cmp	x0, #0x0
  401a20:	b.eq	401a60 <ferror@plt+0x170>  // b.none
  401a24:	adrp	x0, 405000 <ferror@plt+0x3710>
  401a28:	add	x0, x0, #0x920
  401a2c:	ldr	x0, [x0]
  401a30:	str	x0, [sp, #24]
  401a34:	ldr	x0, [sp, #24]
  401a38:	str	x0, [sp, #24]
  401a3c:	ldr	x0, [sp, #24]
  401a40:	cmp	x0, #0x0
  401a44:	b.eq	401a64 <ferror@plt+0x174>  // b.none
  401a48:	ldr	x2, [sp, #24]
  401a4c:	ldr	x1, [sp, #32]
  401a50:	adrp	x0, 418000 <ferror@plt+0x16710>
  401a54:	add	x0, x0, #0x220
  401a58:	blr	x2
  401a5c:	b	401a64 <ferror@plt+0x174>
  401a60:	nop
  401a64:	ldp	x29, x30, [sp], #48
  401a68:	ret
  401a6c:	stp	x29, x30, [sp, #-16]!
  401a70:	mov	x29, sp
  401a74:	adrp	x0, 418000 <ferror@plt+0x16710>
  401a78:	add	x0, x0, #0x248
  401a7c:	ldrb	w0, [x0]
  401a80:	and	x0, x0, #0xff
  401a84:	cmp	x0, #0x0
  401a88:	b.ne	401aa4 <ferror@plt+0x1b4>  // b.any
  401a8c:	bl	401964 <ferror@plt+0x74>
  401a90:	adrp	x0, 418000 <ferror@plt+0x16710>
  401a94:	add	x0, x0, #0x248
  401a98:	mov	w1, #0x1                   	// #1
  401a9c:	strb	w1, [x0]
  401aa0:	b	401aa8 <ferror@plt+0x1b8>
  401aa4:	nop
  401aa8:	ldp	x29, x30, [sp], #16
  401aac:	ret
  401ab0:	stp	x29, x30, [sp, #-16]!
  401ab4:	mov	x29, sp
  401ab8:	bl	4019d8 <ferror@plt+0xe8>
  401abc:	nop
  401ac0:	ldp	x29, x30, [sp], #16
  401ac4:	ret
  401ac8:	stp	x29, x30, [sp, #-48]!
  401acc:	mov	x29, sp
  401ad0:	str	w0, [sp, #28]
  401ad4:	ldr	w1, [sp, #28]
  401ad8:	mov	w0, #0xde83                	// #56963
  401adc:	movk	w0, #0x431b, lsl #16
  401ae0:	umull	x0, w1, w0
  401ae4:	lsr	x0, x0, #32
  401ae8:	lsr	w0, w0, #18
  401aec:	mov	w0, w0
  401af0:	str	x0, [sp, #32]
  401af4:	ldr	w1, [sp, #28]
  401af8:	mov	w0, #0xde83                	// #56963
  401afc:	movk	w0, #0x431b, lsl #16
  401b00:	umull	x0, w1, w0
  401b04:	lsr	x0, x0, #32
  401b08:	lsr	w0, w0, #18
  401b0c:	mov	w2, #0x4240                	// #16960
  401b10:	movk	w2, #0xf, lsl #16
  401b14:	mul	w0, w0, w2
  401b18:	sub	w0, w1, w0
  401b1c:	mov	w1, w0
  401b20:	mov	x0, x1
  401b24:	lsl	x0, x0, #5
  401b28:	sub	x0, x0, x1
  401b2c:	lsl	x0, x0, #2
  401b30:	add	x0, x0, x1
  401b34:	lsl	x0, x0, #3
  401b38:	str	x0, [sp, #40]
  401b3c:	add	x0, sp, #0x20
  401b40:	mov	x1, #0x0                   	// #0
  401b44:	bl	4017b0 <nanosleep@plt>
  401b48:	ldp	x29, x30, [sp], #48
  401b4c:	ret
  401b50:	stp	x29, x30, [sp, #-64]!
  401b54:	mov	x29, sp
  401b58:	str	w0, [sp, #44]
  401b5c:	str	x1, [sp, #32]
  401b60:	str	x2, [sp, #24]
  401b64:	b	401c04 <ferror@plt+0x314>
  401b68:	bl	401890 <__errno_location@plt>
  401b6c:	str	wzr, [x0]
  401b70:	ldr	x2, [sp, #24]
  401b74:	ldr	x1, [sp, #32]
  401b78:	ldr	w0, [sp, #44]
  401b7c:	bl	401700 <write@plt>
  401b80:	str	x0, [sp, #56]
  401b84:	ldr	x0, [sp, #56]
  401b88:	cmp	x0, #0x0
  401b8c:	b.le	401bc0 <ferror@plt+0x2d0>
  401b90:	ldr	x0, [sp, #56]
  401b94:	ldr	x1, [sp, #24]
  401b98:	sub	x0, x1, x0
  401b9c:	str	x0, [sp, #24]
  401ba0:	ldr	x0, [sp, #24]
  401ba4:	cmp	x0, #0x0
  401ba8:	b.eq	401be8 <ferror@plt+0x2f8>  // b.none
  401bac:	ldr	x0, [sp, #56]
  401bb0:	ldr	x1, [sp, #32]
  401bb4:	add	x0, x1, x0
  401bb8:	str	x0, [sp, #32]
  401bbc:	b	401be8 <ferror@plt+0x2f8>
  401bc0:	bl	401890 <__errno_location@plt>
  401bc4:	ldr	w0, [x0]
  401bc8:	cmp	w0, #0x4
  401bcc:	b.eq	401be8 <ferror@plt+0x2f8>  // b.none
  401bd0:	bl	401890 <__errno_location@plt>
  401bd4:	ldr	w0, [x0]
  401bd8:	cmp	w0, #0xb
  401bdc:	b.eq	401be8 <ferror@plt+0x2f8>  // b.none
  401be0:	mov	w0, #0xffffffff            	// #-1
  401be4:	b	401c14 <ferror@plt+0x324>
  401be8:	bl	401890 <__errno_location@plt>
  401bec:	ldr	w0, [x0]
  401bf0:	cmp	w0, #0xb
  401bf4:	b.ne	401c04 <ferror@plt+0x314>  // b.any
  401bf8:	mov	w0, #0xd090                	// #53392
  401bfc:	movk	w0, #0x3, lsl #16
  401c00:	bl	401ac8 <ferror@plt+0x1d8>
  401c04:	ldr	x0, [sp, #24]
  401c08:	cmp	x0, #0x0
  401c0c:	b.ne	401b68 <ferror@plt+0x278>  // b.any
  401c10:	mov	w0, #0x0                   	// #0
  401c14:	ldp	x29, x30, [sp], #64
  401c18:	ret
  401c1c:	stp	x29, x30, [sp, #-48]!
  401c20:	mov	x29, sp
  401c24:	str	x0, [sp, #24]
  401c28:	bl	401890 <__errno_location@plt>
  401c2c:	str	wzr, [x0]
  401c30:	ldr	x0, [sp, #24]
  401c34:	bl	4018f0 <ferror@plt>
  401c38:	cmp	w0, #0x0
  401c3c:	b.ne	401c98 <ferror@plt+0x3a8>  // b.any
  401c40:	ldr	x0, [sp, #24]
  401c44:	bl	401800 <fflush@plt>
  401c48:	cmp	w0, #0x0
  401c4c:	b.ne	401c98 <ferror@plt+0x3a8>  // b.any
  401c50:	ldr	x0, [sp, #24]
  401c54:	bl	401620 <fileno@plt>
  401c58:	str	w0, [sp, #44]
  401c5c:	ldr	w0, [sp, #44]
  401c60:	cmp	w0, #0x0
  401c64:	b.lt	401ca0 <ferror@plt+0x3b0>  // b.tstop
  401c68:	ldr	w0, [sp, #44]
  401c6c:	bl	401580 <dup@plt>
  401c70:	str	w0, [sp, #44]
  401c74:	ldr	w0, [sp, #44]
  401c78:	cmp	w0, #0x0
  401c7c:	b.lt	401ca0 <ferror@plt+0x3b0>  // b.tstop
  401c80:	ldr	w0, [sp, #44]
  401c84:	bl	4016e0 <close@plt>
  401c88:	cmp	w0, #0x0
  401c8c:	b.ne	401ca0 <ferror@plt+0x3b0>  // b.any
  401c90:	mov	w0, #0x0                   	// #0
  401c94:	b	401cc0 <ferror@plt+0x3d0>
  401c98:	nop
  401c9c:	b	401ca4 <ferror@plt+0x3b4>
  401ca0:	nop
  401ca4:	bl	401890 <__errno_location@plt>
  401ca8:	ldr	w0, [x0]
  401cac:	cmp	w0, #0x9
  401cb0:	b.ne	401cbc <ferror@plt+0x3cc>  // b.any
  401cb4:	mov	w0, #0x0                   	// #0
  401cb8:	b	401cc0 <ferror@plt+0x3d0>
  401cbc:	mov	w0, #0xffffffff            	// #-1
  401cc0:	ldp	x29, x30, [sp], #48
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-16]!
  401ccc:	mov	x29, sp
  401cd0:	adrp	x0, 418000 <ferror@plt+0x16710>
  401cd4:	add	x0, x0, #0x238
  401cd8:	ldr	x0, [x0]
  401cdc:	bl	401c1c <ferror@plt+0x32c>
  401ce0:	cmp	w0, #0x0
  401ce4:	b.eq	401d34 <ferror@plt+0x444>  // b.none
  401ce8:	bl	401890 <__errno_location@plt>
  401cec:	ldr	w0, [x0]
  401cf0:	cmp	w0, #0x20
  401cf4:	b.eq	401d34 <ferror@plt+0x444>  // b.none
  401cf8:	bl	401890 <__errno_location@plt>
  401cfc:	ldr	w0, [x0]
  401d00:	cmp	w0, #0x0
  401d04:	b.eq	401d1c <ferror@plt+0x42c>  // b.none
  401d08:	adrp	x0, 405000 <ferror@plt+0x3710>
  401d0c:	add	x0, x0, #0x928
  401d10:	bl	4018a0 <gettext@plt>
  401d14:	bl	401760 <warn@plt>
  401d18:	b	401d2c <ferror@plt+0x43c>
  401d1c:	adrp	x0, 405000 <ferror@plt+0x3710>
  401d20:	add	x0, x0, #0x928
  401d24:	bl	4018a0 <gettext@plt>
  401d28:	bl	401810 <warnx@plt>
  401d2c:	mov	w0, #0x1                   	// #1
  401d30:	bl	401520 <_exit@plt>
  401d34:	adrp	x0, 418000 <ferror@plt+0x16710>
  401d38:	add	x0, x0, #0x220
  401d3c:	ldr	x0, [x0]
  401d40:	bl	401c1c <ferror@plt+0x32c>
  401d44:	cmp	w0, #0x0
  401d48:	b.eq	401d54 <ferror@plt+0x464>  // b.none
  401d4c:	mov	w0, #0x1                   	// #1
  401d50:	bl	401520 <_exit@plt>
  401d54:	nop
  401d58:	ldp	x29, x30, [sp], #16
  401d5c:	ret
  401d60:	stp	x29, x30, [sp, #-16]!
  401d64:	mov	x29, sp
  401d68:	adrp	x0, 401000 <memcpy@plt-0x510>
  401d6c:	add	x0, x0, #0xcc8
  401d70:	bl	4058f0 <ferror@plt+0x4000>
  401d74:	nop
  401d78:	ldp	x29, x30, [sp], #16
  401d7c:	ret
  401d80:	stp	x29, x30, [sp, #-288]!
  401d84:	mov	x29, sp
  401d88:	str	x0, [sp, #56]
  401d8c:	str	x1, [sp, #232]
  401d90:	str	x2, [sp, #240]
  401d94:	str	x3, [sp, #248]
  401d98:	str	x4, [sp, #256]
  401d9c:	str	x5, [sp, #264]
  401da0:	str	x6, [sp, #272]
  401da4:	str	x7, [sp, #280]
  401da8:	str	q0, [sp, #96]
  401dac:	str	q1, [sp, #112]
  401db0:	str	q2, [sp, #128]
  401db4:	str	q3, [sp, #144]
  401db8:	str	q4, [sp, #160]
  401dbc:	str	q5, [sp, #176]
  401dc0:	str	q6, [sp, #192]
  401dc4:	str	q7, [sp, #208]
  401dc8:	adrp	x0, 418000 <ferror@plt+0x16710>
  401dcc:	add	x0, x0, #0x24c
  401dd0:	ldr	w0, [x0]
  401dd4:	cmp	w0, #0x0
  401dd8:	b.eq	401e40 <ferror@plt+0x550>  // b.none
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	bl	401800 <fflush@plt>
  401de4:	add	x0, sp, #0x120
  401de8:	str	x0, [sp, #64]
  401dec:	add	x0, sp, #0x120
  401df0:	str	x0, [sp, #72]
  401df4:	add	x0, sp, #0xe0
  401df8:	str	x0, [sp, #80]
  401dfc:	mov	w0, #0xffffffc8            	// #-56
  401e00:	str	w0, [sp, #88]
  401e04:	mov	w0, #0xffffff80            	// #-128
  401e08:	str	w0, [sp, #92]
  401e0c:	add	x2, sp, #0x10
  401e10:	add	x3, sp, #0x40
  401e14:	ldp	x0, x1, [x3]
  401e18:	stp	x0, x1, [x2]
  401e1c:	ldp	x0, x1, [x3, #16]
  401e20:	stp	x0, x1, [x2, #16]
  401e24:	add	x0, sp, #0x10
  401e28:	mov	x1, x0
  401e2c:	ldr	x0, [sp, #56]
  401e30:	bl	4016b0 <vwarnx@plt>
  401e34:	mov	x0, #0x0                   	// #0
  401e38:	bl	401800 <fflush@plt>
  401e3c:	b	401e44 <ferror@plt+0x554>
  401e40:	nop
  401e44:	ldp	x29, x30, [sp], #288
  401e48:	ret
  401e4c:	stp	x29, x30, [sp, #-48]!
  401e50:	mov	x29, sp
  401e54:	str	x0, [sp, #24]
  401e58:	str	x1, [sp, #16]
  401e5c:	ldr	x0, [sp, #24]
  401e60:	str	x0, [sp, #40]
  401e64:	b	401e98 <ferror@plt+0x5a8>
  401e68:	ldr	x0, [sp, #40]
  401e6c:	ldr	x0, [x0]
  401e70:	ldr	x1, [sp, #16]
  401e74:	bl	4016c0 <strcasecmp@plt>
  401e78:	cmp	w0, #0x0
  401e7c:	b.ne	401e8c <ferror@plt+0x59c>  // b.any
  401e80:	ldr	x0, [sp, #40]
  401e84:	ldr	w0, [x0, #8]
  401e88:	b	401eb8 <ferror@plt+0x5c8>
  401e8c:	ldr	x0, [sp, #40]
  401e90:	add	x0, x0, #0x10
  401e94:	str	x0, [sp, #40]
  401e98:	ldr	x0, [sp, #40]
  401e9c:	cmp	x0, #0x0
  401ea0:	b.eq	401eb4 <ferror@plt+0x5c4>  // b.none
  401ea4:	ldr	x0, [sp, #40]
  401ea8:	ldr	x0, [x0]
  401eac:	cmp	x0, #0x0
  401eb0:	b.ne	401e68 <ferror@plt+0x578>  // b.any
  401eb4:	mov	w0, #0xffffffff            	// #-1
  401eb8:	ldp	x29, x30, [sp], #48
  401ebc:	ret
  401ec0:	stp	x29, x30, [sp, #-48]!
  401ec4:	mov	x29, sp
  401ec8:	str	x0, [sp, #24]
  401ecc:	str	x1, [sp, #16]
  401ed0:	ldr	x0, [sp, #16]
  401ed4:	str	x0, [sp, #40]
  401ed8:	mov	w0, #0x1                   	// #1
  401edc:	str	w0, [sp, #36]
  401ee0:	b	401f5c <ferror@plt+0x66c>
  401ee4:	ldr	x0, [sp, #40]
  401ee8:	ldr	x0, [x0]
  401eec:	mov	x2, x0
  401ef0:	adrp	x0, 405000 <ferror@plt+0x3710>
  401ef4:	add	x1, x0, #0xc98
  401ef8:	ldr	x0, [sp, #24]
  401efc:	bl	4018b0 <fprintf@plt>
  401f00:	ldr	w2, [sp, #36]
  401f04:	mov	w0, #0x6667                	// #26215
  401f08:	movk	w0, #0x6666, lsl #16
  401f0c:	smull	x0, w2, w0
  401f10:	lsr	x0, x0, #32
  401f14:	asr	w1, w0, #1
  401f18:	asr	w0, w2, #31
  401f1c:	sub	w1, w1, w0
  401f20:	mov	w0, w1
  401f24:	lsl	w0, w0, #2
  401f28:	add	w0, w0, w1
  401f2c:	sub	w1, w2, w0
  401f30:	cmp	w1, #0x0
  401f34:	b.ne	401f44 <ferror@plt+0x654>  // b.any
  401f38:	ldr	x1, [sp, #24]
  401f3c:	mov	w0, #0xa                   	// #10
  401f40:	bl	4015e0 <fputc@plt>
  401f44:	ldr	x0, [sp, #40]
  401f48:	add	x0, x0, #0x10
  401f4c:	str	x0, [sp, #40]
  401f50:	ldr	w0, [sp, #36]
  401f54:	add	w0, w0, #0x1
  401f58:	str	w0, [sp, #36]
  401f5c:	ldr	x0, [sp, #40]
  401f60:	cmp	x0, #0x0
  401f64:	b.eq	401f78 <ferror@plt+0x688>  // b.none
  401f68:	ldr	x0, [sp, #40]
  401f6c:	ldr	x0, [x0]
  401f70:	cmp	x0, #0x0
  401f74:	b.ne	401ee4 <ferror@plt+0x5f4>  // b.any
  401f78:	nop
  401f7c:	ldp	x29, x30, [sp], #48
  401f80:	ret
  401f84:	stp	x29, x30, [sp, #-64]!
  401f88:	mov	x29, sp
  401f8c:	str	x0, [sp, #40]
  401f90:	str	x1, [sp, #32]
  401f94:	str	x2, [sp, #24]
  401f98:	adrp	x0, 405000 <ferror@plt+0x3710>
  401f9c:	add	x1, x0, #0xca0
  401fa0:	ldr	x0, [sp, #40]
  401fa4:	bl	401530 <strtok@plt>
  401fa8:	str	x0, [sp, #48]
  401fac:	b	402074 <ferror@plt+0x784>
  401fb0:	ldr	x0, [sp, #48]
  401fb4:	ldrsb	w0, [x0]
  401fb8:	cmp	w0, #0x2d
  401fbc:	b.ne	401fcc <ferror@plt+0x6dc>  // b.any
  401fc0:	ldr	x0, [sp, #48]
  401fc4:	add	x0, x0, #0x1
  401fc8:	str	x0, [sp, #48]
  401fcc:	ldr	x1, [sp, #48]
  401fd0:	adrp	x0, 405000 <ferror@plt+0x3710>
  401fd4:	add	x0, x0, #0xb98
  401fd8:	bl	401e4c <ferror@plt+0x55c>
  401fdc:	str	w0, [sp, #60]
  401fe0:	ldr	w0, [sp, #60]
  401fe4:	cmp	w0, #0x0
  401fe8:	b.ge	402008 <ferror@plt+0x718>  // b.tcont
  401fec:	adrp	x0, 405000 <ferror@plt+0x3710>
  401ff0:	add	x0, x0, #0xca8
  401ff4:	bl	4018a0 <gettext@plt>
  401ff8:	mov	x1, x0
  401ffc:	ldr	x0, [sp, #48]
  402000:	bl	4038f4 <ferror@plt+0x2004>
  402004:	str	w0, [sp, #60]
  402008:	ldr	x1, [sp, #48]
  40200c:	ldr	x0, [sp, #40]
  402010:	cmp	x1, x0
  402014:	b.ls	402048 <ferror@plt+0x758>  // b.plast
  402018:	ldr	x0, [sp, #48]
  40201c:	sub	x0, x0, #0x1
  402020:	ldrsb	w0, [x0]
  402024:	cmp	w0, #0x2d
  402028:	b.ne	402048 <ferror@plt+0x758>  // b.any
  40202c:	ldr	x0, [sp, #24]
  402030:	ldr	w1, [x0]
  402034:	ldr	w0, [sp, #60]
  402038:	orr	w1, w1, w0
  40203c:	ldr	x0, [sp, #24]
  402040:	str	w1, [x0]
  402044:	b	402060 <ferror@plt+0x770>
  402048:	ldr	x0, [sp, #32]
  40204c:	ldr	w1, [x0]
  402050:	ldr	w0, [sp, #60]
  402054:	orr	w1, w1, w0
  402058:	ldr	x0, [sp, #32]
  40205c:	str	w1, [x0]
  402060:	adrp	x0, 405000 <ferror@plt+0x3710>
  402064:	add	x1, x0, #0xca0
  402068:	mov	x0, #0x0                   	// #0
  40206c:	bl	401530 <strtok@plt>
  402070:	str	x0, [sp, #48]
  402074:	ldr	x0, [sp, #48]
  402078:	cmp	x0, #0x0
  40207c:	b.ne	401fb0 <ferror@plt+0x6c0>  // b.any
  402080:	ldr	x0, [sp, #32]
  402084:	ldr	w1, [x0]
  402088:	ldr	x0, [sp, #24]
  40208c:	ldr	w0, [x0]
  402090:	mov	w2, w0
  402094:	adrp	x0, 405000 <ferror@plt+0x3710>
  402098:	add	x0, x0, #0xcb8
  40209c:	bl	401d80 <ferror@plt+0x490>
  4020a0:	mov	w0, #0x0                   	// #0
  4020a4:	ldp	x29, x30, [sp], #64
  4020a8:	ret
  4020ac:	stp	x29, x30, [sp, #-48]!
  4020b0:	mov	x29, sp
  4020b4:	str	x19, [sp, #16]
  4020b8:	adrp	x0, 418000 <ferror@plt+0x16710>
  4020bc:	add	x0, x0, #0x238
  4020c0:	ldr	x0, [x0]
  4020c4:	str	x0, [sp, #40]
  4020c8:	adrp	x0, 405000 <ferror@plt+0x3710>
  4020cc:	add	x0, x0, #0xcd8
  4020d0:	bl	4018a0 <gettext@plt>
  4020d4:	ldr	x1, [sp, #40]
  4020d8:	bl	401560 <fputs@plt>
  4020dc:	adrp	x0, 405000 <ferror@plt+0x3710>
  4020e0:	add	x0, x0, #0xce8
  4020e4:	bl	4018a0 <gettext@plt>
  4020e8:	mov	x1, x0
  4020ec:	adrp	x0, 418000 <ferror@plt+0x16710>
  4020f0:	add	x0, x0, #0x240
  4020f4:	ldr	x0, [x0]
  4020f8:	mov	x2, x0
  4020fc:	ldr	x0, [sp, #40]
  402100:	bl	4018b0 <fprintf@plt>
  402104:	ldr	x1, [sp, #40]
  402108:	mov	w0, #0xa                   	// #10
  40210c:	bl	4015e0 <fputc@plt>
  402110:	adrp	x0, 405000 <ferror@plt+0x3710>
  402114:	add	x0, x0, #0xd08
  402118:	bl	4018a0 <gettext@plt>
  40211c:	ldr	x1, [sp, #40]
  402120:	bl	401560 <fputs@plt>
  402124:	adrp	x0, 405000 <ferror@plt+0x3710>
  402128:	add	x0, x0, #0xd38
  40212c:	bl	4018a0 <gettext@plt>
  402130:	ldr	x1, [sp, #40]
  402134:	bl	401560 <fputs@plt>
  402138:	adrp	x0, 405000 <ferror@plt+0x3710>
  40213c:	add	x0, x0, #0xd48
  402140:	bl	4018a0 <gettext@plt>
  402144:	ldr	x1, [sp, #40]
  402148:	bl	401560 <fputs@plt>
  40214c:	adrp	x0, 405000 <ferror@plt+0x3710>
  402150:	add	x0, x0, #0xd88
  402154:	bl	4018a0 <gettext@plt>
  402158:	ldr	x1, [sp, #40]
  40215c:	bl	401560 <fputs@plt>
  402160:	adrp	x0, 405000 <ferror@plt+0x3710>
  402164:	add	x0, x0, #0xdb8
  402168:	bl	4018a0 <gettext@plt>
  40216c:	ldr	x1, [sp, #40]
  402170:	bl	401560 <fputs@plt>
  402174:	adrp	x0, 405000 <ferror@plt+0x3710>
  402178:	add	x0, x0, #0xdf8
  40217c:	bl	4018a0 <gettext@plt>
  402180:	ldr	x1, [sp, #40]
  402184:	bl	401560 <fputs@plt>
  402188:	adrp	x0, 405000 <ferror@plt+0x3710>
  40218c:	add	x0, x0, #0xe38
  402190:	bl	4018a0 <gettext@plt>
  402194:	ldr	x1, [sp, #40]
  402198:	bl	401560 <fputs@plt>
  40219c:	adrp	x0, 405000 <ferror@plt+0x3710>
  4021a0:	add	x0, x0, #0xe70
  4021a4:	bl	4018a0 <gettext@plt>
  4021a8:	ldr	x1, [sp, #40]
  4021ac:	bl	401560 <fputs@plt>
  4021b0:	adrp	x0, 405000 <ferror@plt+0x3710>
  4021b4:	add	x0, x0, #0xea8
  4021b8:	bl	4018a0 <gettext@plt>
  4021bc:	ldr	x1, [sp, #40]
  4021c0:	bl	401560 <fputs@plt>
  4021c4:	adrp	x0, 405000 <ferror@plt+0x3710>
  4021c8:	add	x0, x0, #0xed8
  4021cc:	bl	4018a0 <gettext@plt>
  4021d0:	ldr	x1, [sp, #40]
  4021d4:	bl	401560 <fputs@plt>
  4021d8:	adrp	x0, 405000 <ferror@plt+0x3710>
  4021dc:	add	x0, x0, #0xf08
  4021e0:	bl	4018a0 <gettext@plt>
  4021e4:	ldr	x1, [sp, #40]
  4021e8:	bl	401560 <fputs@plt>
  4021ec:	adrp	x0, 405000 <ferror@plt+0x3710>
  4021f0:	add	x0, x0, #0xf38
  4021f4:	bl	4018a0 <gettext@plt>
  4021f8:	ldr	x1, [sp, #40]
  4021fc:	bl	401560 <fputs@plt>
  402200:	adrp	x0, 405000 <ferror@plt+0x3710>
  402204:	add	x0, x0, #0xf68
  402208:	bl	4018a0 <gettext@plt>
  40220c:	ldr	x1, [sp, #40]
  402210:	bl	401560 <fputs@plt>
  402214:	adrp	x0, 405000 <ferror@plt+0x3710>
  402218:	add	x0, x0, #0xf98
  40221c:	bl	4018a0 <gettext@plt>
  402220:	ldr	x1, [sp, #40]
  402224:	bl	401560 <fputs@plt>
  402228:	ldr	x1, [sp, #40]
  40222c:	mov	w0, #0xa                   	// #10
  402230:	bl	4015e0 <fputc@plt>
  402234:	adrp	x0, 405000 <ferror@plt+0x3710>
  402238:	add	x0, x0, #0xfc8
  40223c:	bl	4018a0 <gettext@plt>
  402240:	mov	x19, x0
  402244:	adrp	x0, 405000 <ferror@plt+0x3710>
  402248:	add	x0, x0, #0xfe0
  40224c:	bl	4018a0 <gettext@plt>
  402250:	mov	x4, x0
  402254:	adrp	x0, 405000 <ferror@plt+0x3710>
  402258:	add	x3, x0, #0xff0
  40225c:	mov	x2, x19
  402260:	adrp	x0, 406000 <ferror@plt+0x4710>
  402264:	add	x1, x0, #0x0
  402268:	adrp	x0, 406000 <ferror@plt+0x4710>
  40226c:	add	x0, x0, #0x10
  402270:	bl	401870 <printf@plt>
  402274:	adrp	x0, 406000 <ferror@plt+0x4710>
  402278:	add	x0, x0, #0x28
  40227c:	bl	4018a0 <gettext@plt>
  402280:	ldr	x1, [sp, #40]
  402284:	bl	401560 <fputs@plt>
  402288:	adrp	x0, 405000 <ferror@plt+0x3710>
  40228c:	add	x1, x0, #0x9e0
  402290:	ldr	x0, [sp, #40]
  402294:	bl	401ec0 <ferror@plt+0x5d0>
  402298:	ldr	x1, [sp, #40]
  40229c:	mov	w0, #0xa                   	// #10
  4022a0:	bl	4015e0 <fputc@plt>
  4022a4:	adrp	x0, 406000 <ferror@plt+0x4710>
  4022a8:	add	x0, x0, #0x40
  4022ac:	bl	4018a0 <gettext@plt>
  4022b0:	ldr	x1, [sp, #40]
  4022b4:	bl	401560 <fputs@plt>
  4022b8:	adrp	x0, 405000 <ferror@plt+0x3710>
  4022bc:	add	x1, x0, #0xb98
  4022c0:	ldr	x0, [sp, #40]
  4022c4:	bl	401ec0 <ferror@plt+0x5d0>
  4022c8:	adrp	x0, 406000 <ferror@plt+0x4710>
  4022cc:	add	x0, x0, #0x58
  4022d0:	bl	4018a0 <gettext@plt>
  4022d4:	mov	x2, x0
  4022d8:	adrp	x0, 406000 <ferror@plt+0x4710>
  4022dc:	add	x1, x0, #0x78
  4022e0:	mov	x0, x2
  4022e4:	bl	401870 <printf@plt>
  4022e8:	mov	w0, #0x0                   	// #0
  4022ec:	bl	401570 <exit@plt>
  4022f0:	stp	x29, x30, [sp, #-32]!
  4022f4:	mov	x29, sp
  4022f8:	str	x0, [sp, #24]
  4022fc:	str	w1, [sp, #20]
  402300:	ldr	w0, [sp, #20]
  402304:	mov	w1, w0
  402308:	ldr	x0, [sp, #24]
  40230c:	bl	401790 <cfsetspeed@plt>
  402310:	cmp	w0, #0x0
  402314:	b.ne	402320 <ferror@plt+0xa30>  // b.any
  402318:	mov	w0, #0x0                   	// #0
  40231c:	b	402378 <ferror@plt+0xa88>
  402320:	adrp	x0, 406000 <ferror@plt+0x4710>
  402324:	add	x0, x0, #0x88
  402328:	bl	401d80 <ferror@plt+0x490>
  40232c:	ldr	w1, [sp, #20]
  402330:	ldr	x0, [sp, #24]
  402334:	str	w1, [x0, #52]
  402338:	ldr	x0, [sp, #24]
  40233c:	ldr	w1, [x0, #52]
  402340:	ldr	x0, [sp, #24]
  402344:	str	w1, [x0, #56]
  402348:	ldr	x0, [sp, #24]
  40234c:	ldr	w1, [x0, #8]
  402350:	mov	w0, #0xffffeff0            	// #-4112
  402354:	and	w1, w1, w0
  402358:	ldr	x0, [sp, #24]
  40235c:	str	w1, [x0, #8]
  402360:	ldr	x0, [sp, #24]
  402364:	ldr	w0, [x0, #8]
  402368:	orr	w1, w0, #0x1000
  40236c:	ldr	x0, [sp, #24]
  402370:	str	w1, [x0, #8]
  402374:	mov	w0, #0x0                   	// #0
  402378:	ldp	x29, x30, [sp], #32
  40237c:	ret
  402380:	stp	x29, x30, [sp, #-32]!
  402384:	mov	x29, sp
  402388:	str	w0, [sp, #28]
  40238c:	ldr	w1, [sp, #28]
  402390:	adrp	x0, 406000 <ferror@plt+0x4710>
  402394:	add	x0, x0, #0xa8
  402398:	bl	401d80 <ferror@plt+0x490>
  40239c:	mov	w0, #0x0                   	// #0
  4023a0:	bl	401570 <exit@plt>
  4023a4:	stp	x29, x30, [sp, #-112]!
  4023a8:	mov	x29, sp
  4023ac:	str	w0, [sp, #28]
  4023b0:	add	x0, sp, #0x20
  4023b4:	mov	x2, x0
  4023b8:	mov	x1, #0x4700                	// #18176
  4023bc:	movk	x1, #0x804c, lsl #16
  4023c0:	ldr	w0, [sp, #28]
  4023c4:	bl	4018d0 <ioctl@plt>
  4023c8:	mov	w0, #0x1                   	// #1
  4023cc:	str	w0, [sp, #40]
  4023d0:	str	wzr, [sp, #36]
  4023d4:	mov	w0, #0x7f                  	// #127
  4023d8:	str	w0, [sp, #60]
  4023dc:	mov	w0, #0x7f                  	// #127
  4023e0:	str	w0, [sp, #64]
  4023e4:	add	x0, sp, #0x20
  4023e8:	mov	x2, x0
  4023ec:	mov	x1, #0x4701                	// #18177
  4023f0:	movk	x1, #0x404c, lsl #16
  4023f4:	ldr	w0, [sp, #28]
  4023f8:	bl	4018d0 <ioctl@plt>
  4023fc:	nop
  402400:	ldp	x29, x30, [sp], #112
  402404:	ret
  402408:	stp	x29, x30, [sp, #-176]!
  40240c:	mov	x29, sp
  402410:	str	x19, [sp, #16]
  402414:	str	w0, [sp, #44]
  402418:	str	x1, [sp, #32]
  40241c:	str	wzr, [sp, #172]
  402420:	mov	w0, #0x2d                  	// #45
  402424:	str	w0, [sp, #168]
  402428:	mov	w0, #0x2d                  	// #45
  40242c:	str	w0, [sp, #164]
  402430:	mov	w0, #0x2d                  	// #45
  402434:	str	w0, [sp, #160]
  402438:	str	wzr, [sp, #60]
  40243c:	str	wzr, [sp, #56]
  402440:	mov	w0, #0x1                   	// #1
  402444:	str	w0, [sp, #156]
  402448:	str	xzr, [sp, #144]
  40244c:	adrp	x0, 402000 <ferror@plt+0x710>
  402450:	add	x1, x0, #0x380
  402454:	mov	w0, #0x9                   	// #9
  402458:	bl	401630 <signal@plt>
  40245c:	adrp	x0, 402000 <ferror@plt+0x710>
  402460:	add	x1, x0, #0x380
  402464:	mov	w0, #0x2                   	// #2
  402468:	bl	401630 <signal@plt>
  40246c:	adrp	x0, 406000 <ferror@plt+0x4710>
  402470:	add	x1, x0, #0xc0
  402474:	mov	w0, #0x6                   	// #6
  402478:	bl	4018e0 <setlocale@plt>
  40247c:	adrp	x0, 406000 <ferror@plt+0x4710>
  402480:	add	x1, x0, #0xc8
  402484:	adrp	x0, 406000 <ferror@plt+0x4710>
  402488:	add	x0, x0, #0xe0
  40248c:	bl	401670 <bindtextdomain@plt>
  402490:	adrp	x0, 406000 <ferror@plt+0x4710>
  402494:	add	x0, x0, #0xe0
  402498:	bl	401730 <textdomain@plt>
  40249c:	bl	401d60 <ferror@plt+0x470>
  4024a0:	ldr	w0, [sp, #44]
  4024a4:	cmp	w0, #0x0
  4024a8:	b.ne	402728 <ferror@plt+0xe38>  // b.any
  4024ac:	adrp	x0, 406000 <ferror@plt+0x4710>
  4024b0:	add	x0, x0, #0xf0
  4024b4:	bl	4018a0 <gettext@plt>
  4024b8:	mov	x1, x0
  4024bc:	mov	w0, #0x1                   	// #1
  4024c0:	bl	401850 <errx@plt>
  4024c4:	ldr	w0, [sp, #140]
  4024c8:	cmp	w0, #0x73
  4024cc:	b.eq	402604 <ferror@plt+0xd14>  // b.none
  4024d0:	ldr	w0, [sp, #140]
  4024d4:	cmp	w0, #0x73
  4024d8:	b.gt	4026ec <ferror@plt+0xdfc>
  4024dc:	ldr	w0, [sp, #140]
  4024e0:	cmp	w0, #0x70
  4024e4:	b.eq	402630 <ferror@plt+0xd40>  // b.none
  4024e8:	ldr	w0, [sp, #140]
  4024ec:	cmp	w0, #0x70
  4024f0:	b.gt	4026ec <ferror@plt+0xdfc>
  4024f4:	ldr	w0, [sp, #140]
  4024f8:	cmp	w0, #0x6f
  4024fc:	b.gt	4026ec <ferror@plt+0xdfc>
  402500:	ldr	w0, [sp, #140]
  402504:	cmp	w0, #0x6e
  402508:	b.ge	4025f8 <ferror@plt+0xd08>  // b.tcont
  40250c:	ldr	w0, [sp, #140]
  402510:	cmp	w0, #0x69
  402514:	b.eq	402698 <ferror@plt+0xda8>  // b.none
  402518:	ldr	w0, [sp, #140]
  40251c:	cmp	w0, #0x69
  402520:	b.gt	4026ec <ferror@plt+0xdfc>
  402524:	ldr	w0, [sp, #140]
  402528:	cmp	w0, #0x68
  40252c:	b.eq	4026e8 <ferror@plt+0xdf8>  // b.none
  402530:	ldr	w0, [sp, #140]
  402534:	cmp	w0, #0x68
  402538:	b.gt	4026ec <ferror@plt+0xdfc>
  40253c:	ldr	w0, [sp, #140]
  402540:	cmp	w0, #0x65
  402544:	b.eq	4025f8 <ferror@plt+0xd08>  // b.none
  402548:	ldr	w0, [sp, #140]
  40254c:	cmp	w0, #0x65
  402550:	b.gt	4026ec <ferror@plt+0xdfc>
  402554:	ldr	w0, [sp, #140]
  402558:	cmp	w0, #0x64
  40255c:	b.eq	4025cc <ferror@plt+0xcdc>  // b.none
  402560:	ldr	w0, [sp, #140]
  402564:	cmp	w0, #0x64
  402568:	b.gt	4026ec <ferror@plt+0xdfc>
  40256c:	ldr	w0, [sp, #140]
  402570:	cmp	w0, #0x63
  402574:	b.eq	402684 <ferror@plt+0xd94>  // b.none
  402578:	ldr	w0, [sp, #140]
  40257c:	cmp	w0, #0x63
  402580:	b.gt	4026ec <ferror@plt+0xdfc>
  402584:	ldr	w0, [sp, #140]
  402588:	cmp	w0, #0x56
  40258c:	b.eq	4026b4 <ferror@plt+0xdc4>  // b.none
  402590:	ldr	w0, [sp, #140]
  402594:	cmp	w0, #0x56
  402598:	b.gt	4026ec <ferror@plt+0xdfc>
  40259c:	ldr	w0, [sp, #140]
  4025a0:	cmp	w0, #0x32
  4025a4:	b.gt	4025b8 <ferror@plt+0xcc8>
  4025a8:	ldr	w0, [sp, #140]
  4025ac:	cmp	w0, #0x31
  4025b0:	b.ge	4025e0 <ferror@plt+0xcf0>  // b.tcont
  4025b4:	b	4026ec <ferror@plt+0xdfc>
  4025b8:	ldr	w0, [sp, #140]
  4025bc:	sub	w0, w0, #0x37
  4025c0:	cmp	w0, #0x1
  4025c4:	b.hi	4026ec <ferror@plt+0xdfc>  // b.pmore
  4025c8:	b	4025ec <ferror@plt+0xcfc>
  4025cc:	adrp	x0, 418000 <ferror@plt+0x16710>
  4025d0:	add	x0, x0, #0x24c
  4025d4:	mov	w1, #0x1                   	// #1
  4025d8:	str	w1, [x0]
  4025dc:	b	402728 <ferror@plt+0xe38>
  4025e0:	ldr	w0, [sp, #140]
  4025e4:	str	w0, [sp, #160]
  4025e8:	b	402728 <ferror@plt+0xe38>
  4025ec:	ldr	w0, [sp, #140]
  4025f0:	str	w0, [sp, #168]
  4025f4:	b	402728 <ferror@plt+0xe38>
  4025f8:	ldr	w0, [sp, #140]
  4025fc:	str	w0, [sp, #164]
  402600:	b	402728 <ferror@plt+0xe38>
  402604:	adrp	x0, 418000 <ferror@plt+0x16710>
  402608:	add	x0, x0, #0x228
  40260c:	ldr	x19, [x0]
  402610:	adrp	x0, 406000 <ferror@plt+0x4710>
  402614:	add	x0, x0, #0x100
  402618:	bl	4018a0 <gettext@plt>
  40261c:	mov	x1, x0
  402620:	mov	x0, x19
  402624:	bl	4038f4 <ferror@plt+0x2004>
  402628:	str	w0, [sp, #172]
  40262c:	b	402728 <ferror@plt+0xe38>
  402630:	adrp	x0, 418000 <ferror@plt+0x16710>
  402634:	add	x0, x0, #0x228
  402638:	ldr	x19, [x0]
  40263c:	adrp	x0, 406000 <ferror@plt+0x4710>
  402640:	add	x0, x0, #0x118
  402644:	bl	4018a0 <gettext@plt>
  402648:	mov	x1, x0
  40264c:	mov	x0, x19
  402650:	bl	4039ec <ferror@plt+0x20fc>
  402654:	str	w0, [sp, #156]
  402658:	ldr	w0, [sp, #156]
  40265c:	cmp	w0, #0xa
  402660:	b.le	402728 <ferror@plt+0xe38>
  402664:	adrp	x0, 418000 <ferror@plt+0x16710>
  402668:	add	x0, x0, #0x228
  40266c:	ldr	x0, [x0]
  402670:	mov	x2, x0
  402674:	adrp	x0, 406000 <ferror@plt+0x4710>
  402678:	add	x1, x0, #0x130
  40267c:	mov	w0, #0x1                   	// #1
  402680:	bl	401850 <errx@plt>
  402684:	adrp	x0, 418000 <ferror@plt+0x16710>
  402688:	add	x0, x0, #0x228
  40268c:	ldr	x0, [x0]
  402690:	str	x0, [sp, #144]
  402694:	b	402728 <ferror@plt+0xe38>
  402698:	adrp	x0, 418000 <ferror@plt+0x16710>
  40269c:	add	x0, x0, #0x228
  4026a0:	ldr	x0, [x0]
  4026a4:	add	x2, sp, #0x38
  4026a8:	add	x1, sp, #0x3c
  4026ac:	bl	401f84 <ferror@plt+0x694>
  4026b0:	b	402728 <ferror@plt+0xe38>
  4026b4:	adrp	x0, 406000 <ferror@plt+0x4710>
  4026b8:	add	x0, x0, #0x148
  4026bc:	bl	4018a0 <gettext@plt>
  4026c0:	mov	x3, x0
  4026c4:	adrp	x0, 418000 <ferror@plt+0x16710>
  4026c8:	add	x0, x0, #0x240
  4026cc:	ldr	x1, [x0]
  4026d0:	adrp	x0, 406000 <ferror@plt+0x4710>
  4026d4:	add	x2, x0, #0x158
  4026d8:	mov	x0, x3
  4026dc:	bl	401870 <printf@plt>
  4026e0:	mov	w0, #0x0                   	// #0
  4026e4:	bl	401570 <exit@plt>
  4026e8:	bl	4020ac <ferror@plt+0x7bc>
  4026ec:	adrp	x0, 418000 <ferror@plt+0x16710>
  4026f0:	add	x0, x0, #0x220
  4026f4:	ldr	x19, [x0]
  4026f8:	adrp	x0, 406000 <ferror@plt+0x4710>
  4026fc:	add	x0, x0, #0x170
  402700:	bl	4018a0 <gettext@plt>
  402704:	mov	x1, x0
  402708:	adrp	x0, 418000 <ferror@plt+0x16710>
  40270c:	add	x0, x0, #0x240
  402710:	ldr	x0, [x0]
  402714:	mov	x2, x0
  402718:	mov	x0, x19
  40271c:	bl	4018b0 <fprintf@plt>
  402720:	mov	w0, #0x1                   	// #1
  402724:	bl	401570 <exit@plt>
  402728:	mov	x4, #0x0                   	// #0
  40272c:	adrp	x0, 406000 <ferror@plt+0x4710>
  402730:	add	x3, x0, #0x418
  402734:	adrp	x0, 406000 <ferror@plt+0x4710>
  402738:	add	x2, x0, #0x198
  40273c:	ldr	x1, [sp, #32]
  402740:	ldr	w0, [sp, #44]
  402744:	bl	401740 <getopt_long@plt>
  402748:	str	w0, [sp, #140]
  40274c:	ldr	w0, [sp, #140]
  402750:	cmp	w0, #0x0
  402754:	b.ge	4024c4 <ferror@plt+0xbd4>  // b.tcont
  402758:	adrp	x0, 418000 <ferror@plt+0x16710>
  40275c:	add	x0, x0, #0x230
  402760:	ldr	w0, [x0]
  402764:	ldr	w1, [sp, #44]
  402768:	sub	w0, w1, w0
  40276c:	cmp	w0, #0x2
  402770:	b.eq	4027c0 <ferror@plt+0xed0>  // b.none
  402774:	adrp	x0, 406000 <ferror@plt+0x4710>
  402778:	add	x0, x0, #0x1b0
  40277c:	bl	4018a0 <gettext@plt>
  402780:	bl	401810 <warnx@plt>
  402784:	adrp	x0, 418000 <ferror@plt+0x16710>
  402788:	add	x0, x0, #0x220
  40278c:	ldr	x19, [x0]
  402790:	adrp	x0, 406000 <ferror@plt+0x4710>
  402794:	add	x0, x0, #0x170
  402798:	bl	4018a0 <gettext@plt>
  40279c:	mov	x1, x0
  4027a0:	adrp	x0, 418000 <ferror@plt+0x16710>
  4027a4:	add	x0, x0, #0x240
  4027a8:	ldr	x0, [x0]
  4027ac:	mov	x2, x0
  4027b0:	mov	x0, x19
  4027b4:	bl	4018b0 <fprintf@plt>
  4027b8:	mov	w0, #0x1                   	// #1
  4027bc:	bl	401570 <exit@plt>
  4027c0:	adrp	x0, 418000 <ferror@plt+0x16710>
  4027c4:	add	x0, x0, #0x230
  4027c8:	ldr	w0, [x0]
  4027cc:	sxtw	x0, w0
  4027d0:	lsl	x0, x0, #3
  4027d4:	ldr	x1, [sp, #32]
  4027d8:	add	x0, x1, x0
  4027dc:	ldr	x0, [x0]
  4027e0:	mov	x1, x0
  4027e4:	adrp	x0, 405000 <ferror@plt+0x3710>
  4027e8:	add	x0, x0, #0x9e0
  4027ec:	bl	401e4c <ferror@plt+0x55c>
  4027f0:	str	w0, [sp, #52]
  4027f4:	ldr	w0, [sp, #52]
  4027f8:	cmp	w0, #0x0
  4027fc:	b.ge	40283c <ferror@plt+0xf4c>  // b.tcont
  402800:	adrp	x0, 418000 <ferror@plt+0x16710>
  402804:	add	x0, x0, #0x230
  402808:	ldr	w0, [x0]
  40280c:	sxtw	x0, w0
  402810:	lsl	x0, x0, #3
  402814:	ldr	x1, [sp, #32]
  402818:	add	x0, x1, x0
  40281c:	ldr	x19, [x0]
  402820:	adrp	x0, 406000 <ferror@plt+0x4710>
  402824:	add	x0, x0, #0x1c8
  402828:	bl	4018a0 <gettext@plt>
  40282c:	mov	x1, x0
  402830:	mov	x0, x19
  402834:	bl	4038f4 <ferror@plt+0x2004>
  402838:	str	w0, [sp, #52]
  40283c:	ldr	w0, [sp, #52]
  402840:	cmp	w0, #0x10
  402844:	b.ne	40289c <ferror@plt+0xfac>  // b.any
  402848:	ldr	w0, [sp, #172]
  40284c:	cmp	w0, #0x0
  402850:	b.ne	402860 <ferror@plt+0xf70>  // b.any
  402854:	mov	w0, #0xc200                	// #49664
  402858:	movk	w0, #0x1, lsl #16
  40285c:	str	w0, [sp, #172]
  402860:	ldr	w0, [sp, #168]
  402864:	cmp	w0, #0x2d
  402868:	b.ne	402874 <ferror@plt+0xf84>  // b.any
  40286c:	mov	w0, #0x38                  	// #56
  402870:	str	w0, [sp, #168]
  402874:	ldr	w0, [sp, #164]
  402878:	cmp	w0, #0x2d
  40287c:	b.ne	402888 <ferror@plt+0xf98>  // b.any
  402880:	mov	w0, #0x6e                  	// #110
  402884:	str	w0, [sp, #164]
  402888:	ldr	w0, [sp, #160]
  40288c:	cmp	w0, #0x2d
  402890:	b.ne	40289c <ferror@plt+0xfac>  // b.any
  402894:	mov	w0, #0x31                  	// #49
  402898:	str	w0, [sp, #160]
  40289c:	adrp	x0, 418000 <ferror@plt+0x16710>
  4028a0:	add	x0, x0, #0x230
  4028a4:	ldr	w0, [x0]
  4028a8:	sxtw	x0, w0
  4028ac:	add	x0, x0, #0x1
  4028b0:	lsl	x0, x0, #3
  4028b4:	ldr	x1, [sp, #32]
  4028b8:	add	x0, x1, x0
  4028bc:	ldr	x0, [x0]
  4028c0:	str	x0, [sp, #128]
  4028c4:	mov	w1, #0x102                 	// #258
  4028c8:	ldr	x0, [sp, #128]
  4028cc:	bl	401650 <open@plt>
  4028d0:	str	w0, [sp, #124]
  4028d4:	ldr	w0, [sp, #124]
  4028d8:	cmp	w0, #0x0
  4028dc:	b.ge	4028fc <ferror@plt+0x100c>  // b.tcont
  4028e0:	adrp	x0, 406000 <ferror@plt+0x4710>
  4028e4:	add	x0, x0, #0x1f0
  4028e8:	bl	4018a0 <gettext@plt>
  4028ec:	ldr	x2, [sp, #128]
  4028f0:	mov	x1, x0
  4028f4:	mov	w0, #0x1                   	// #1
  4028f8:	bl	4018c0 <err@plt>
  4028fc:	ldr	w0, [sp, #124]
  402900:	bl	401830 <isatty@plt>
  402904:	cmp	w0, #0x0
  402908:	b.ne	402928 <ferror@plt+0x1038>  // b.any
  40290c:	adrp	x0, 406000 <ferror@plt+0x4710>
  402910:	add	x0, x0, #0x200
  402914:	bl	4018a0 <gettext@plt>
  402918:	ldr	x2, [sp, #128]
  40291c:	mov	x1, x0
  402920:	mov	w0, #0x1                   	// #1
  402924:	bl	401850 <errx@plt>
  402928:	ldr	x1, [sp, #128]
  40292c:	adrp	x0, 406000 <ferror@plt+0x4710>
  402930:	add	x0, x0, #0x218
  402934:	bl	401d80 <ferror@plt+0x490>
  402938:	add	x0, sp, #0x40
  40293c:	mov	x1, x0
  402940:	ldr	w0, [sp, #124]
  402944:	bl	401610 <tcgetattr@plt>
  402948:	cmp	w0, #0x0
  40294c:	b.ge	40296c <ferror@plt+0x107c>  // b.tcont
  402950:	adrp	x0, 406000 <ferror@plt+0x4710>
  402954:	add	x0, x0, #0x228
  402958:	bl	4018a0 <gettext@plt>
  40295c:	ldr	x2, [sp, #128]
  402960:	mov	x1, x0
  402964:	mov	w0, #0x1                   	// #1
  402968:	bl	4018c0 <err@plt>
  40296c:	add	x0, sp, #0x40
  402970:	bl	401840 <cfmakeraw@plt>
  402974:	ldr	w0, [sp, #172]
  402978:	cmp	w0, #0x0
  40297c:	b.eq	4029b0 <ferror@plt+0x10c0>  // b.none
  402980:	add	x0, sp, #0x40
  402984:	ldr	w1, [sp, #172]
  402988:	bl	4022f0 <ferror@plt+0xa00>
  40298c:	cmp	w0, #0x0
  402990:	b.ge	4029b0 <ferror@plt+0x10c0>  // b.tcont
  402994:	adrp	x0, 406000 <ferror@plt+0x4710>
  402998:	add	x0, x0, #0x250
  40299c:	bl	4018a0 <gettext@plt>
  4029a0:	ldr	w2, [sp, #172]
  4029a4:	mov	x1, x0
  4029a8:	mov	w0, #0x1                   	// #1
  4029ac:	bl	401850 <errx@plt>
  4029b0:	ldr	w0, [sp, #160]
  4029b4:	cmp	w0, #0x32
  4029b8:	b.eq	4029f0 <ferror@plt+0x1100>  // b.none
  4029bc:	ldr	w0, [sp, #160]
  4029c0:	cmp	w0, #0x32
  4029c4:	b.gt	402a00 <ferror@plt+0x1110>
  4029c8:	ldr	w0, [sp, #160]
  4029cc:	cmp	w0, #0x2d
  4029d0:	b.eq	402a04 <ferror@plt+0x1114>  // b.none
  4029d4:	ldr	w0, [sp, #160]
  4029d8:	cmp	w0, #0x31
  4029dc:	b.ne	402a00 <ferror@plt+0x1110>  // b.any
  4029e0:	ldr	w0, [sp, #72]
  4029e4:	and	w0, w0, #0xffffffbf
  4029e8:	str	w0, [sp, #72]
  4029ec:	b	402a08 <ferror@plt+0x1118>
  4029f0:	ldr	w0, [sp, #72]
  4029f4:	orr	w0, w0, #0x40
  4029f8:	str	w0, [sp, #72]
  4029fc:	b	402a08 <ferror@plt+0x1118>
  402a00:	bl	401720 <abort@plt>
  402a04:	nop
  402a08:	ldr	w0, [sp, #168]
  402a0c:	cmp	w0, #0x38
  402a10:	b.eq	402a4c <ferror@plt+0x115c>  // b.none
  402a14:	ldr	w0, [sp, #168]
  402a18:	cmp	w0, #0x38
  402a1c:	b.gt	402a5c <ferror@plt+0x116c>
  402a20:	ldr	w0, [sp, #168]
  402a24:	cmp	w0, #0x2d
  402a28:	b.eq	402a60 <ferror@plt+0x1170>  // b.none
  402a2c:	ldr	w0, [sp, #168]
  402a30:	cmp	w0, #0x37
  402a34:	b.ne	402a5c <ferror@plt+0x116c>  // b.any
  402a38:	ldr	w0, [sp, #72]
  402a3c:	and	w0, w0, #0xffffffcf
  402a40:	orr	w0, w0, #0x20
  402a44:	str	w0, [sp, #72]
  402a48:	b	402a64 <ferror@plt+0x1174>
  402a4c:	ldr	w0, [sp, #72]
  402a50:	orr	w0, w0, #0x30
  402a54:	str	w0, [sp, #72]
  402a58:	b	402a64 <ferror@plt+0x1174>
  402a5c:	bl	401720 <abort@plt>
  402a60:	nop
  402a64:	ldr	w0, [sp, #164]
  402a68:	cmp	w0, #0x6f
  402a6c:	b.eq	402adc <ferror@plt+0x11ec>  // b.none
  402a70:	ldr	w0, [sp, #164]
  402a74:	cmp	w0, #0x6f
  402a78:	b.gt	402aec <ferror@plt+0x11fc>
  402a7c:	ldr	w0, [sp, #164]
  402a80:	cmp	w0, #0x6e
  402a84:	b.eq	402ab0 <ferror@plt+0x11c0>  // b.none
  402a88:	ldr	w0, [sp, #164]
  402a8c:	cmp	w0, #0x6e
  402a90:	b.gt	402aec <ferror@plt+0x11fc>
  402a94:	ldr	w0, [sp, #164]
  402a98:	cmp	w0, #0x2d
  402a9c:	b.eq	402af0 <ferror@plt+0x1200>  // b.none
  402aa0:	ldr	w0, [sp, #164]
  402aa4:	cmp	w0, #0x65
  402aa8:	b.eq	402ac0 <ferror@plt+0x11d0>  // b.none
  402aac:	b	402aec <ferror@plt+0x11fc>
  402ab0:	ldr	w0, [sp, #72]
  402ab4:	and	w0, w0, #0xfffffcff
  402ab8:	str	w0, [sp, #72]
  402abc:	b	402af4 <ferror@plt+0x1204>
  402ac0:	ldr	w0, [sp, #72]
  402ac4:	orr	w0, w0, #0x100
  402ac8:	str	w0, [sp, #72]
  402acc:	ldr	w0, [sp, #72]
  402ad0:	and	w0, w0, #0xfffffdff
  402ad4:	str	w0, [sp, #72]
  402ad8:	b	402af4 <ferror@plt+0x1204>
  402adc:	ldr	w0, [sp, #72]
  402ae0:	orr	w0, w0, #0x300
  402ae4:	str	w0, [sp, #72]
  402ae8:	b	402af4 <ferror@plt+0x1204>
  402aec:	bl	401720 <abort@plt>
  402af0:	nop
  402af4:	ldr	w0, [sp, #72]
  402af8:	orr	w0, w0, #0x80
  402afc:	str	w0, [sp, #72]
  402b00:	ldr	w0, [sp, #64]
  402b04:	ldr	w1, [sp, #60]
  402b08:	orr	w0, w0, w1
  402b0c:	str	w0, [sp, #64]
  402b10:	ldr	w0, [sp, #64]
  402b14:	ldr	w1, [sp, #56]
  402b18:	mvn	w1, w1
  402b1c:	and	w0, w0, w1
  402b20:	str	w0, [sp, #64]
  402b24:	add	x0, sp, #0x40
  402b28:	mov	x2, x0
  402b2c:	mov	w1, #0x2                   	// #2
  402b30:	ldr	w0, [sp, #124]
  402b34:	bl	401820 <tcsetattr@plt>
  402b38:	cmp	w0, #0x0
  402b3c:	b.ge	402b5c <ferror@plt+0x126c>  // b.tcont
  402b40:	adrp	x0, 406000 <ferror@plt+0x4710>
  402b44:	add	x0, x0, #0x268
  402b48:	bl	4018a0 <gettext@plt>
  402b4c:	ldr	x2, [sp, #128]
  402b50:	mov	x1, x0
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	bl	4018c0 <err@plt>
  402b5c:	ldr	w0, [sp, #72]
  402b60:	mov	w5, w0
  402b64:	ldr	w4, [sp, #160]
  402b68:	ldr	w3, [sp, #164]
  402b6c:	ldr	w2, [sp, #168]
  402b70:	ldr	w1, [sp, #172]
  402b74:	adrp	x0, 406000 <ferror@plt+0x4710>
  402b78:	add	x0, x0, #0x290
  402b7c:	bl	401d80 <ferror@plt+0x490>
  402b80:	ldr	x0, [sp, #144]
  402b84:	cmp	x0, #0x0
  402b88:	b.eq	402c0c <ferror@plt+0x131c>  // b.none
  402b8c:	ldr	x0, [sp, #144]
  402b90:	ldrsb	w0, [x0]
  402b94:	cmp	w0, #0x0
  402b98:	b.eq	402c0c <ferror@plt+0x131c>  // b.none
  402b9c:	ldr	x1, [sp, #144]
  402ba0:	adrp	x0, 406000 <ferror@plt+0x4710>
  402ba4:	add	x0, x0, #0x2b8
  402ba8:	bl	401d80 <ferror@plt+0x490>
  402bac:	ldr	x0, [sp, #144]
  402bb0:	bl	401550 <strlen@plt>
  402bb4:	mov	x2, x0
  402bb8:	ldr	x1, [sp, #144]
  402bbc:	ldr	w0, [sp, #124]
  402bc0:	bl	401b50 <ferror@plt+0x260>
  402bc4:	cmp	w0, #0x0
  402bc8:	b.eq	402be8 <ferror@plt+0x12f8>  // b.none
  402bcc:	adrp	x0, 406000 <ferror@plt+0x4710>
  402bd0:	add	x0, x0, #0x2d0
  402bd4:	bl	4018a0 <gettext@plt>
  402bd8:	ldr	x2, [sp, #128]
  402bdc:	mov	x1, x0
  402be0:	mov	w0, #0x1                   	// #1
  402be4:	bl	4018c0 <err@plt>
  402be8:	ldr	w0, [sp, #156]
  402bec:	cmp	w0, #0x0
  402bf0:	b.eq	402c0c <ferror@plt+0x131c>  // b.none
  402bf4:	ldr	w1, [sp, #156]
  402bf8:	adrp	x0, 406000 <ferror@plt+0x4710>
  402bfc:	add	x0, x0, #0x2f8
  402c00:	bl	401d80 <ferror@plt+0x490>
  402c04:	ldr	w0, [sp, #156]
  402c08:	bl	4016a0 <sleep@plt>
  402c0c:	add	x0, sp, #0x34
  402c10:	mov	x2, x0
  402c14:	mov	x1, #0x5423                	// #21539
  402c18:	ldr	w0, [sp, #124]
  402c1c:	bl	4018d0 <ioctl@plt>
  402c20:	cmp	w0, #0x0
  402c24:	b.ge	402c40 <ferror@plt+0x1350>  // b.tcont
  402c28:	adrp	x0, 406000 <ferror@plt+0x4710>
  402c2c:	add	x0, x0, #0x310
  402c30:	bl	4018a0 <gettext@plt>
  402c34:	mov	x1, x0
  402c38:	mov	w0, #0x1                   	// #1
  402c3c:	bl	4018c0 <err@plt>
  402c40:	ldr	w0, [sp, #52]
  402c44:	mov	w1, w0
  402c48:	adrp	x0, 406000 <ferror@plt+0x4710>
  402c4c:	add	x0, x0, #0x330
  402c50:	bl	401d80 <ferror@plt+0x490>
  402c54:	ldr	w0, [sp, #52]
  402c58:	cmp	w0, #0x15
  402c5c:	b.ne	402c68 <ferror@plt+0x1378>  // b.any
  402c60:	ldr	w0, [sp, #124]
  402c64:	bl	4023a4 <ferror@plt+0xab4>
  402c68:	adrp	x0, 418000 <ferror@plt+0x16710>
  402c6c:	add	x0, x0, #0x24c
  402c70:	ldr	w0, [x0]
  402c74:	cmp	w0, #0x0
  402c78:	b.ne	402ca8 <ferror@plt+0x13b8>  // b.any
  402c7c:	mov	w1, #0x0                   	// #0
  402c80:	mov	w0, #0x0                   	// #0
  402c84:	bl	4015a0 <daemon@plt>
  402c88:	cmp	w0, #0x0
  402c8c:	b.ge	402ca8 <ferror@plt+0x13b8>  // b.tcont
  402c90:	adrp	x0, 406000 <ferror@plt+0x4710>
  402c94:	add	x0, x0, #0x350
  402c98:	bl	4018a0 <gettext@plt>
  402c9c:	mov	x1, x0
  402ca0:	mov	w0, #0x1                   	// #1
  402ca4:	bl	4018c0 <err@plt>
  402ca8:	bl	4015c0 <pause@plt>
  402cac:	mov	w0, #0x0                   	// #0
  402cb0:	bl	401570 <exit@plt>
  402cb4:	sub	sp, sp, #0x10
  402cb8:	str	w0, [sp, #12]
  402cbc:	adrp	x0, 418000 <ferror@plt+0x16710>
  402cc0:	add	x0, x0, #0x208
  402cc4:	ldr	w1, [sp, #12]
  402cc8:	str	w1, [x0]
  402ccc:	nop
  402cd0:	add	sp, sp, #0x10
  402cd4:	ret
  402cd8:	sub	sp, sp, #0x10
  402cdc:	str	x0, [sp, #8]
  402ce0:	str	w1, [sp, #4]
  402ce4:	str	w2, [sp]
  402ce8:	b	402d38 <ferror@plt+0x1448>
  402cec:	ldr	x0, [sp, #8]
  402cf0:	ldr	x1, [x0]
  402cf4:	ldrsw	x0, [sp, #4]
  402cf8:	mov	x2, #0x0                   	// #0
  402cfc:	umulh	x0, x1, x0
  402d00:	cmp	x0, #0x0
  402d04:	b.eq	402d0c <ferror@plt+0x141c>  // b.none
  402d08:	mov	x2, #0x1                   	// #1
  402d0c:	mov	x0, x2
  402d10:	cmp	x0, #0x0
  402d14:	b.eq	402d20 <ferror@plt+0x1430>  // b.none
  402d18:	mov	w0, #0xffffffde            	// #-34
  402d1c:	b	402d50 <ferror@plt+0x1460>
  402d20:	ldr	x0, [sp, #8]
  402d24:	ldr	x1, [x0]
  402d28:	ldrsw	x0, [sp, #4]
  402d2c:	mul	x1, x1, x0
  402d30:	ldr	x0, [sp, #8]
  402d34:	str	x1, [x0]
  402d38:	ldr	w0, [sp]
  402d3c:	sub	w1, w0, #0x1
  402d40:	str	w1, [sp]
  402d44:	cmp	w0, #0x0
  402d48:	b.ne	402cec <ferror@plt+0x13fc>  // b.any
  402d4c:	mov	w0, #0x0                   	// #0
  402d50:	add	sp, sp, #0x10
  402d54:	ret
  402d58:	stp	x29, x30, [sp, #-192]!
  402d5c:	mov	x29, sp
  402d60:	str	x0, [sp, #40]
  402d64:	str	x1, [sp, #32]
  402d68:	str	x2, [sp, #24]
  402d6c:	str	xzr, [sp, #176]
  402d70:	mov	w0, #0x400                 	// #1024
  402d74:	str	w0, [sp, #172]
  402d78:	str	wzr, [sp, #168]
  402d7c:	str	wzr, [sp, #164]
  402d80:	str	wzr, [sp, #160]
  402d84:	ldr	x0, [sp, #32]
  402d88:	str	xzr, [x0]
  402d8c:	ldr	x0, [sp, #40]
  402d90:	cmp	x0, #0x0
  402d94:	b.eq	402da8 <ferror@plt+0x14b8>  // b.none
  402d98:	ldr	x0, [sp, #40]
  402d9c:	ldrsb	w0, [x0]
  402da0:	cmp	w0, #0x0
  402da4:	b.ne	402db4 <ferror@plt+0x14c4>  // b.any
  402da8:	mov	w0, #0xffffffea            	// #-22
  402dac:	str	w0, [sp, #168]
  402db0:	b	40339c <ferror@plt+0x1aac>
  402db4:	ldr	x0, [sp, #40]
  402db8:	str	x0, [sp, #184]
  402dbc:	b	402dcc <ferror@plt+0x14dc>
  402dc0:	ldr	x0, [sp, #184]
  402dc4:	add	x0, x0, #0x1
  402dc8:	str	x0, [sp, #184]
  402dcc:	bl	401770 <__ctype_b_loc@plt>
  402dd0:	ldr	x1, [x0]
  402dd4:	ldr	x0, [sp, #184]
  402dd8:	ldrsb	w0, [x0]
  402ddc:	and	w0, w0, #0xff
  402de0:	and	x0, x0, #0xff
  402de4:	lsl	x0, x0, #1
  402de8:	add	x0, x1, x0
  402dec:	ldrh	w0, [x0]
  402df0:	and	w0, w0, #0x2000
  402df4:	cmp	w0, #0x0
  402df8:	b.ne	402dc0 <ferror@plt+0x14d0>  // b.any
  402dfc:	ldr	x0, [sp, #184]
  402e00:	ldrsb	w0, [x0]
  402e04:	cmp	w0, #0x2d
  402e08:	b.ne	402e18 <ferror@plt+0x1528>  // b.any
  402e0c:	mov	w0, #0xffffffea            	// #-22
  402e10:	str	w0, [sp, #168]
  402e14:	b	40339c <ferror@plt+0x1aac>
  402e18:	bl	401890 <__errno_location@plt>
  402e1c:	str	wzr, [x0]
  402e20:	str	xzr, [sp, #72]
  402e24:	add	x0, sp, #0x48
  402e28:	mov	w2, #0x0                   	// #0
  402e2c:	mov	x1, x0
  402e30:	ldr	x0, [sp, #40]
  402e34:	bl	401710 <strtoumax@plt>
  402e38:	str	x0, [sp, #64]
  402e3c:	ldr	x0, [sp, #72]
  402e40:	ldr	x1, [sp, #40]
  402e44:	cmp	x1, x0
  402e48:	b.eq	402e74 <ferror@plt+0x1584>  // b.none
  402e4c:	bl	401890 <__errno_location@plt>
  402e50:	ldr	w0, [x0]
  402e54:	cmp	w0, #0x0
  402e58:	b.eq	402ea0 <ferror@plt+0x15b0>  // b.none
  402e5c:	ldr	x0, [sp, #64]
  402e60:	cmn	x0, #0x1
  402e64:	b.eq	402e74 <ferror@plt+0x1584>  // b.none
  402e68:	ldr	x0, [sp, #64]
  402e6c:	cmp	x0, #0x0
  402e70:	b.ne	402ea0 <ferror@plt+0x15b0>  // b.any
  402e74:	bl	401890 <__errno_location@plt>
  402e78:	ldr	w0, [x0]
  402e7c:	cmp	w0, #0x0
  402e80:	b.eq	402e94 <ferror@plt+0x15a4>  // b.none
  402e84:	bl	401890 <__errno_location@plt>
  402e88:	ldr	w0, [x0]
  402e8c:	neg	w0, w0
  402e90:	b	402e98 <ferror@plt+0x15a8>
  402e94:	mov	w0, #0xffffffea            	// #-22
  402e98:	str	w0, [sp, #168]
  402e9c:	b	40339c <ferror@plt+0x1aac>
  402ea0:	ldr	x0, [sp, #72]
  402ea4:	cmp	x0, #0x0
  402ea8:	b.eq	403384 <ferror@plt+0x1a94>  // b.none
  402eac:	ldr	x0, [sp, #72]
  402eb0:	ldrsb	w0, [x0]
  402eb4:	cmp	w0, #0x0
  402eb8:	b.eq	403384 <ferror@plt+0x1a94>  // b.none
  402ebc:	ldr	x0, [sp, #72]
  402ec0:	str	x0, [sp, #184]
  402ec4:	ldr	x0, [sp, #184]
  402ec8:	add	x0, x0, #0x1
  402ecc:	ldrsb	w0, [x0]
  402ed0:	cmp	w0, #0x69
  402ed4:	b.ne	402f20 <ferror@plt+0x1630>  // b.any
  402ed8:	ldr	x0, [sp, #184]
  402edc:	add	x0, x0, #0x2
  402ee0:	ldrsb	w0, [x0]
  402ee4:	cmp	w0, #0x42
  402ee8:	b.eq	402f00 <ferror@plt+0x1610>  // b.none
  402eec:	ldr	x0, [sp, #184]
  402ef0:	add	x0, x0, #0x2
  402ef4:	ldrsb	w0, [x0]
  402ef8:	cmp	w0, #0x62
  402efc:	b.ne	402f20 <ferror@plt+0x1630>  // b.any
  402f00:	ldr	x0, [sp, #184]
  402f04:	add	x0, x0, #0x3
  402f08:	ldrsb	w0, [x0]
  402f0c:	cmp	w0, #0x0
  402f10:	b.ne	402f20 <ferror@plt+0x1630>  // b.any
  402f14:	mov	w0, #0x400                 	// #1024
  402f18:	str	w0, [sp, #172]
  402f1c:	b	403158 <ferror@plt+0x1868>
  402f20:	ldr	x0, [sp, #184]
  402f24:	add	x0, x0, #0x1
  402f28:	ldrsb	w0, [x0]
  402f2c:	cmp	w0, #0x42
  402f30:	b.eq	402f48 <ferror@plt+0x1658>  // b.none
  402f34:	ldr	x0, [sp, #184]
  402f38:	add	x0, x0, #0x1
  402f3c:	ldrsb	w0, [x0]
  402f40:	cmp	w0, #0x62
  402f44:	b.ne	402f68 <ferror@plt+0x1678>  // b.any
  402f48:	ldr	x0, [sp, #184]
  402f4c:	add	x0, x0, #0x2
  402f50:	ldrsb	w0, [x0]
  402f54:	cmp	w0, #0x0
  402f58:	b.ne	402f68 <ferror@plt+0x1678>  // b.any
  402f5c:	mov	w0, #0x3e8                 	// #1000
  402f60:	str	w0, [sp, #172]
  402f64:	b	403158 <ferror@plt+0x1868>
  402f68:	ldr	x0, [sp, #184]
  402f6c:	add	x0, x0, #0x1
  402f70:	ldrsb	w0, [x0]
  402f74:	cmp	w0, #0x0
  402f78:	b.eq	403158 <ferror@plt+0x1868>  // b.none
  402f7c:	bl	401600 <localeconv@plt>
  402f80:	str	x0, [sp, #128]
  402f84:	ldr	x0, [sp, #128]
  402f88:	cmp	x0, #0x0
  402f8c:	b.eq	402f9c <ferror@plt+0x16ac>  // b.none
  402f90:	ldr	x0, [sp, #128]
  402f94:	ldr	x0, [x0]
  402f98:	b	402fa0 <ferror@plt+0x16b0>
  402f9c:	mov	x0, #0x0                   	// #0
  402fa0:	str	x0, [sp, #120]
  402fa4:	ldr	x0, [sp, #120]
  402fa8:	cmp	x0, #0x0
  402fac:	b.eq	402fbc <ferror@plt+0x16cc>  // b.none
  402fb0:	ldr	x0, [sp, #120]
  402fb4:	bl	401550 <strlen@plt>
  402fb8:	b	402fc0 <ferror@plt+0x16d0>
  402fbc:	mov	x0, #0x0                   	// #0
  402fc0:	str	x0, [sp, #112]
  402fc4:	ldr	x0, [sp, #176]
  402fc8:	cmp	x0, #0x0
  402fcc:	b.ne	40314c <ferror@plt+0x185c>  // b.any
  402fd0:	ldr	x0, [sp, #184]
  402fd4:	ldrsb	w0, [x0]
  402fd8:	cmp	w0, #0x0
  402fdc:	b.eq	40314c <ferror@plt+0x185c>  // b.none
  402fe0:	ldr	x0, [sp, #120]
  402fe4:	cmp	x0, #0x0
  402fe8:	b.eq	40314c <ferror@plt+0x185c>  // b.none
  402fec:	ldr	x2, [sp, #112]
  402ff0:	ldr	x1, [sp, #184]
  402ff4:	ldr	x0, [sp, #120]
  402ff8:	bl	401660 <strncmp@plt>
  402ffc:	cmp	w0, #0x0
  403000:	b.ne	40314c <ferror@plt+0x185c>  // b.any
  403004:	ldr	x1, [sp, #184]
  403008:	ldr	x0, [sp, #112]
  40300c:	add	x0, x1, x0
  403010:	str	x0, [sp, #104]
  403014:	ldr	x0, [sp, #104]
  403018:	str	x0, [sp, #184]
  40301c:	b	403038 <ferror@plt+0x1748>
  403020:	ldr	w0, [sp, #160]
  403024:	add	w0, w0, #0x1
  403028:	str	w0, [sp, #160]
  40302c:	ldr	x0, [sp, #184]
  403030:	add	x0, x0, #0x1
  403034:	str	x0, [sp, #184]
  403038:	ldr	x0, [sp, #184]
  40303c:	ldrsb	w0, [x0]
  403040:	cmp	w0, #0x30
  403044:	b.eq	403020 <ferror@plt+0x1730>  // b.none
  403048:	ldr	x0, [sp, #184]
  40304c:	str	x0, [sp, #104]
  403050:	bl	401770 <__ctype_b_loc@plt>
  403054:	ldr	x1, [x0]
  403058:	ldr	x0, [sp, #104]
  40305c:	ldrsb	w0, [x0]
  403060:	sxtb	x0, w0
  403064:	lsl	x0, x0, #1
  403068:	add	x0, x1, x0
  40306c:	ldrh	w0, [x0]
  403070:	and	w0, w0, #0x800
  403074:	cmp	w0, #0x0
  403078:	b.eq	403104 <ferror@plt+0x1814>  // b.none
  40307c:	bl	401890 <__errno_location@plt>
  403080:	str	wzr, [x0]
  403084:	str	xzr, [sp, #72]
  403088:	add	x0, sp, #0x48
  40308c:	mov	w2, #0x0                   	// #0
  403090:	mov	x1, x0
  403094:	ldr	x0, [sp, #104]
  403098:	bl	401710 <strtoumax@plt>
  40309c:	str	x0, [sp, #176]
  4030a0:	ldr	x0, [sp, #72]
  4030a4:	ldr	x1, [sp, #104]
  4030a8:	cmp	x1, x0
  4030ac:	b.eq	4030d8 <ferror@plt+0x17e8>  // b.none
  4030b0:	bl	401890 <__errno_location@plt>
  4030b4:	ldr	w0, [x0]
  4030b8:	cmp	w0, #0x0
  4030bc:	b.eq	40310c <ferror@plt+0x181c>  // b.none
  4030c0:	ldr	x0, [sp, #176]
  4030c4:	cmn	x0, #0x1
  4030c8:	b.eq	4030d8 <ferror@plt+0x17e8>  // b.none
  4030cc:	ldr	x0, [sp, #176]
  4030d0:	cmp	x0, #0x0
  4030d4:	b.ne	40310c <ferror@plt+0x181c>  // b.any
  4030d8:	bl	401890 <__errno_location@plt>
  4030dc:	ldr	w0, [x0]
  4030e0:	cmp	w0, #0x0
  4030e4:	b.eq	4030f8 <ferror@plt+0x1808>  // b.none
  4030e8:	bl	401890 <__errno_location@plt>
  4030ec:	ldr	w0, [x0]
  4030f0:	neg	w0, w0
  4030f4:	b	4030fc <ferror@plt+0x180c>
  4030f8:	mov	w0, #0xffffffea            	// #-22
  4030fc:	str	w0, [sp, #168]
  403100:	b	40339c <ferror@plt+0x1aac>
  403104:	ldr	x0, [sp, #184]
  403108:	str	x0, [sp, #72]
  40310c:	ldr	x0, [sp, #176]
  403110:	cmp	x0, #0x0
  403114:	b.eq	403140 <ferror@plt+0x1850>  // b.none
  403118:	ldr	x0, [sp, #72]
  40311c:	cmp	x0, #0x0
  403120:	b.eq	403134 <ferror@plt+0x1844>  // b.none
  403124:	ldr	x0, [sp, #72]
  403128:	ldrsb	w0, [x0]
  40312c:	cmp	w0, #0x0
  403130:	b.ne	403140 <ferror@plt+0x1850>  // b.any
  403134:	mov	w0, #0xffffffea            	// #-22
  403138:	str	w0, [sp, #168]
  40313c:	b	40339c <ferror@plt+0x1aac>
  403140:	ldr	x0, [sp, #72]
  403144:	str	x0, [sp, #184]
  403148:	b	402ec4 <ferror@plt+0x15d4>
  40314c:	mov	w0, #0xffffffea            	// #-22
  403150:	str	w0, [sp, #168]
  403154:	b	40339c <ferror@plt+0x1aac>
  403158:	adrp	x0, 418000 <ferror@plt+0x16710>
  40315c:	add	x0, x0, #0x210
  403160:	ldr	x2, [x0]
  403164:	ldr	x0, [sp, #184]
  403168:	ldrsb	w0, [x0]
  40316c:	mov	w1, w0
  403170:	mov	x0, x2
  403174:	bl	4017f0 <strchr@plt>
  403178:	str	x0, [sp, #96]
  40317c:	ldr	x0, [sp, #96]
  403180:	cmp	x0, #0x0
  403184:	b.eq	4031a8 <ferror@plt+0x18b8>  // b.none
  403188:	adrp	x0, 418000 <ferror@plt+0x16710>
  40318c:	add	x0, x0, #0x210
  403190:	ldr	x0, [x0]
  403194:	ldr	x1, [sp, #96]
  403198:	sub	x0, x1, x0
  40319c:	add	w0, w0, #0x1
  4031a0:	str	w0, [sp, #164]
  4031a4:	b	403204 <ferror@plt+0x1914>
  4031a8:	adrp	x0, 418000 <ferror@plt+0x16710>
  4031ac:	add	x0, x0, #0x218
  4031b0:	ldr	x2, [x0]
  4031b4:	ldr	x0, [sp, #184]
  4031b8:	ldrsb	w0, [x0]
  4031bc:	mov	w1, w0
  4031c0:	mov	x0, x2
  4031c4:	bl	4017f0 <strchr@plt>
  4031c8:	str	x0, [sp, #96]
  4031cc:	ldr	x0, [sp, #96]
  4031d0:	cmp	x0, #0x0
  4031d4:	b.eq	4031f8 <ferror@plt+0x1908>  // b.none
  4031d8:	adrp	x0, 418000 <ferror@plt+0x16710>
  4031dc:	add	x0, x0, #0x218
  4031e0:	ldr	x0, [x0]
  4031e4:	ldr	x1, [sp, #96]
  4031e8:	sub	x0, x1, x0
  4031ec:	add	w0, w0, #0x1
  4031f0:	str	w0, [sp, #164]
  4031f4:	b	403204 <ferror@plt+0x1914>
  4031f8:	mov	w0, #0xffffffea            	// #-22
  4031fc:	str	w0, [sp, #168]
  403200:	b	40339c <ferror@plt+0x1aac>
  403204:	add	x0, sp, #0x40
  403208:	ldr	w2, [sp, #164]
  40320c:	ldr	w1, [sp, #172]
  403210:	bl	402cd8 <ferror@plt+0x13e8>
  403214:	str	w0, [sp, #168]
  403218:	ldr	x0, [sp, #24]
  40321c:	cmp	x0, #0x0
  403220:	b.eq	403230 <ferror@plt+0x1940>  // b.none
  403224:	ldr	x0, [sp, #24]
  403228:	ldr	w1, [sp, #164]
  40322c:	str	w1, [x0]
  403230:	ldr	x0, [sp, #176]
  403234:	cmp	x0, #0x0
  403238:	b.eq	40338c <ferror@plt+0x1a9c>  // b.none
  40323c:	ldr	w0, [sp, #164]
  403240:	cmp	w0, #0x0
  403244:	b.eq	40338c <ferror@plt+0x1a9c>  // b.none
  403248:	mov	x0, #0xa                   	// #10
  40324c:	str	x0, [sp, #144]
  403250:	mov	x0, #0x1                   	// #1
  403254:	str	x0, [sp, #136]
  403258:	mov	x0, #0x1                   	// #1
  40325c:	str	x0, [sp, #56]
  403260:	add	x0, sp, #0x38
  403264:	ldr	w2, [sp, #164]
  403268:	ldr	w1, [sp, #172]
  40326c:	bl	402cd8 <ferror@plt+0x13e8>
  403270:	b	40328c <ferror@plt+0x199c>
  403274:	ldr	x1, [sp, #144]
  403278:	mov	x0, x1
  40327c:	lsl	x0, x0, #2
  403280:	add	x0, x0, x1
  403284:	lsl	x0, x0, #1
  403288:	str	x0, [sp, #144]
  40328c:	ldr	x1, [sp, #144]
  403290:	ldr	x0, [sp, #176]
  403294:	cmp	x1, x0
  403298:	b.cc	403274 <ferror@plt+0x1984>  // b.lo, b.ul, b.last
  40329c:	str	wzr, [sp, #156]
  4032a0:	b	4032c8 <ferror@plt+0x19d8>
  4032a4:	ldr	x1, [sp, #144]
  4032a8:	mov	x0, x1
  4032ac:	lsl	x0, x0, #2
  4032b0:	add	x0, x0, x1
  4032b4:	lsl	x0, x0, #1
  4032b8:	str	x0, [sp, #144]
  4032bc:	ldr	w0, [sp, #156]
  4032c0:	add	w0, w0, #0x1
  4032c4:	str	w0, [sp, #156]
  4032c8:	ldr	w1, [sp, #156]
  4032cc:	ldr	w0, [sp, #160]
  4032d0:	cmp	w1, w0
  4032d4:	b.lt	4032a4 <ferror@plt+0x19b4>  // b.tstop
  4032d8:	ldr	x2, [sp, #176]
  4032dc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4032e0:	movk	x0, #0xcccd
  4032e4:	umulh	x0, x2, x0
  4032e8:	lsr	x1, x0, #3
  4032ec:	mov	x0, x1
  4032f0:	lsl	x0, x0, #2
  4032f4:	add	x0, x0, x1
  4032f8:	lsl	x0, x0, #1
  4032fc:	sub	x1, x2, x0
  403300:	mov	w0, w1
  403304:	str	w0, [sp, #92]
  403308:	ldr	x1, [sp, #144]
  40330c:	ldr	x0, [sp, #136]
  403310:	udiv	x0, x1, x0
  403314:	str	x0, [sp, #80]
  403318:	ldr	x1, [sp, #176]
  40331c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403320:	movk	x0, #0xcccd
  403324:	umulh	x0, x1, x0
  403328:	lsr	x0, x0, #3
  40332c:	str	x0, [sp, #176]
  403330:	ldr	x1, [sp, #136]
  403334:	mov	x0, x1
  403338:	lsl	x0, x0, #2
  40333c:	add	x0, x0, x1
  403340:	lsl	x0, x0, #1
  403344:	str	x0, [sp, #136]
  403348:	ldr	w0, [sp, #92]
  40334c:	cmp	w0, #0x0
  403350:	b.eq	403374 <ferror@plt+0x1a84>  // b.none
  403354:	ldr	x1, [sp, #56]
  403358:	ldr	w0, [sp, #92]
  40335c:	ldr	x2, [sp, #80]
  403360:	udiv	x0, x2, x0
  403364:	udiv	x1, x1, x0
  403368:	ldr	x0, [sp, #64]
  40336c:	add	x0, x1, x0
  403370:	str	x0, [sp, #64]
  403374:	ldr	x0, [sp, #176]
  403378:	cmp	x0, #0x0
  40337c:	b.ne	4032d8 <ferror@plt+0x19e8>  // b.any
  403380:	b	403390 <ferror@plt+0x1aa0>
  403384:	nop
  403388:	b	403390 <ferror@plt+0x1aa0>
  40338c:	nop
  403390:	ldr	x1, [sp, #64]
  403394:	ldr	x0, [sp, #32]
  403398:	str	x1, [x0]
  40339c:	ldr	w0, [sp, #168]
  4033a0:	cmp	w0, #0x0
  4033a4:	b.ge	4033bc <ferror@plt+0x1acc>  // b.tcont
  4033a8:	bl	401890 <__errno_location@plt>
  4033ac:	mov	x1, x0
  4033b0:	ldr	w0, [sp, #168]
  4033b4:	neg	w0, w0
  4033b8:	str	w0, [x1]
  4033bc:	ldr	w0, [sp, #168]
  4033c0:	ldp	x29, x30, [sp], #192
  4033c4:	ret
  4033c8:	stp	x29, x30, [sp, #-32]!
  4033cc:	mov	x29, sp
  4033d0:	str	x0, [sp, #24]
  4033d4:	str	x1, [sp, #16]
  4033d8:	mov	x2, #0x0                   	// #0
  4033dc:	ldr	x1, [sp, #16]
  4033e0:	ldr	x0, [sp, #24]
  4033e4:	bl	402d58 <ferror@plt+0x1468>
  4033e8:	ldp	x29, x30, [sp], #32
  4033ec:	ret
  4033f0:	stp	x29, x30, [sp, #-48]!
  4033f4:	mov	x29, sp
  4033f8:	str	x0, [sp, #24]
  4033fc:	str	x1, [sp, #16]
  403400:	ldr	x0, [sp, #24]
  403404:	str	x0, [sp, #40]
  403408:	b	403418 <ferror@plt+0x1b28>
  40340c:	ldr	x0, [sp, #40]
  403410:	add	x0, x0, #0x1
  403414:	str	x0, [sp, #40]
  403418:	ldr	x0, [sp, #40]
  40341c:	cmp	x0, #0x0
  403420:	b.eq	403464 <ferror@plt+0x1b74>  // b.none
  403424:	ldr	x0, [sp, #40]
  403428:	ldrsb	w0, [x0]
  40342c:	cmp	w0, #0x0
  403430:	b.eq	403464 <ferror@plt+0x1b74>  // b.none
  403434:	bl	401770 <__ctype_b_loc@plt>
  403438:	ldr	x1, [x0]
  40343c:	ldr	x0, [sp, #40]
  403440:	ldrsb	w0, [x0]
  403444:	and	w0, w0, #0xff
  403448:	and	x0, x0, #0xff
  40344c:	lsl	x0, x0, #1
  403450:	add	x0, x1, x0
  403454:	ldrh	w0, [x0]
  403458:	and	w0, w0, #0x800
  40345c:	cmp	w0, #0x0
  403460:	b.ne	40340c <ferror@plt+0x1b1c>  // b.any
  403464:	ldr	x0, [sp, #16]
  403468:	cmp	x0, #0x0
  40346c:	b.eq	40347c <ferror@plt+0x1b8c>  // b.none
  403470:	ldr	x0, [sp, #16]
  403474:	ldr	x1, [sp, #40]
  403478:	str	x1, [x0]
  40347c:	ldr	x0, [sp, #40]
  403480:	cmp	x0, #0x0
  403484:	b.eq	4034b0 <ferror@plt+0x1bc0>  // b.none
  403488:	ldr	x1, [sp, #40]
  40348c:	ldr	x0, [sp, #24]
  403490:	cmp	x1, x0
  403494:	b.ls	4034b0 <ferror@plt+0x1bc0>  // b.plast
  403498:	ldr	x0, [sp, #40]
  40349c:	ldrsb	w0, [x0]
  4034a0:	cmp	w0, #0x0
  4034a4:	b.ne	4034b0 <ferror@plt+0x1bc0>  // b.any
  4034a8:	mov	w0, #0x1                   	// #1
  4034ac:	b	4034b4 <ferror@plt+0x1bc4>
  4034b0:	mov	w0, #0x0                   	// #0
  4034b4:	ldp	x29, x30, [sp], #48
  4034b8:	ret
  4034bc:	stp	x29, x30, [sp, #-48]!
  4034c0:	mov	x29, sp
  4034c4:	str	x0, [sp, #24]
  4034c8:	str	x1, [sp, #16]
  4034cc:	ldr	x0, [sp, #24]
  4034d0:	str	x0, [sp, #40]
  4034d4:	b	4034e4 <ferror@plt+0x1bf4>
  4034d8:	ldr	x0, [sp, #40]
  4034dc:	add	x0, x0, #0x1
  4034e0:	str	x0, [sp, #40]
  4034e4:	ldr	x0, [sp, #40]
  4034e8:	cmp	x0, #0x0
  4034ec:	b.eq	403530 <ferror@plt+0x1c40>  // b.none
  4034f0:	ldr	x0, [sp, #40]
  4034f4:	ldrsb	w0, [x0]
  4034f8:	cmp	w0, #0x0
  4034fc:	b.eq	403530 <ferror@plt+0x1c40>  // b.none
  403500:	bl	401770 <__ctype_b_loc@plt>
  403504:	ldr	x1, [x0]
  403508:	ldr	x0, [sp, #40]
  40350c:	ldrsb	w0, [x0]
  403510:	and	w0, w0, #0xff
  403514:	and	x0, x0, #0xff
  403518:	lsl	x0, x0, #1
  40351c:	add	x0, x1, x0
  403520:	ldrh	w0, [x0]
  403524:	and	w0, w0, #0x1000
  403528:	cmp	w0, #0x0
  40352c:	b.ne	4034d8 <ferror@plt+0x1be8>  // b.any
  403530:	ldr	x0, [sp, #16]
  403534:	cmp	x0, #0x0
  403538:	b.eq	403548 <ferror@plt+0x1c58>  // b.none
  40353c:	ldr	x0, [sp, #16]
  403540:	ldr	x1, [sp, #40]
  403544:	str	x1, [x0]
  403548:	ldr	x0, [sp, #40]
  40354c:	cmp	x0, #0x0
  403550:	b.eq	40357c <ferror@plt+0x1c8c>  // b.none
  403554:	ldr	x1, [sp, #40]
  403558:	ldr	x0, [sp, #24]
  40355c:	cmp	x1, x0
  403560:	b.ls	40357c <ferror@plt+0x1c8c>  // b.plast
  403564:	ldr	x0, [sp, #40]
  403568:	ldrsb	w0, [x0]
  40356c:	cmp	w0, #0x0
  403570:	b.ne	40357c <ferror@plt+0x1c8c>  // b.any
  403574:	mov	w0, #0x1                   	// #1
  403578:	b	403580 <ferror@plt+0x1c90>
  40357c:	mov	w0, #0x0                   	// #0
  403580:	ldp	x29, x30, [sp], #48
  403584:	ret
  403588:	stp	x29, x30, [sp, #-256]!
  40358c:	mov	x29, sp
  403590:	str	x0, [sp, #24]
  403594:	str	x1, [sp, #16]
  403598:	str	x2, [sp, #208]
  40359c:	str	x3, [sp, #216]
  4035a0:	str	x4, [sp, #224]
  4035a4:	str	x5, [sp, #232]
  4035a8:	str	x6, [sp, #240]
  4035ac:	str	x7, [sp, #248]
  4035b0:	str	q0, [sp, #80]
  4035b4:	str	q1, [sp, #96]
  4035b8:	str	q2, [sp, #112]
  4035bc:	str	q3, [sp, #128]
  4035c0:	str	q4, [sp, #144]
  4035c4:	str	q5, [sp, #160]
  4035c8:	str	q6, [sp, #176]
  4035cc:	str	q7, [sp, #192]
  4035d0:	add	x0, sp, #0x100
  4035d4:	str	x0, [sp, #32]
  4035d8:	add	x0, sp, #0x100
  4035dc:	str	x0, [sp, #40]
  4035e0:	add	x0, sp, #0xd0
  4035e4:	str	x0, [sp, #48]
  4035e8:	mov	w0, #0xffffffd0            	// #-48
  4035ec:	str	w0, [sp, #56]
  4035f0:	mov	w0, #0xffffff80            	// #-128
  4035f4:	str	w0, [sp, #60]
  4035f8:	ldr	w1, [sp, #56]
  4035fc:	ldr	x0, [sp, #32]
  403600:	cmp	w1, #0x0
  403604:	b.lt	403618 <ferror@plt+0x1d28>  // b.tstop
  403608:	add	x1, x0, #0xf
  40360c:	and	x1, x1, #0xfffffffffffffff8
  403610:	str	x1, [sp, #32]
  403614:	b	403648 <ferror@plt+0x1d58>
  403618:	add	w2, w1, #0x8
  40361c:	str	w2, [sp, #56]
  403620:	ldr	w2, [sp, #56]
  403624:	cmp	w2, #0x0
  403628:	b.le	40363c <ferror@plt+0x1d4c>
  40362c:	add	x1, x0, #0xf
  403630:	and	x1, x1, #0xfffffffffffffff8
  403634:	str	x1, [sp, #32]
  403638:	b	403648 <ferror@plt+0x1d58>
  40363c:	ldr	x2, [sp, #40]
  403640:	sxtw	x0, w1
  403644:	add	x0, x2, x0
  403648:	ldr	x0, [x0]
  40364c:	str	x0, [sp, #72]
  403650:	ldr	x0, [sp, #72]
  403654:	cmp	x0, #0x0
  403658:	b.eq	4036f8 <ferror@plt+0x1e08>  // b.none
  40365c:	ldr	w1, [sp, #56]
  403660:	ldr	x0, [sp, #32]
  403664:	cmp	w1, #0x0
  403668:	b.lt	40367c <ferror@plt+0x1d8c>  // b.tstop
  40366c:	add	x1, x0, #0xf
  403670:	and	x1, x1, #0xfffffffffffffff8
  403674:	str	x1, [sp, #32]
  403678:	b	4036ac <ferror@plt+0x1dbc>
  40367c:	add	w2, w1, #0x8
  403680:	str	w2, [sp, #56]
  403684:	ldr	w2, [sp, #56]
  403688:	cmp	w2, #0x0
  40368c:	b.le	4036a0 <ferror@plt+0x1db0>
  403690:	add	x1, x0, #0xf
  403694:	and	x1, x1, #0xfffffffffffffff8
  403698:	str	x1, [sp, #32]
  40369c:	b	4036ac <ferror@plt+0x1dbc>
  4036a0:	ldr	x2, [sp, #40]
  4036a4:	sxtw	x0, w1
  4036a8:	add	x0, x2, x0
  4036ac:	ldr	x0, [x0]
  4036b0:	str	x0, [sp, #64]
  4036b4:	ldr	x0, [sp, #64]
  4036b8:	cmp	x0, #0x0
  4036bc:	b.eq	403700 <ferror@plt+0x1e10>  // b.none
  4036c0:	ldr	x1, [sp, #72]
  4036c4:	ldr	x0, [sp, #24]
  4036c8:	bl	401750 <strcmp@plt>
  4036cc:	cmp	w0, #0x0
  4036d0:	b.ne	4036dc <ferror@plt+0x1dec>  // b.any
  4036d4:	mov	w0, #0x1                   	// #1
  4036d8:	b	403728 <ferror@plt+0x1e38>
  4036dc:	ldr	x1, [sp, #64]
  4036e0:	ldr	x0, [sp, #24]
  4036e4:	bl	401750 <strcmp@plt>
  4036e8:	cmp	w0, #0x0
  4036ec:	b.ne	4035f8 <ferror@plt+0x1d08>  // b.any
  4036f0:	mov	w0, #0x0                   	// #0
  4036f4:	b	403728 <ferror@plt+0x1e38>
  4036f8:	nop
  4036fc:	b	403704 <ferror@plt+0x1e14>
  403700:	nop
  403704:	adrp	x0, 418000 <ferror@plt+0x16710>
  403708:	add	x0, x0, #0x208
  40370c:	ldr	w4, [x0]
  403710:	ldr	x3, [sp, #24]
  403714:	ldr	x2, [sp, #16]
  403718:	adrp	x0, 406000 <ferror@plt+0x4710>
  40371c:	add	x1, x0, #0x5f8
  403720:	mov	w0, w4
  403724:	bl	401850 <errx@plt>
  403728:	ldp	x29, x30, [sp], #256
  40372c:	ret
  403730:	sub	sp, sp, #0x20
  403734:	str	x0, [sp, #24]
  403738:	str	x1, [sp, #16]
  40373c:	str	w2, [sp, #12]
  403740:	b	403770 <ferror@plt+0x1e80>
  403744:	ldr	x0, [sp, #24]
  403748:	ldrsb	w1, [x0]
  40374c:	ldr	w0, [sp, #12]
  403750:	sxtb	w0, w0
  403754:	cmp	w1, w0
  403758:	b.ne	403764 <ferror@plt+0x1e74>  // b.any
  40375c:	ldr	x0, [sp, #24]
  403760:	b	403798 <ferror@plt+0x1ea8>
  403764:	ldr	x0, [sp, #24]
  403768:	add	x0, x0, #0x1
  40376c:	str	x0, [sp, #24]
  403770:	ldr	x0, [sp, #16]
  403774:	sub	x1, x0, #0x1
  403778:	str	x1, [sp, #16]
  40377c:	cmp	x0, #0x0
  403780:	b.eq	403794 <ferror@plt+0x1ea4>  // b.none
  403784:	ldr	x0, [sp, #24]
  403788:	ldrsb	w0, [x0]
  40378c:	cmp	w0, #0x0
  403790:	b.ne	403744 <ferror@plt+0x1e54>  // b.any
  403794:	mov	x0, #0x0                   	// #0
  403798:	add	sp, sp, #0x20
  40379c:	ret
  4037a0:	stp	x29, x30, [sp, #-48]!
  4037a4:	mov	x29, sp
  4037a8:	str	x0, [sp, #24]
  4037ac:	str	x1, [sp, #16]
  4037b0:	ldr	x1, [sp, #16]
  4037b4:	ldr	x0, [sp, #24]
  4037b8:	bl	4038f4 <ferror@plt+0x2004>
  4037bc:	str	w0, [sp, #44]
  4037c0:	ldr	w0, [sp, #44]
  4037c4:	cmn	w0, #0x8, lsl #12
  4037c8:	b.lt	4037dc <ferror@plt+0x1eec>  // b.tstop
  4037cc:	ldr	w1, [sp, #44]
  4037d0:	mov	w0, #0x7fff                	// #32767
  4037d4:	cmp	w1, w0
  4037d8:	b.le	403810 <ferror@plt+0x1f20>
  4037dc:	bl	401890 <__errno_location@plt>
  4037e0:	mov	x1, x0
  4037e4:	mov	w0, #0x22                  	// #34
  4037e8:	str	w0, [x1]
  4037ec:	adrp	x0, 418000 <ferror@plt+0x16710>
  4037f0:	add	x0, x0, #0x208
  4037f4:	ldr	w4, [x0]
  4037f8:	ldr	x3, [sp, #24]
  4037fc:	ldr	x2, [sp, #16]
  403800:	adrp	x0, 406000 <ferror@plt+0x4710>
  403804:	add	x1, x0, #0x5f8
  403808:	mov	w0, w4
  40380c:	bl	4018c0 <err@plt>
  403810:	ldr	w0, [sp, #44]
  403814:	sxth	w0, w0
  403818:	ldp	x29, x30, [sp], #48
  40381c:	ret
  403820:	stp	x29, x30, [sp, #-64]!
  403824:	mov	x29, sp
  403828:	str	x0, [sp, #40]
  40382c:	str	x1, [sp, #32]
  403830:	str	w2, [sp, #28]
  403834:	ldr	w2, [sp, #28]
  403838:	ldr	x1, [sp, #32]
  40383c:	ldr	x0, [sp, #40]
  403840:	bl	403974 <ferror@plt+0x2084>
  403844:	str	w0, [sp, #60]
  403848:	ldr	w1, [sp, #60]
  40384c:	mov	w0, #0xffff                	// #65535
  403850:	cmp	w1, w0
  403854:	b.ls	40388c <ferror@plt+0x1f9c>  // b.plast
  403858:	bl	401890 <__errno_location@plt>
  40385c:	mov	x1, x0
  403860:	mov	w0, #0x22                  	// #34
  403864:	str	w0, [x1]
  403868:	adrp	x0, 418000 <ferror@plt+0x16710>
  40386c:	add	x0, x0, #0x208
  403870:	ldr	w4, [x0]
  403874:	ldr	x3, [sp, #40]
  403878:	ldr	x2, [sp, #32]
  40387c:	adrp	x0, 406000 <ferror@plt+0x4710>
  403880:	add	x1, x0, #0x5f8
  403884:	mov	w0, w4
  403888:	bl	4018c0 <err@plt>
  40388c:	ldr	w0, [sp, #60]
  403890:	and	w0, w0, #0xffff
  403894:	ldp	x29, x30, [sp], #64
  403898:	ret
  40389c:	stp	x29, x30, [sp, #-32]!
  4038a0:	mov	x29, sp
  4038a4:	str	x0, [sp, #24]
  4038a8:	str	x1, [sp, #16]
  4038ac:	mov	w2, #0xa                   	// #10
  4038b0:	ldr	x1, [sp, #16]
  4038b4:	ldr	x0, [sp, #24]
  4038b8:	bl	403820 <ferror@plt+0x1f30>
  4038bc:	and	w0, w0, #0xffff
  4038c0:	ldp	x29, x30, [sp], #32
  4038c4:	ret
  4038c8:	stp	x29, x30, [sp, #-32]!
  4038cc:	mov	x29, sp
  4038d0:	str	x0, [sp, #24]
  4038d4:	str	x1, [sp, #16]
  4038d8:	mov	w2, #0x10                  	// #16
  4038dc:	ldr	x1, [sp, #16]
  4038e0:	ldr	x0, [sp, #24]
  4038e4:	bl	403820 <ferror@plt+0x1f30>
  4038e8:	and	w0, w0, #0xffff
  4038ec:	ldp	x29, x30, [sp], #32
  4038f0:	ret
  4038f4:	stp	x29, x30, [sp, #-48]!
  4038f8:	mov	x29, sp
  4038fc:	str	x0, [sp, #24]
  403900:	str	x1, [sp, #16]
  403904:	ldr	x1, [sp, #16]
  403908:	ldr	x0, [sp, #24]
  40390c:	bl	403a3c <ferror@plt+0x214c>
  403910:	str	x0, [sp, #40]
  403914:	ldr	x1, [sp, #40]
  403918:	mov	x0, #0xffffffff80000000    	// #-2147483648
  40391c:	cmp	x1, x0
  403920:	b.lt	403934 <ferror@plt+0x2044>  // b.tstop
  403924:	ldr	x1, [sp, #40]
  403928:	mov	x0, #0x7fffffff            	// #2147483647
  40392c:	cmp	x1, x0
  403930:	b.le	403968 <ferror@plt+0x2078>
  403934:	bl	401890 <__errno_location@plt>
  403938:	mov	x1, x0
  40393c:	mov	w0, #0x22                  	// #34
  403940:	str	w0, [x1]
  403944:	adrp	x0, 418000 <ferror@plt+0x16710>
  403948:	add	x0, x0, #0x208
  40394c:	ldr	w4, [x0]
  403950:	ldr	x3, [sp, #24]
  403954:	ldr	x2, [sp, #16]
  403958:	adrp	x0, 406000 <ferror@plt+0x4710>
  40395c:	add	x1, x0, #0x5f8
  403960:	mov	w0, w4
  403964:	bl	4018c0 <err@plt>
  403968:	ldr	x0, [sp, #40]
  40396c:	ldp	x29, x30, [sp], #48
  403970:	ret
  403974:	stp	x29, x30, [sp, #-64]!
  403978:	mov	x29, sp
  40397c:	str	x0, [sp, #40]
  403980:	str	x1, [sp, #32]
  403984:	str	w2, [sp, #28]
  403988:	ldr	w2, [sp, #28]
  40398c:	ldr	x1, [sp, #32]
  403990:	ldr	x0, [sp, #40]
  403994:	bl	403b3c <ferror@plt+0x224c>
  403998:	str	x0, [sp, #56]
  40399c:	ldr	x1, [sp, #56]
  4039a0:	mov	x0, #0xffffffff            	// #4294967295
  4039a4:	cmp	x1, x0
  4039a8:	b.ls	4039e0 <ferror@plt+0x20f0>  // b.plast
  4039ac:	bl	401890 <__errno_location@plt>
  4039b0:	mov	x1, x0
  4039b4:	mov	w0, #0x22                  	// #34
  4039b8:	str	w0, [x1]
  4039bc:	adrp	x0, 418000 <ferror@plt+0x16710>
  4039c0:	add	x0, x0, #0x208
  4039c4:	ldr	w4, [x0]
  4039c8:	ldr	x3, [sp, #40]
  4039cc:	ldr	x2, [sp, #32]
  4039d0:	adrp	x0, 406000 <ferror@plt+0x4710>
  4039d4:	add	x1, x0, #0x5f8
  4039d8:	mov	w0, w4
  4039dc:	bl	4018c0 <err@plt>
  4039e0:	ldr	x0, [sp, #56]
  4039e4:	ldp	x29, x30, [sp], #64
  4039e8:	ret
  4039ec:	stp	x29, x30, [sp, #-32]!
  4039f0:	mov	x29, sp
  4039f4:	str	x0, [sp, #24]
  4039f8:	str	x1, [sp, #16]
  4039fc:	mov	w2, #0xa                   	// #10
  403a00:	ldr	x1, [sp, #16]
  403a04:	ldr	x0, [sp, #24]
  403a08:	bl	403974 <ferror@plt+0x2084>
  403a0c:	ldp	x29, x30, [sp], #32
  403a10:	ret
  403a14:	stp	x29, x30, [sp, #-32]!
  403a18:	mov	x29, sp
  403a1c:	str	x0, [sp, #24]
  403a20:	str	x1, [sp, #16]
  403a24:	mov	w2, #0x10                  	// #16
  403a28:	ldr	x1, [sp, #16]
  403a2c:	ldr	x0, [sp, #24]
  403a30:	bl	403974 <ferror@plt+0x2084>
  403a34:	ldp	x29, x30, [sp], #32
  403a38:	ret
  403a3c:	stp	x29, x30, [sp, #-48]!
  403a40:	mov	x29, sp
  403a44:	str	x0, [sp, #24]
  403a48:	str	x1, [sp, #16]
  403a4c:	str	xzr, [sp, #32]
  403a50:	bl	401890 <__errno_location@plt>
  403a54:	str	wzr, [x0]
  403a58:	ldr	x0, [sp, #24]
  403a5c:	cmp	x0, #0x0
  403a60:	b.eq	403ad0 <ferror@plt+0x21e0>  // b.none
  403a64:	ldr	x0, [sp, #24]
  403a68:	ldrsb	w0, [x0]
  403a6c:	cmp	w0, #0x0
  403a70:	b.eq	403ad0 <ferror@plt+0x21e0>  // b.none
  403a74:	add	x0, sp, #0x20
  403a78:	mov	w2, #0xa                   	// #10
  403a7c:	mov	x1, x0
  403a80:	ldr	x0, [sp, #24]
  403a84:	bl	401590 <strtoimax@plt>
  403a88:	str	x0, [sp, #40]
  403a8c:	bl	401890 <__errno_location@plt>
  403a90:	ldr	w0, [x0]
  403a94:	cmp	w0, #0x0
  403a98:	b.ne	403ad8 <ferror@plt+0x21e8>  // b.any
  403a9c:	ldr	x0, [sp, #32]
  403aa0:	ldr	x1, [sp, #24]
  403aa4:	cmp	x1, x0
  403aa8:	b.eq	403ad8 <ferror@plt+0x21e8>  // b.none
  403aac:	ldr	x0, [sp, #32]
  403ab0:	cmp	x0, #0x0
  403ab4:	b.eq	403ac8 <ferror@plt+0x21d8>  // b.none
  403ab8:	ldr	x0, [sp, #32]
  403abc:	ldrsb	w0, [x0]
  403ac0:	cmp	w0, #0x0
  403ac4:	b.ne	403ad8 <ferror@plt+0x21e8>  // b.any
  403ac8:	ldr	x0, [sp, #40]
  403acc:	b	403b34 <ferror@plt+0x2244>
  403ad0:	nop
  403ad4:	b	403adc <ferror@plt+0x21ec>
  403ad8:	nop
  403adc:	bl	401890 <__errno_location@plt>
  403ae0:	ldr	w0, [x0]
  403ae4:	cmp	w0, #0x22
  403ae8:	b.ne	403b10 <ferror@plt+0x2220>  // b.any
  403aec:	adrp	x0, 418000 <ferror@plt+0x16710>
  403af0:	add	x0, x0, #0x208
  403af4:	ldr	w4, [x0]
  403af8:	ldr	x3, [sp, #24]
  403afc:	ldr	x2, [sp, #16]
  403b00:	adrp	x0, 406000 <ferror@plt+0x4710>
  403b04:	add	x1, x0, #0x5f8
  403b08:	mov	w0, w4
  403b0c:	bl	4018c0 <err@plt>
  403b10:	adrp	x0, 418000 <ferror@plt+0x16710>
  403b14:	add	x0, x0, #0x208
  403b18:	ldr	w4, [x0]
  403b1c:	ldr	x3, [sp, #24]
  403b20:	ldr	x2, [sp, #16]
  403b24:	adrp	x0, 406000 <ferror@plt+0x4710>
  403b28:	add	x1, x0, #0x5f8
  403b2c:	mov	w0, w4
  403b30:	bl	401850 <errx@plt>
  403b34:	ldp	x29, x30, [sp], #48
  403b38:	ret
  403b3c:	stp	x29, x30, [sp, #-64]!
  403b40:	mov	x29, sp
  403b44:	str	x0, [sp, #40]
  403b48:	str	x1, [sp, #32]
  403b4c:	str	w2, [sp, #28]
  403b50:	str	xzr, [sp, #48]
  403b54:	bl	401890 <__errno_location@plt>
  403b58:	str	wzr, [x0]
  403b5c:	ldr	x0, [sp, #40]
  403b60:	cmp	x0, #0x0
  403b64:	b.eq	403bd4 <ferror@plt+0x22e4>  // b.none
  403b68:	ldr	x0, [sp, #40]
  403b6c:	ldrsb	w0, [x0]
  403b70:	cmp	w0, #0x0
  403b74:	b.eq	403bd4 <ferror@plt+0x22e4>  // b.none
  403b78:	add	x0, sp, #0x30
  403b7c:	ldr	w2, [sp, #28]
  403b80:	mov	x1, x0
  403b84:	ldr	x0, [sp, #40]
  403b88:	bl	401710 <strtoumax@plt>
  403b8c:	str	x0, [sp, #56]
  403b90:	bl	401890 <__errno_location@plt>
  403b94:	ldr	w0, [x0]
  403b98:	cmp	w0, #0x0
  403b9c:	b.ne	403bdc <ferror@plt+0x22ec>  // b.any
  403ba0:	ldr	x0, [sp, #48]
  403ba4:	ldr	x1, [sp, #40]
  403ba8:	cmp	x1, x0
  403bac:	b.eq	403bdc <ferror@plt+0x22ec>  // b.none
  403bb0:	ldr	x0, [sp, #48]
  403bb4:	cmp	x0, #0x0
  403bb8:	b.eq	403bcc <ferror@plt+0x22dc>  // b.none
  403bbc:	ldr	x0, [sp, #48]
  403bc0:	ldrsb	w0, [x0]
  403bc4:	cmp	w0, #0x0
  403bc8:	b.ne	403bdc <ferror@plt+0x22ec>  // b.any
  403bcc:	ldr	x0, [sp, #56]
  403bd0:	b	403c38 <ferror@plt+0x2348>
  403bd4:	nop
  403bd8:	b	403be0 <ferror@plt+0x22f0>
  403bdc:	nop
  403be0:	bl	401890 <__errno_location@plt>
  403be4:	ldr	w0, [x0]
  403be8:	cmp	w0, #0x22
  403bec:	b.ne	403c14 <ferror@plt+0x2324>  // b.any
  403bf0:	adrp	x0, 418000 <ferror@plt+0x16710>
  403bf4:	add	x0, x0, #0x208
  403bf8:	ldr	w4, [x0]
  403bfc:	ldr	x3, [sp, #40]
  403c00:	ldr	x2, [sp, #32]
  403c04:	adrp	x0, 406000 <ferror@plt+0x4710>
  403c08:	add	x1, x0, #0x5f8
  403c0c:	mov	w0, w4
  403c10:	bl	4018c0 <err@plt>
  403c14:	adrp	x0, 418000 <ferror@plt+0x16710>
  403c18:	add	x0, x0, #0x208
  403c1c:	ldr	w4, [x0]
  403c20:	ldr	x3, [sp, #40]
  403c24:	ldr	x2, [sp, #32]
  403c28:	adrp	x0, 406000 <ferror@plt+0x4710>
  403c2c:	add	x1, x0, #0x5f8
  403c30:	mov	w0, w4
  403c34:	bl	401850 <errx@plt>
  403c38:	ldp	x29, x30, [sp], #64
  403c3c:	ret
  403c40:	stp	x29, x30, [sp, #-32]!
  403c44:	mov	x29, sp
  403c48:	str	x0, [sp, #24]
  403c4c:	str	x1, [sp, #16]
  403c50:	mov	w2, #0xa                   	// #10
  403c54:	ldr	x1, [sp, #16]
  403c58:	ldr	x0, [sp, #24]
  403c5c:	bl	403b3c <ferror@plt+0x224c>
  403c60:	ldp	x29, x30, [sp], #32
  403c64:	ret
  403c68:	stp	x29, x30, [sp, #-32]!
  403c6c:	mov	x29, sp
  403c70:	str	x0, [sp, #24]
  403c74:	str	x1, [sp, #16]
  403c78:	mov	w2, #0x10                  	// #16
  403c7c:	ldr	x1, [sp, #16]
  403c80:	ldr	x0, [sp, #24]
  403c84:	bl	403b3c <ferror@plt+0x224c>
  403c88:	ldp	x29, x30, [sp], #32
  403c8c:	ret
  403c90:	stp	x29, x30, [sp, #-48]!
  403c94:	mov	x29, sp
  403c98:	str	x0, [sp, #24]
  403c9c:	str	x1, [sp, #16]
  403ca0:	str	xzr, [sp, #32]
  403ca4:	bl	401890 <__errno_location@plt>
  403ca8:	str	wzr, [x0]
  403cac:	ldr	x0, [sp, #24]
  403cb0:	cmp	x0, #0x0
  403cb4:	b.eq	403d20 <ferror@plt+0x2430>  // b.none
  403cb8:	ldr	x0, [sp, #24]
  403cbc:	ldrsb	w0, [x0]
  403cc0:	cmp	w0, #0x0
  403cc4:	b.eq	403d20 <ferror@plt+0x2430>  // b.none
  403cc8:	add	x0, sp, #0x20
  403ccc:	mov	x1, x0
  403cd0:	ldr	x0, [sp, #24]
  403cd4:	bl	4015b0 <strtod@plt>
  403cd8:	str	d0, [sp, #40]
  403cdc:	bl	401890 <__errno_location@plt>
  403ce0:	ldr	w0, [x0]
  403ce4:	cmp	w0, #0x0
  403ce8:	b.ne	403d28 <ferror@plt+0x2438>  // b.any
  403cec:	ldr	x0, [sp, #32]
  403cf0:	ldr	x1, [sp, #24]
  403cf4:	cmp	x1, x0
  403cf8:	b.eq	403d28 <ferror@plt+0x2438>  // b.none
  403cfc:	ldr	x0, [sp, #32]
  403d00:	cmp	x0, #0x0
  403d04:	b.eq	403d18 <ferror@plt+0x2428>  // b.none
  403d08:	ldr	x0, [sp, #32]
  403d0c:	ldrsb	w0, [x0]
  403d10:	cmp	w0, #0x0
  403d14:	b.ne	403d28 <ferror@plt+0x2438>  // b.any
  403d18:	ldr	d0, [sp, #40]
  403d1c:	b	403d84 <ferror@plt+0x2494>
  403d20:	nop
  403d24:	b	403d2c <ferror@plt+0x243c>
  403d28:	nop
  403d2c:	bl	401890 <__errno_location@plt>
  403d30:	ldr	w0, [x0]
  403d34:	cmp	w0, #0x22
  403d38:	b.ne	403d60 <ferror@plt+0x2470>  // b.any
  403d3c:	adrp	x0, 418000 <ferror@plt+0x16710>
  403d40:	add	x0, x0, #0x208
  403d44:	ldr	w4, [x0]
  403d48:	ldr	x3, [sp, #24]
  403d4c:	ldr	x2, [sp, #16]
  403d50:	adrp	x0, 406000 <ferror@plt+0x4710>
  403d54:	add	x1, x0, #0x5f8
  403d58:	mov	w0, w4
  403d5c:	bl	4018c0 <err@plt>
  403d60:	adrp	x0, 418000 <ferror@plt+0x16710>
  403d64:	add	x0, x0, #0x208
  403d68:	ldr	w4, [x0]
  403d6c:	ldr	x3, [sp, #24]
  403d70:	ldr	x2, [sp, #16]
  403d74:	adrp	x0, 406000 <ferror@plt+0x4710>
  403d78:	add	x1, x0, #0x5f8
  403d7c:	mov	w0, w4
  403d80:	bl	401850 <errx@plt>
  403d84:	ldp	x29, x30, [sp], #48
  403d88:	ret
  403d8c:	stp	x29, x30, [sp, #-48]!
  403d90:	mov	x29, sp
  403d94:	str	x0, [sp, #24]
  403d98:	str	x1, [sp, #16]
  403d9c:	str	xzr, [sp, #32]
  403da0:	bl	401890 <__errno_location@plt>
  403da4:	str	wzr, [x0]
  403da8:	ldr	x0, [sp, #24]
  403dac:	cmp	x0, #0x0
  403db0:	b.eq	403e20 <ferror@plt+0x2530>  // b.none
  403db4:	ldr	x0, [sp, #24]
  403db8:	ldrsb	w0, [x0]
  403dbc:	cmp	w0, #0x0
  403dc0:	b.eq	403e20 <ferror@plt+0x2530>  // b.none
  403dc4:	add	x0, sp, #0x20
  403dc8:	mov	w2, #0xa                   	// #10
  403dcc:	mov	x1, x0
  403dd0:	ldr	x0, [sp, #24]
  403dd4:	bl	401780 <strtol@plt>
  403dd8:	str	x0, [sp, #40]
  403ddc:	bl	401890 <__errno_location@plt>
  403de0:	ldr	w0, [x0]
  403de4:	cmp	w0, #0x0
  403de8:	b.ne	403e28 <ferror@plt+0x2538>  // b.any
  403dec:	ldr	x0, [sp, #32]
  403df0:	ldr	x1, [sp, #24]
  403df4:	cmp	x1, x0
  403df8:	b.eq	403e28 <ferror@plt+0x2538>  // b.none
  403dfc:	ldr	x0, [sp, #32]
  403e00:	cmp	x0, #0x0
  403e04:	b.eq	403e18 <ferror@plt+0x2528>  // b.none
  403e08:	ldr	x0, [sp, #32]
  403e0c:	ldrsb	w0, [x0]
  403e10:	cmp	w0, #0x0
  403e14:	b.ne	403e28 <ferror@plt+0x2538>  // b.any
  403e18:	ldr	x0, [sp, #40]
  403e1c:	b	403e84 <ferror@plt+0x2594>
  403e20:	nop
  403e24:	b	403e2c <ferror@plt+0x253c>
  403e28:	nop
  403e2c:	bl	401890 <__errno_location@plt>
  403e30:	ldr	w0, [x0]
  403e34:	cmp	w0, #0x22
  403e38:	b.ne	403e60 <ferror@plt+0x2570>  // b.any
  403e3c:	adrp	x0, 418000 <ferror@plt+0x16710>
  403e40:	add	x0, x0, #0x208
  403e44:	ldr	w4, [x0]
  403e48:	ldr	x3, [sp, #24]
  403e4c:	ldr	x2, [sp, #16]
  403e50:	adrp	x0, 406000 <ferror@plt+0x4710>
  403e54:	add	x1, x0, #0x5f8
  403e58:	mov	w0, w4
  403e5c:	bl	4018c0 <err@plt>
  403e60:	adrp	x0, 418000 <ferror@plt+0x16710>
  403e64:	add	x0, x0, #0x208
  403e68:	ldr	w4, [x0]
  403e6c:	ldr	x3, [sp, #24]
  403e70:	ldr	x2, [sp, #16]
  403e74:	adrp	x0, 406000 <ferror@plt+0x4710>
  403e78:	add	x1, x0, #0x5f8
  403e7c:	mov	w0, w4
  403e80:	bl	401850 <errx@plt>
  403e84:	ldp	x29, x30, [sp], #48
  403e88:	ret
  403e8c:	stp	x29, x30, [sp, #-48]!
  403e90:	mov	x29, sp
  403e94:	str	x0, [sp, #24]
  403e98:	str	x1, [sp, #16]
  403e9c:	str	xzr, [sp, #32]
  403ea0:	bl	401890 <__errno_location@plt>
  403ea4:	str	wzr, [x0]
  403ea8:	ldr	x0, [sp, #24]
  403eac:	cmp	x0, #0x0
  403eb0:	b.eq	403f20 <ferror@plt+0x2630>  // b.none
  403eb4:	ldr	x0, [sp, #24]
  403eb8:	ldrsb	w0, [x0]
  403ebc:	cmp	w0, #0x0
  403ec0:	b.eq	403f20 <ferror@plt+0x2630>  // b.none
  403ec4:	add	x0, sp, #0x20
  403ec8:	mov	w2, #0xa                   	// #10
  403ecc:	mov	x1, x0
  403ed0:	ldr	x0, [sp, #24]
  403ed4:	bl	401540 <strtoul@plt>
  403ed8:	str	x0, [sp, #40]
  403edc:	bl	401890 <__errno_location@plt>
  403ee0:	ldr	w0, [x0]
  403ee4:	cmp	w0, #0x0
  403ee8:	b.ne	403f28 <ferror@plt+0x2638>  // b.any
  403eec:	ldr	x0, [sp, #32]
  403ef0:	ldr	x1, [sp, #24]
  403ef4:	cmp	x1, x0
  403ef8:	b.eq	403f28 <ferror@plt+0x2638>  // b.none
  403efc:	ldr	x0, [sp, #32]
  403f00:	cmp	x0, #0x0
  403f04:	b.eq	403f18 <ferror@plt+0x2628>  // b.none
  403f08:	ldr	x0, [sp, #32]
  403f0c:	ldrsb	w0, [x0]
  403f10:	cmp	w0, #0x0
  403f14:	b.ne	403f28 <ferror@plt+0x2638>  // b.any
  403f18:	ldr	x0, [sp, #40]
  403f1c:	b	403f84 <ferror@plt+0x2694>
  403f20:	nop
  403f24:	b	403f2c <ferror@plt+0x263c>
  403f28:	nop
  403f2c:	bl	401890 <__errno_location@plt>
  403f30:	ldr	w0, [x0]
  403f34:	cmp	w0, #0x22
  403f38:	b.ne	403f60 <ferror@plt+0x2670>  // b.any
  403f3c:	adrp	x0, 418000 <ferror@plt+0x16710>
  403f40:	add	x0, x0, #0x208
  403f44:	ldr	w4, [x0]
  403f48:	ldr	x3, [sp, #24]
  403f4c:	ldr	x2, [sp, #16]
  403f50:	adrp	x0, 406000 <ferror@plt+0x4710>
  403f54:	add	x1, x0, #0x5f8
  403f58:	mov	w0, w4
  403f5c:	bl	4018c0 <err@plt>
  403f60:	adrp	x0, 418000 <ferror@plt+0x16710>
  403f64:	add	x0, x0, #0x208
  403f68:	ldr	w4, [x0]
  403f6c:	ldr	x3, [sp, #24]
  403f70:	ldr	x2, [sp, #16]
  403f74:	adrp	x0, 406000 <ferror@plt+0x4710>
  403f78:	add	x1, x0, #0x5f8
  403f7c:	mov	w0, w4
  403f80:	bl	401850 <errx@plt>
  403f84:	ldp	x29, x30, [sp], #48
  403f88:	ret
  403f8c:	stp	x29, x30, [sp, #-48]!
  403f90:	mov	x29, sp
  403f94:	str	x0, [sp, #24]
  403f98:	str	x1, [sp, #16]
  403f9c:	add	x0, sp, #0x28
  403fa0:	mov	x1, x0
  403fa4:	ldr	x0, [sp, #24]
  403fa8:	bl	4033c8 <ferror@plt+0x1ad8>
  403fac:	cmp	w0, #0x0
  403fb0:	b.ne	403fbc <ferror@plt+0x26cc>  // b.any
  403fb4:	ldr	x0, [sp, #40]
  403fb8:	b	404014 <ferror@plt+0x2724>
  403fbc:	bl	401890 <__errno_location@plt>
  403fc0:	ldr	w0, [x0]
  403fc4:	cmp	w0, #0x0
  403fc8:	b.eq	403ff0 <ferror@plt+0x2700>  // b.none
  403fcc:	adrp	x0, 418000 <ferror@plt+0x16710>
  403fd0:	add	x0, x0, #0x208
  403fd4:	ldr	w4, [x0]
  403fd8:	ldr	x3, [sp, #24]
  403fdc:	ldr	x2, [sp, #16]
  403fe0:	adrp	x0, 406000 <ferror@plt+0x4710>
  403fe4:	add	x1, x0, #0x5f8
  403fe8:	mov	w0, w4
  403fec:	bl	4018c0 <err@plt>
  403ff0:	adrp	x0, 418000 <ferror@plt+0x16710>
  403ff4:	add	x0, x0, #0x208
  403ff8:	ldr	w4, [x0]
  403ffc:	ldr	x3, [sp, #24]
  404000:	ldr	x2, [sp, #16]
  404004:	adrp	x0, 406000 <ferror@plt+0x4710>
  404008:	add	x1, x0, #0x5f8
  40400c:	mov	w0, w4
  404010:	bl	401850 <errx@plt>
  404014:	ldp	x29, x30, [sp], #48
  404018:	ret
  40401c:	stp	x29, x30, [sp, #-64]!
  404020:	mov	x29, sp
  404024:	str	x0, [sp, #40]
  404028:	str	x1, [sp, #32]
  40402c:	str	x2, [sp, #24]
  404030:	ldr	x1, [sp, #24]
  404034:	ldr	x0, [sp, #40]
  404038:	bl	403c90 <ferror@plt+0x23a0>
  40403c:	str	d0, [sp, #56]
  404040:	ldr	d0, [sp, #56]
  404044:	fcvtzs	d0, d0
  404048:	ldr	x0, [sp, #32]
  40404c:	str	d0, [x0]
  404050:	ldr	x0, [sp, #32]
  404054:	ldr	d0, [x0]
  404058:	scvtf	d0, d0
  40405c:	ldr	d1, [sp, #56]
  404060:	fsub	d0, d1, d0
  404064:	mov	x0, #0x848000000000        	// #145685290680320
  404068:	movk	x0, #0x412e, lsl #48
  40406c:	fmov	d1, x0
  404070:	fmul	d0, d0, d1
  404074:	fcvtzs	d0, d0
  404078:	ldr	x0, [sp, #32]
  40407c:	str	d0, [x0, #8]
  404080:	nop
  404084:	ldp	x29, x30, [sp], #64
  404088:	ret
  40408c:	sub	sp, sp, #0x20
  404090:	str	w0, [sp, #12]
  404094:	str	x1, [sp]
  404098:	strh	wzr, [sp, #30]
  40409c:	ldr	w0, [sp, #12]
  4040a0:	and	w0, w0, #0xf000
  4040a4:	cmp	w0, #0x4, lsl #12
  4040a8:	b.ne	4040d0 <ferror@plt+0x27e0>  // b.any
  4040ac:	ldrh	w0, [sp, #30]
  4040b0:	add	w1, w0, #0x1
  4040b4:	strh	w1, [sp, #30]
  4040b8:	and	x0, x0, #0xffff
  4040bc:	ldr	x1, [sp]
  4040c0:	add	x0, x1, x0
  4040c4:	mov	w1, #0x64                  	// #100
  4040c8:	strb	w1, [x0]
  4040cc:	b	404204 <ferror@plt+0x2914>
  4040d0:	ldr	w0, [sp, #12]
  4040d4:	and	w0, w0, #0xf000
  4040d8:	cmp	w0, #0xa, lsl #12
  4040dc:	b.ne	404104 <ferror@plt+0x2814>  // b.any
  4040e0:	ldrh	w0, [sp, #30]
  4040e4:	add	w1, w0, #0x1
  4040e8:	strh	w1, [sp, #30]
  4040ec:	and	x0, x0, #0xffff
  4040f0:	ldr	x1, [sp]
  4040f4:	add	x0, x1, x0
  4040f8:	mov	w1, #0x6c                  	// #108
  4040fc:	strb	w1, [x0]
  404100:	b	404204 <ferror@plt+0x2914>
  404104:	ldr	w0, [sp, #12]
  404108:	and	w0, w0, #0xf000
  40410c:	cmp	w0, #0x2, lsl #12
  404110:	b.ne	404138 <ferror@plt+0x2848>  // b.any
  404114:	ldrh	w0, [sp, #30]
  404118:	add	w1, w0, #0x1
  40411c:	strh	w1, [sp, #30]
  404120:	and	x0, x0, #0xffff
  404124:	ldr	x1, [sp]
  404128:	add	x0, x1, x0
  40412c:	mov	w1, #0x63                  	// #99
  404130:	strb	w1, [x0]
  404134:	b	404204 <ferror@plt+0x2914>
  404138:	ldr	w0, [sp, #12]
  40413c:	and	w0, w0, #0xf000
  404140:	cmp	w0, #0x6, lsl #12
  404144:	b.ne	40416c <ferror@plt+0x287c>  // b.any
  404148:	ldrh	w0, [sp, #30]
  40414c:	add	w1, w0, #0x1
  404150:	strh	w1, [sp, #30]
  404154:	and	x0, x0, #0xffff
  404158:	ldr	x1, [sp]
  40415c:	add	x0, x1, x0
  404160:	mov	w1, #0x62                  	// #98
  404164:	strb	w1, [x0]
  404168:	b	404204 <ferror@plt+0x2914>
  40416c:	ldr	w0, [sp, #12]
  404170:	and	w0, w0, #0xf000
  404174:	cmp	w0, #0xc, lsl #12
  404178:	b.ne	4041a0 <ferror@plt+0x28b0>  // b.any
  40417c:	ldrh	w0, [sp, #30]
  404180:	add	w1, w0, #0x1
  404184:	strh	w1, [sp, #30]
  404188:	and	x0, x0, #0xffff
  40418c:	ldr	x1, [sp]
  404190:	add	x0, x1, x0
  404194:	mov	w1, #0x73                  	// #115
  404198:	strb	w1, [x0]
  40419c:	b	404204 <ferror@plt+0x2914>
  4041a0:	ldr	w0, [sp, #12]
  4041a4:	and	w0, w0, #0xf000
  4041a8:	cmp	w0, #0x1, lsl #12
  4041ac:	b.ne	4041d4 <ferror@plt+0x28e4>  // b.any
  4041b0:	ldrh	w0, [sp, #30]
  4041b4:	add	w1, w0, #0x1
  4041b8:	strh	w1, [sp, #30]
  4041bc:	and	x0, x0, #0xffff
  4041c0:	ldr	x1, [sp]
  4041c4:	add	x0, x1, x0
  4041c8:	mov	w1, #0x70                  	// #112
  4041cc:	strb	w1, [x0]
  4041d0:	b	404204 <ferror@plt+0x2914>
  4041d4:	ldr	w0, [sp, #12]
  4041d8:	and	w0, w0, #0xf000
  4041dc:	cmp	w0, #0x8, lsl #12
  4041e0:	b.ne	404204 <ferror@plt+0x2914>  // b.any
  4041e4:	ldrh	w0, [sp, #30]
  4041e8:	add	w1, w0, #0x1
  4041ec:	strh	w1, [sp, #30]
  4041f0:	and	x0, x0, #0xffff
  4041f4:	ldr	x1, [sp]
  4041f8:	add	x0, x1, x0
  4041fc:	mov	w1, #0x2d                  	// #45
  404200:	strb	w1, [x0]
  404204:	ldr	w0, [sp, #12]
  404208:	and	w0, w0, #0x100
  40420c:	cmp	w0, #0x0
  404210:	b.eq	40421c <ferror@plt+0x292c>  // b.none
  404214:	mov	w0, #0x72                  	// #114
  404218:	b	404220 <ferror@plt+0x2930>
  40421c:	mov	w0, #0x2d                  	// #45
  404220:	ldrh	w1, [sp, #30]
  404224:	add	w2, w1, #0x1
  404228:	strh	w2, [sp, #30]
  40422c:	and	x1, x1, #0xffff
  404230:	ldr	x2, [sp]
  404234:	add	x1, x2, x1
  404238:	strb	w0, [x1]
  40423c:	ldr	w0, [sp, #12]
  404240:	and	w0, w0, #0x80
  404244:	cmp	w0, #0x0
  404248:	b.eq	404254 <ferror@plt+0x2964>  // b.none
  40424c:	mov	w0, #0x77                  	// #119
  404250:	b	404258 <ferror@plt+0x2968>
  404254:	mov	w0, #0x2d                  	// #45
  404258:	ldrh	w1, [sp, #30]
  40425c:	add	w2, w1, #0x1
  404260:	strh	w2, [sp, #30]
  404264:	and	x1, x1, #0xffff
  404268:	ldr	x2, [sp]
  40426c:	add	x1, x2, x1
  404270:	strb	w0, [x1]
  404274:	ldr	w0, [sp, #12]
  404278:	and	w0, w0, #0x800
  40427c:	cmp	w0, #0x0
  404280:	b.eq	4042a4 <ferror@plt+0x29b4>  // b.none
  404284:	ldr	w0, [sp, #12]
  404288:	and	w0, w0, #0x40
  40428c:	cmp	w0, #0x0
  404290:	b.eq	40429c <ferror@plt+0x29ac>  // b.none
  404294:	mov	w0, #0x73                  	// #115
  404298:	b	4042c0 <ferror@plt+0x29d0>
  40429c:	mov	w0, #0x53                  	// #83
  4042a0:	b	4042c0 <ferror@plt+0x29d0>
  4042a4:	ldr	w0, [sp, #12]
  4042a8:	and	w0, w0, #0x40
  4042ac:	cmp	w0, #0x0
  4042b0:	b.eq	4042bc <ferror@plt+0x29cc>  // b.none
  4042b4:	mov	w0, #0x78                  	// #120
  4042b8:	b	4042c0 <ferror@plt+0x29d0>
  4042bc:	mov	w0, #0x2d                  	// #45
  4042c0:	ldrh	w1, [sp, #30]
  4042c4:	add	w2, w1, #0x1
  4042c8:	strh	w2, [sp, #30]
  4042cc:	and	x1, x1, #0xffff
  4042d0:	ldr	x2, [sp]
  4042d4:	add	x1, x2, x1
  4042d8:	strb	w0, [x1]
  4042dc:	ldr	w0, [sp, #12]
  4042e0:	and	w0, w0, #0x20
  4042e4:	cmp	w0, #0x0
  4042e8:	b.eq	4042f4 <ferror@plt+0x2a04>  // b.none
  4042ec:	mov	w0, #0x72                  	// #114
  4042f0:	b	4042f8 <ferror@plt+0x2a08>
  4042f4:	mov	w0, #0x2d                  	// #45
  4042f8:	ldrh	w1, [sp, #30]
  4042fc:	add	w2, w1, #0x1
  404300:	strh	w2, [sp, #30]
  404304:	and	x1, x1, #0xffff
  404308:	ldr	x2, [sp]
  40430c:	add	x1, x2, x1
  404310:	strb	w0, [x1]
  404314:	ldr	w0, [sp, #12]
  404318:	and	w0, w0, #0x10
  40431c:	cmp	w0, #0x0
  404320:	b.eq	40432c <ferror@plt+0x2a3c>  // b.none
  404324:	mov	w0, #0x77                  	// #119
  404328:	b	404330 <ferror@plt+0x2a40>
  40432c:	mov	w0, #0x2d                  	// #45
  404330:	ldrh	w1, [sp, #30]
  404334:	add	w2, w1, #0x1
  404338:	strh	w2, [sp, #30]
  40433c:	and	x1, x1, #0xffff
  404340:	ldr	x2, [sp]
  404344:	add	x1, x2, x1
  404348:	strb	w0, [x1]
  40434c:	ldr	w0, [sp, #12]
  404350:	and	w0, w0, #0x400
  404354:	cmp	w0, #0x0
  404358:	b.eq	40437c <ferror@plt+0x2a8c>  // b.none
  40435c:	ldr	w0, [sp, #12]
  404360:	and	w0, w0, #0x8
  404364:	cmp	w0, #0x0
  404368:	b.eq	404374 <ferror@plt+0x2a84>  // b.none
  40436c:	mov	w0, #0x73                  	// #115
  404370:	b	404398 <ferror@plt+0x2aa8>
  404374:	mov	w0, #0x53                  	// #83
  404378:	b	404398 <ferror@plt+0x2aa8>
  40437c:	ldr	w0, [sp, #12]
  404380:	and	w0, w0, #0x8
  404384:	cmp	w0, #0x0
  404388:	b.eq	404394 <ferror@plt+0x2aa4>  // b.none
  40438c:	mov	w0, #0x78                  	// #120
  404390:	b	404398 <ferror@plt+0x2aa8>
  404394:	mov	w0, #0x2d                  	// #45
  404398:	ldrh	w1, [sp, #30]
  40439c:	add	w2, w1, #0x1
  4043a0:	strh	w2, [sp, #30]
  4043a4:	and	x1, x1, #0xffff
  4043a8:	ldr	x2, [sp]
  4043ac:	add	x1, x2, x1
  4043b0:	strb	w0, [x1]
  4043b4:	ldr	w0, [sp, #12]
  4043b8:	and	w0, w0, #0x4
  4043bc:	cmp	w0, #0x0
  4043c0:	b.eq	4043cc <ferror@plt+0x2adc>  // b.none
  4043c4:	mov	w0, #0x72                  	// #114
  4043c8:	b	4043d0 <ferror@plt+0x2ae0>
  4043cc:	mov	w0, #0x2d                  	// #45
  4043d0:	ldrh	w1, [sp, #30]
  4043d4:	add	w2, w1, #0x1
  4043d8:	strh	w2, [sp, #30]
  4043dc:	and	x1, x1, #0xffff
  4043e0:	ldr	x2, [sp]
  4043e4:	add	x1, x2, x1
  4043e8:	strb	w0, [x1]
  4043ec:	ldr	w0, [sp, #12]
  4043f0:	and	w0, w0, #0x2
  4043f4:	cmp	w0, #0x0
  4043f8:	b.eq	404404 <ferror@plt+0x2b14>  // b.none
  4043fc:	mov	w0, #0x77                  	// #119
  404400:	b	404408 <ferror@plt+0x2b18>
  404404:	mov	w0, #0x2d                  	// #45
  404408:	ldrh	w1, [sp, #30]
  40440c:	add	w2, w1, #0x1
  404410:	strh	w2, [sp, #30]
  404414:	and	x1, x1, #0xffff
  404418:	ldr	x2, [sp]
  40441c:	add	x1, x2, x1
  404420:	strb	w0, [x1]
  404424:	ldr	w0, [sp, #12]
  404428:	and	w0, w0, #0x200
  40442c:	cmp	w0, #0x0
  404430:	b.eq	404454 <ferror@plt+0x2b64>  // b.none
  404434:	ldr	w0, [sp, #12]
  404438:	and	w0, w0, #0x1
  40443c:	cmp	w0, #0x0
  404440:	b.eq	40444c <ferror@plt+0x2b5c>  // b.none
  404444:	mov	w0, #0x74                  	// #116
  404448:	b	404470 <ferror@plt+0x2b80>
  40444c:	mov	w0, #0x54                  	// #84
  404450:	b	404470 <ferror@plt+0x2b80>
  404454:	ldr	w0, [sp, #12]
  404458:	and	w0, w0, #0x1
  40445c:	cmp	w0, #0x0
  404460:	b.eq	40446c <ferror@plt+0x2b7c>  // b.none
  404464:	mov	w0, #0x78                  	// #120
  404468:	b	404470 <ferror@plt+0x2b80>
  40446c:	mov	w0, #0x2d                  	// #45
  404470:	ldrh	w1, [sp, #30]
  404474:	add	w2, w1, #0x1
  404478:	strh	w2, [sp, #30]
  40447c:	and	x1, x1, #0xffff
  404480:	ldr	x2, [sp]
  404484:	add	x1, x2, x1
  404488:	strb	w0, [x1]
  40448c:	ldrh	w0, [sp, #30]
  404490:	ldr	x1, [sp]
  404494:	add	x0, x1, x0
  404498:	strb	wzr, [x0]
  40449c:	ldr	x0, [sp]
  4044a0:	add	sp, sp, #0x20
  4044a4:	ret
  4044a8:	sub	sp, sp, #0x20
  4044ac:	str	x0, [sp, #8]
  4044b0:	mov	w0, #0xa                   	// #10
  4044b4:	str	w0, [sp, #28]
  4044b8:	b	4044e0 <ferror@plt+0x2bf0>
  4044bc:	ldr	w0, [sp, #28]
  4044c0:	mov	x1, #0x1                   	// #1
  4044c4:	lsl	x0, x1, x0
  4044c8:	ldr	x1, [sp, #8]
  4044cc:	cmp	x1, x0
  4044d0:	b.cc	4044f0 <ferror@plt+0x2c00>  // b.lo, b.ul, b.last
  4044d4:	ldr	w0, [sp, #28]
  4044d8:	add	w0, w0, #0xa
  4044dc:	str	w0, [sp, #28]
  4044e0:	ldr	w0, [sp, #28]
  4044e4:	cmp	w0, #0x3c
  4044e8:	b.le	4044bc <ferror@plt+0x2bcc>
  4044ec:	b	4044f4 <ferror@plt+0x2c04>
  4044f0:	nop
  4044f4:	ldr	w0, [sp, #28]
  4044f8:	sub	w0, w0, #0xa
  4044fc:	add	sp, sp, #0x20
  404500:	ret
  404504:	stp	x29, x30, [sp, #-128]!
  404508:	mov	x29, sp
  40450c:	str	w0, [sp, #28]
  404510:	str	x1, [sp, #16]
  404514:	adrp	x0, 406000 <ferror@plt+0x4710>
  404518:	add	x0, x0, #0x608
  40451c:	str	x0, [sp, #88]
  404520:	add	x0, sp, #0x20
  404524:	str	x0, [sp, #104]
  404528:	ldr	w0, [sp, #28]
  40452c:	and	w0, w0, #0x2
  404530:	cmp	w0, #0x0
  404534:	b.eq	40454c <ferror@plt+0x2c5c>  // b.none
  404538:	ldr	x0, [sp, #104]
  40453c:	add	x1, x0, #0x1
  404540:	str	x1, [sp, #104]
  404544:	mov	w1, #0x20                  	// #32
  404548:	strb	w1, [x0]
  40454c:	ldr	x0, [sp, #16]
  404550:	bl	4044a8 <ferror@plt+0x2bb8>
  404554:	str	w0, [sp, #84]
  404558:	ldr	w0, [sp, #84]
  40455c:	cmp	w0, #0x0
  404560:	b.eq	40458c <ferror@plt+0x2c9c>  // b.none
  404564:	ldr	w0, [sp, #84]
  404568:	mov	w1, #0x6667                	// #26215
  40456c:	movk	w1, #0x6666, lsl #16
  404570:	smull	x1, w0, w1
  404574:	lsr	x1, x1, #32
  404578:	asr	w1, w1, #2
  40457c:	asr	w0, w0, #31
  404580:	sub	w0, w1, w0
  404584:	sxtw	x0, w0
  404588:	b	404590 <ferror@plt+0x2ca0>
  40458c:	mov	x0, #0x0                   	// #0
  404590:	ldr	x1, [sp, #88]
  404594:	add	x0, x1, x0
  404598:	ldrb	w0, [x0]
  40459c:	strb	w0, [sp, #83]
  4045a0:	ldr	w0, [sp, #84]
  4045a4:	cmp	w0, #0x0
  4045a8:	b.eq	4045bc <ferror@plt+0x2ccc>  // b.none
  4045ac:	ldr	w0, [sp, #84]
  4045b0:	ldr	x1, [sp, #16]
  4045b4:	lsr	x0, x1, x0
  4045b8:	b	4045c0 <ferror@plt+0x2cd0>
  4045bc:	ldr	x0, [sp, #16]
  4045c0:	str	w0, [sp, #124]
  4045c4:	ldr	w0, [sp, #84]
  4045c8:	cmp	w0, #0x0
  4045cc:	b.eq	4045ec <ferror@plt+0x2cfc>  // b.none
  4045d0:	ldr	w0, [sp, #84]
  4045d4:	mov	x1, #0xffffffffffffffff    	// #-1
  4045d8:	lsl	x0, x1, x0
  4045dc:	mvn	x1, x0
  4045e0:	ldr	x0, [sp, #16]
  4045e4:	and	x0, x1, x0
  4045e8:	b	4045f0 <ferror@plt+0x2d00>
  4045ec:	mov	x0, #0x0                   	// #0
  4045f0:	str	x0, [sp, #112]
  4045f4:	ldr	x0, [sp, #104]
  4045f8:	add	x1, x0, #0x1
  4045fc:	str	x1, [sp, #104]
  404600:	ldrb	w1, [sp, #83]
  404604:	strb	w1, [x0]
  404608:	ldr	w0, [sp, #28]
  40460c:	and	w0, w0, #0x1
  404610:	cmp	w0, #0x0
  404614:	b.eq	40464c <ferror@plt+0x2d5c>  // b.none
  404618:	ldrsb	w0, [sp, #83]
  40461c:	cmp	w0, #0x42
  404620:	b.eq	40464c <ferror@plt+0x2d5c>  // b.none
  404624:	ldr	x0, [sp, #104]
  404628:	add	x1, x0, #0x1
  40462c:	str	x1, [sp, #104]
  404630:	mov	w1, #0x69                  	// #105
  404634:	strb	w1, [x0]
  404638:	ldr	x0, [sp, #104]
  40463c:	add	x1, x0, #0x1
  404640:	str	x1, [sp, #104]
  404644:	mov	w1, #0x42                  	// #66
  404648:	strb	w1, [x0]
  40464c:	ldr	x0, [sp, #104]
  404650:	strb	wzr, [x0]
  404654:	ldr	x0, [sp, #112]
  404658:	cmp	x0, #0x0
  40465c:	b.eq	404734 <ferror@plt+0x2e44>  // b.none
  404660:	ldr	w0, [sp, #28]
  404664:	and	w0, w0, #0x4
  404668:	cmp	w0, #0x0
  40466c:	b.eq	4046e4 <ferror@plt+0x2df4>  // b.none
  404670:	ldr	w0, [sp, #84]
  404674:	sub	w0, w0, #0xa
  404678:	ldr	x1, [sp, #112]
  40467c:	lsr	x0, x1, x0
  404680:	add	x1, x0, #0x5
  404684:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404688:	movk	x0, #0xcccd
  40468c:	umulh	x0, x1, x0
  404690:	lsr	x0, x0, #3
  404694:	str	x0, [sp, #112]
  404698:	ldr	x2, [sp, #112]
  40469c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4046a0:	movk	x0, #0xcccd
  4046a4:	umulh	x0, x2, x0
  4046a8:	lsr	x1, x0, #3
  4046ac:	mov	x0, x1
  4046b0:	lsl	x0, x0, #2
  4046b4:	add	x0, x0, x1
  4046b8:	lsl	x0, x0, #1
  4046bc:	sub	x1, x2, x0
  4046c0:	cmp	x1, #0x0
  4046c4:	b.ne	404734 <ferror@plt+0x2e44>  // b.any
  4046c8:	ldr	x1, [sp, #112]
  4046cc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4046d0:	movk	x0, #0xcccd
  4046d4:	umulh	x0, x1, x0
  4046d8:	lsr	x0, x0, #3
  4046dc:	str	x0, [sp, #112]
  4046e0:	b	404734 <ferror@plt+0x2e44>
  4046e4:	ldr	w0, [sp, #84]
  4046e8:	sub	w0, w0, #0xa
  4046ec:	ldr	x1, [sp, #112]
  4046f0:	lsr	x0, x1, x0
  4046f4:	add	x0, x0, #0x32
  4046f8:	lsr	x1, x0, #2
  4046fc:	mov	x0, #0xf5c3                	// #62915
  404700:	movk	x0, #0x5c28, lsl #16
  404704:	movk	x0, #0xc28f, lsl #32
  404708:	movk	x0, #0x28f5, lsl #48
  40470c:	umulh	x0, x1, x0
  404710:	lsr	x0, x0, #2
  404714:	str	x0, [sp, #112]
  404718:	ldr	x0, [sp, #112]
  40471c:	cmp	x0, #0xa
  404720:	b.ne	404734 <ferror@plt+0x2e44>  // b.any
  404724:	ldr	w0, [sp, #124]
  404728:	add	w0, w0, #0x1
  40472c:	str	w0, [sp, #124]
  404730:	str	xzr, [sp, #112]
  404734:	ldr	x0, [sp, #112]
  404738:	cmp	x0, #0x0
  40473c:	b.eq	4047c0 <ferror@plt+0x2ed0>  // b.none
  404740:	bl	401600 <localeconv@plt>
  404744:	str	x0, [sp, #72]
  404748:	ldr	x0, [sp, #72]
  40474c:	cmp	x0, #0x0
  404750:	b.eq	404760 <ferror@plt+0x2e70>  // b.none
  404754:	ldr	x0, [sp, #72]
  404758:	ldr	x0, [x0]
  40475c:	b	404764 <ferror@plt+0x2e74>
  404760:	mov	x0, #0x0                   	// #0
  404764:	str	x0, [sp, #96]
  404768:	ldr	x0, [sp, #96]
  40476c:	cmp	x0, #0x0
  404770:	b.eq	404784 <ferror@plt+0x2e94>  // b.none
  404774:	ldr	x0, [sp, #96]
  404778:	ldrsb	w0, [x0]
  40477c:	cmp	w0, #0x0
  404780:	b.ne	404790 <ferror@plt+0x2ea0>  // b.any
  404784:	adrp	x0, 406000 <ferror@plt+0x4710>
  404788:	add	x0, x0, #0x610
  40478c:	str	x0, [sp, #96]
  404790:	add	x0, sp, #0x20
  404794:	add	x7, sp, #0x28
  404798:	mov	x6, x0
  40479c:	ldr	x5, [sp, #112]
  4047a0:	ldr	x4, [sp, #96]
  4047a4:	ldr	w3, [sp, #124]
  4047a8:	adrp	x0, 406000 <ferror@plt+0x4710>
  4047ac:	add	x2, x0, #0x618
  4047b0:	mov	x1, #0x20                  	// #32
  4047b4:	mov	x0, x7
  4047b8:	bl	4015f0 <snprintf@plt>
  4047bc:	b	4047e4 <ferror@plt+0x2ef4>
  4047c0:	add	x0, sp, #0x20
  4047c4:	add	x5, sp, #0x28
  4047c8:	mov	x4, x0
  4047cc:	ldr	w3, [sp, #124]
  4047d0:	adrp	x0, 406000 <ferror@plt+0x4710>
  4047d4:	add	x2, x0, #0x628
  4047d8:	mov	x1, #0x20                  	// #32
  4047dc:	mov	x0, x5
  4047e0:	bl	4015f0 <snprintf@plt>
  4047e4:	add	x0, sp, #0x28
  4047e8:	bl	4016d0 <strdup@plt>
  4047ec:	ldp	x29, x30, [sp], #128
  4047f0:	ret
  4047f4:	stp	x29, x30, [sp, #-96]!
  4047f8:	mov	x29, sp
  4047fc:	str	x0, [sp, #40]
  404800:	str	x1, [sp, #32]
  404804:	str	x2, [sp, #24]
  404808:	str	x3, [sp, #16]
  40480c:	str	xzr, [sp, #88]
  404810:	str	xzr, [sp, #72]
  404814:	ldr	x0, [sp, #40]
  404818:	cmp	x0, #0x0
  40481c:	b.eq	404854 <ferror@plt+0x2f64>  // b.none
  404820:	ldr	x0, [sp, #40]
  404824:	ldrsb	w0, [x0]
  404828:	cmp	w0, #0x0
  40482c:	b.eq	404854 <ferror@plt+0x2f64>  // b.none
  404830:	ldr	x0, [sp, #32]
  404834:	cmp	x0, #0x0
  404838:	b.eq	404854 <ferror@plt+0x2f64>  // b.none
  40483c:	ldr	x0, [sp, #24]
  404840:	cmp	x0, #0x0
  404844:	b.eq	404854 <ferror@plt+0x2f64>  // b.none
  404848:	ldr	x0, [sp, #16]
  40484c:	cmp	x0, #0x0
  404850:	b.ne	40485c <ferror@plt+0x2f6c>  // b.any
  404854:	mov	w0, #0xffffffff            	// #-1
  404858:	b	4049b0 <ferror@plt+0x30c0>
  40485c:	ldr	x0, [sp, #40]
  404860:	str	x0, [sp, #80]
  404864:	b	404988 <ferror@plt+0x3098>
  404868:	str	xzr, [sp, #64]
  40486c:	ldr	x1, [sp, #72]
  404870:	ldr	x0, [sp, #24]
  404874:	cmp	x1, x0
  404878:	b.cc	404884 <ferror@plt+0x2f94>  // b.lo, b.ul, b.last
  40487c:	mov	w0, #0xfffffffe            	// #-2
  404880:	b	4049b0 <ferror@plt+0x30c0>
  404884:	ldr	x0, [sp, #88]
  404888:	cmp	x0, #0x0
  40488c:	b.ne	404898 <ferror@plt+0x2fa8>  // b.any
  404890:	ldr	x0, [sp, #80]
  404894:	str	x0, [sp, #88]
  404898:	ldr	x0, [sp, #80]
  40489c:	ldrsb	w0, [x0]
  4048a0:	cmp	w0, #0x2c
  4048a4:	b.ne	4048b0 <ferror@plt+0x2fc0>  // b.any
  4048a8:	ldr	x0, [sp, #80]
  4048ac:	str	x0, [sp, #64]
  4048b0:	ldr	x0, [sp, #80]
  4048b4:	add	x0, x0, #0x1
  4048b8:	ldrsb	w0, [x0]
  4048bc:	cmp	w0, #0x0
  4048c0:	b.ne	4048d0 <ferror@plt+0x2fe0>  // b.any
  4048c4:	ldr	x0, [sp, #80]
  4048c8:	add	x0, x0, #0x1
  4048cc:	str	x0, [sp, #64]
  4048d0:	ldr	x0, [sp, #88]
  4048d4:	cmp	x0, #0x0
  4048d8:	b.eq	404978 <ferror@plt+0x3088>  // b.none
  4048dc:	ldr	x0, [sp, #64]
  4048e0:	cmp	x0, #0x0
  4048e4:	b.eq	404978 <ferror@plt+0x3088>  // b.none
  4048e8:	ldr	x1, [sp, #64]
  4048ec:	ldr	x0, [sp, #88]
  4048f0:	cmp	x1, x0
  4048f4:	b.hi	404900 <ferror@plt+0x3010>  // b.pmore
  4048f8:	mov	w0, #0xffffffff            	// #-1
  4048fc:	b	4049b0 <ferror@plt+0x30c0>
  404900:	ldr	x1, [sp, #64]
  404904:	ldr	x0, [sp, #88]
  404908:	sub	x0, x1, x0
  40490c:	ldr	x2, [sp, #16]
  404910:	mov	x1, x0
  404914:	ldr	x0, [sp, #88]
  404918:	blr	x2
  40491c:	str	w0, [sp, #60]
  404920:	ldr	w0, [sp, #60]
  404924:	cmn	w0, #0x1
  404928:	b.ne	404934 <ferror@plt+0x3044>  // b.any
  40492c:	mov	w0, #0xffffffff            	// #-1
  404930:	b	4049b0 <ferror@plt+0x30c0>
  404934:	ldr	x0, [sp, #72]
  404938:	add	x1, x0, #0x1
  40493c:	str	x1, [sp, #72]
  404940:	lsl	x0, x0, #2
  404944:	ldr	x1, [sp, #32]
  404948:	add	x0, x1, x0
  40494c:	ldr	w1, [sp, #60]
  404950:	str	w1, [x0]
  404954:	str	xzr, [sp, #88]
  404958:	ldr	x0, [sp, #64]
  40495c:	cmp	x0, #0x0
  404960:	b.eq	40497c <ferror@plt+0x308c>  // b.none
  404964:	ldr	x0, [sp, #64]
  404968:	ldrsb	w0, [x0]
  40496c:	cmp	w0, #0x0
  404970:	b.eq	4049a8 <ferror@plt+0x30b8>  // b.none
  404974:	b	40497c <ferror@plt+0x308c>
  404978:	nop
  40497c:	ldr	x0, [sp, #80]
  404980:	add	x0, x0, #0x1
  404984:	str	x0, [sp, #80]
  404988:	ldr	x0, [sp, #80]
  40498c:	cmp	x0, #0x0
  404990:	b.eq	4049ac <ferror@plt+0x30bc>  // b.none
  404994:	ldr	x0, [sp, #80]
  404998:	ldrsb	w0, [x0]
  40499c:	cmp	w0, #0x0
  4049a0:	b.ne	404868 <ferror@plt+0x2f78>  // b.any
  4049a4:	b	4049ac <ferror@plt+0x30bc>
  4049a8:	nop
  4049ac:	ldr	x0, [sp, #72]
  4049b0:	ldp	x29, x30, [sp], #96
  4049b4:	ret
  4049b8:	stp	x29, x30, [sp, #-80]!
  4049bc:	mov	x29, sp
  4049c0:	str	x0, [sp, #56]
  4049c4:	str	x1, [sp, #48]
  4049c8:	str	x2, [sp, #40]
  4049cc:	str	x3, [sp, #32]
  4049d0:	str	x4, [sp, #24]
  4049d4:	ldr	x0, [sp, #56]
  4049d8:	cmp	x0, #0x0
  4049dc:	b.eq	404a10 <ferror@plt+0x3120>  // b.none
  4049e0:	ldr	x0, [sp, #56]
  4049e4:	ldrsb	w0, [x0]
  4049e8:	cmp	w0, #0x0
  4049ec:	b.eq	404a10 <ferror@plt+0x3120>  // b.none
  4049f0:	ldr	x0, [sp, #32]
  4049f4:	cmp	x0, #0x0
  4049f8:	b.eq	404a10 <ferror@plt+0x3120>  // b.none
  4049fc:	ldr	x0, [sp, #32]
  404a00:	ldr	x0, [x0]
  404a04:	ldr	x1, [sp, #40]
  404a08:	cmp	x1, x0
  404a0c:	b.cs	404a18 <ferror@plt+0x3128>  // b.hs, b.nlast
  404a10:	mov	w0, #0xffffffff            	// #-1
  404a14:	b	404aac <ferror@plt+0x31bc>
  404a18:	ldr	x0, [sp, #56]
  404a1c:	ldrsb	w0, [x0]
  404a20:	cmp	w0, #0x2b
  404a24:	b.ne	404a38 <ferror@plt+0x3148>  // b.any
  404a28:	ldr	x0, [sp, #56]
  404a2c:	add	x0, x0, #0x1
  404a30:	str	x0, [sp, #72]
  404a34:	b	404a48 <ferror@plt+0x3158>
  404a38:	ldr	x0, [sp, #56]
  404a3c:	str	x0, [sp, #72]
  404a40:	ldr	x0, [sp, #32]
  404a44:	str	xzr, [x0]
  404a48:	ldr	x0, [sp, #32]
  404a4c:	ldr	x0, [x0]
  404a50:	lsl	x0, x0, #2
  404a54:	ldr	x1, [sp, #48]
  404a58:	add	x4, x1, x0
  404a5c:	ldr	x0, [sp, #32]
  404a60:	ldr	x0, [x0]
  404a64:	ldr	x1, [sp, #40]
  404a68:	sub	x0, x1, x0
  404a6c:	ldr	x3, [sp, #24]
  404a70:	mov	x2, x0
  404a74:	mov	x1, x4
  404a78:	ldr	x0, [sp, #72]
  404a7c:	bl	4047f4 <ferror@plt+0x2f04>
  404a80:	str	w0, [sp, #68]
  404a84:	ldr	w0, [sp, #68]
  404a88:	cmp	w0, #0x0
  404a8c:	b.le	404aa8 <ferror@plt+0x31b8>
  404a90:	ldr	x0, [sp, #32]
  404a94:	ldr	x1, [x0]
  404a98:	ldrsw	x0, [sp, #68]
  404a9c:	add	x1, x1, x0
  404aa0:	ldr	x0, [sp, #32]
  404aa4:	str	x1, [x0]
  404aa8:	ldr	w0, [sp, #68]
  404aac:	ldp	x29, x30, [sp], #80
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-80]!
  404ab8:	mov	x29, sp
  404abc:	str	x0, [sp, #40]
  404ac0:	str	x1, [sp, #32]
  404ac4:	str	x2, [sp, #24]
  404ac8:	str	xzr, [sp, #72]
  404acc:	ldr	x0, [sp, #40]
  404ad0:	cmp	x0, #0x0
  404ad4:	b.eq	404af0 <ferror@plt+0x3200>  // b.none
  404ad8:	ldr	x0, [sp, #24]
  404adc:	cmp	x0, #0x0
  404ae0:	b.eq	404af0 <ferror@plt+0x3200>  // b.none
  404ae4:	ldr	x0, [sp, #32]
  404ae8:	cmp	x0, #0x0
  404aec:	b.ne	404af8 <ferror@plt+0x3208>  // b.any
  404af0:	mov	w0, #0xffffffea            	// #-22
  404af4:	b	404c74 <ferror@plt+0x3384>
  404af8:	ldr	x0, [sp, #40]
  404afc:	str	x0, [sp, #64]
  404b00:	b	404c4c <ferror@plt+0x335c>
  404b04:	str	xzr, [sp, #56]
  404b08:	ldr	x0, [sp, #72]
  404b0c:	cmp	x0, #0x0
  404b10:	b.ne	404b1c <ferror@plt+0x322c>  // b.any
  404b14:	ldr	x0, [sp, #64]
  404b18:	str	x0, [sp, #72]
  404b1c:	ldr	x0, [sp, #64]
  404b20:	ldrsb	w0, [x0]
  404b24:	cmp	w0, #0x2c
  404b28:	b.ne	404b34 <ferror@plt+0x3244>  // b.any
  404b2c:	ldr	x0, [sp, #64]
  404b30:	str	x0, [sp, #56]
  404b34:	ldr	x0, [sp, #64]
  404b38:	add	x0, x0, #0x1
  404b3c:	ldrsb	w0, [x0]
  404b40:	cmp	w0, #0x0
  404b44:	b.ne	404b54 <ferror@plt+0x3264>  // b.any
  404b48:	ldr	x0, [sp, #64]
  404b4c:	add	x0, x0, #0x1
  404b50:	str	x0, [sp, #56]
  404b54:	ldr	x0, [sp, #72]
  404b58:	cmp	x0, #0x0
  404b5c:	b.eq	404c3c <ferror@plt+0x334c>  // b.none
  404b60:	ldr	x0, [sp, #56]
  404b64:	cmp	x0, #0x0
  404b68:	b.eq	404c3c <ferror@plt+0x334c>  // b.none
  404b6c:	ldr	x1, [sp, #56]
  404b70:	ldr	x0, [sp, #72]
  404b74:	cmp	x1, x0
  404b78:	b.hi	404b84 <ferror@plt+0x3294>  // b.pmore
  404b7c:	mov	w0, #0xffffffff            	// #-1
  404b80:	b	404c74 <ferror@plt+0x3384>
  404b84:	ldr	x1, [sp, #56]
  404b88:	ldr	x0, [sp, #72]
  404b8c:	sub	x0, x1, x0
  404b90:	ldr	x2, [sp, #24]
  404b94:	mov	x1, x0
  404b98:	ldr	x0, [sp, #72]
  404b9c:	blr	x2
  404ba0:	str	w0, [sp, #52]
  404ba4:	ldr	w0, [sp, #52]
  404ba8:	cmp	w0, #0x0
  404bac:	b.ge	404bb8 <ferror@plt+0x32c8>  // b.tcont
  404bb0:	ldr	w0, [sp, #52]
  404bb4:	b	404c74 <ferror@plt+0x3384>
  404bb8:	ldr	w0, [sp, #52]
  404bbc:	add	w1, w0, #0x7
  404bc0:	cmp	w0, #0x0
  404bc4:	csel	w0, w1, w0, lt  // lt = tstop
  404bc8:	asr	w0, w0, #3
  404bcc:	mov	w3, w0
  404bd0:	sxtw	x0, w3
  404bd4:	ldr	x1, [sp, #32]
  404bd8:	add	x0, x1, x0
  404bdc:	ldrsb	w2, [x0]
  404be0:	ldr	w0, [sp, #52]
  404be4:	negs	w1, w0
  404be8:	and	w0, w0, #0x7
  404bec:	and	w1, w1, #0x7
  404bf0:	csneg	w0, w0, w1, mi  // mi = first
  404bf4:	mov	w1, #0x1                   	// #1
  404bf8:	lsl	w0, w1, w0
  404bfc:	sxtb	w1, w0
  404c00:	sxtw	x0, w3
  404c04:	ldr	x3, [sp, #32]
  404c08:	add	x0, x3, x0
  404c0c:	orr	w1, w2, w1
  404c10:	sxtb	w1, w1
  404c14:	strb	w1, [x0]
  404c18:	str	xzr, [sp, #72]
  404c1c:	ldr	x0, [sp, #56]
  404c20:	cmp	x0, #0x0
  404c24:	b.eq	404c40 <ferror@plt+0x3350>  // b.none
  404c28:	ldr	x0, [sp, #56]
  404c2c:	ldrsb	w0, [x0]
  404c30:	cmp	w0, #0x0
  404c34:	b.eq	404c6c <ferror@plt+0x337c>  // b.none
  404c38:	b	404c40 <ferror@plt+0x3350>
  404c3c:	nop
  404c40:	ldr	x0, [sp, #64]
  404c44:	add	x0, x0, #0x1
  404c48:	str	x0, [sp, #64]
  404c4c:	ldr	x0, [sp, #64]
  404c50:	cmp	x0, #0x0
  404c54:	b.eq	404c70 <ferror@plt+0x3380>  // b.none
  404c58:	ldr	x0, [sp, #64]
  404c5c:	ldrsb	w0, [x0]
  404c60:	cmp	w0, #0x0
  404c64:	b.ne	404b04 <ferror@plt+0x3214>  // b.any
  404c68:	b	404c70 <ferror@plt+0x3380>
  404c6c:	nop
  404c70:	mov	w0, #0x0                   	// #0
  404c74:	ldp	x29, x30, [sp], #80
  404c78:	ret
  404c7c:	stp	x29, x30, [sp, #-80]!
  404c80:	mov	x29, sp
  404c84:	str	x0, [sp, #40]
  404c88:	str	x1, [sp, #32]
  404c8c:	str	x2, [sp, #24]
  404c90:	str	xzr, [sp, #72]
  404c94:	ldr	x0, [sp, #40]
  404c98:	cmp	x0, #0x0
  404c9c:	b.eq	404cb8 <ferror@plt+0x33c8>  // b.none
  404ca0:	ldr	x0, [sp, #24]
  404ca4:	cmp	x0, #0x0
  404ca8:	b.eq	404cb8 <ferror@plt+0x33c8>  // b.none
  404cac:	ldr	x0, [sp, #32]
  404cb0:	cmp	x0, #0x0
  404cb4:	b.ne	404cc0 <ferror@plt+0x33d0>  // b.any
  404cb8:	mov	w0, #0xffffffea            	// #-22
  404cbc:	b	404df4 <ferror@plt+0x3504>
  404cc0:	ldr	x0, [sp, #40]
  404cc4:	str	x0, [sp, #64]
  404cc8:	b	404dcc <ferror@plt+0x34dc>
  404ccc:	str	xzr, [sp, #56]
  404cd0:	ldr	x0, [sp, #72]
  404cd4:	cmp	x0, #0x0
  404cd8:	b.ne	404ce4 <ferror@plt+0x33f4>  // b.any
  404cdc:	ldr	x0, [sp, #64]
  404ce0:	str	x0, [sp, #72]
  404ce4:	ldr	x0, [sp, #64]
  404ce8:	ldrsb	w0, [x0]
  404cec:	cmp	w0, #0x2c
  404cf0:	b.ne	404cfc <ferror@plt+0x340c>  // b.any
  404cf4:	ldr	x0, [sp, #64]
  404cf8:	str	x0, [sp, #56]
  404cfc:	ldr	x0, [sp, #64]
  404d00:	add	x0, x0, #0x1
  404d04:	ldrsb	w0, [x0]
  404d08:	cmp	w0, #0x0
  404d0c:	b.ne	404d1c <ferror@plt+0x342c>  // b.any
  404d10:	ldr	x0, [sp, #64]
  404d14:	add	x0, x0, #0x1
  404d18:	str	x0, [sp, #56]
  404d1c:	ldr	x0, [sp, #72]
  404d20:	cmp	x0, #0x0
  404d24:	b.eq	404dbc <ferror@plt+0x34cc>  // b.none
  404d28:	ldr	x0, [sp, #56]
  404d2c:	cmp	x0, #0x0
  404d30:	b.eq	404dbc <ferror@plt+0x34cc>  // b.none
  404d34:	ldr	x1, [sp, #56]
  404d38:	ldr	x0, [sp, #72]
  404d3c:	cmp	x1, x0
  404d40:	b.hi	404d4c <ferror@plt+0x345c>  // b.pmore
  404d44:	mov	w0, #0xffffffff            	// #-1
  404d48:	b	404df4 <ferror@plt+0x3504>
  404d4c:	ldr	x1, [sp, #56]
  404d50:	ldr	x0, [sp, #72]
  404d54:	sub	x0, x1, x0
  404d58:	ldr	x2, [sp, #24]
  404d5c:	mov	x1, x0
  404d60:	ldr	x0, [sp, #72]
  404d64:	blr	x2
  404d68:	str	x0, [sp, #48]
  404d6c:	ldr	x0, [sp, #48]
  404d70:	cmp	x0, #0x0
  404d74:	b.ge	404d80 <ferror@plt+0x3490>  // b.tcont
  404d78:	ldr	x0, [sp, #48]
  404d7c:	b	404df4 <ferror@plt+0x3504>
  404d80:	ldr	x0, [sp, #32]
  404d84:	ldr	x1, [x0]
  404d88:	ldr	x0, [sp, #48]
  404d8c:	orr	x1, x1, x0
  404d90:	ldr	x0, [sp, #32]
  404d94:	str	x1, [x0]
  404d98:	str	xzr, [sp, #72]
  404d9c:	ldr	x0, [sp, #56]
  404da0:	cmp	x0, #0x0
  404da4:	b.eq	404dc0 <ferror@plt+0x34d0>  // b.none
  404da8:	ldr	x0, [sp, #56]
  404dac:	ldrsb	w0, [x0]
  404db0:	cmp	w0, #0x0
  404db4:	b.eq	404dec <ferror@plt+0x34fc>  // b.none
  404db8:	b	404dc0 <ferror@plt+0x34d0>
  404dbc:	nop
  404dc0:	ldr	x0, [sp, #64]
  404dc4:	add	x0, x0, #0x1
  404dc8:	str	x0, [sp, #64]
  404dcc:	ldr	x0, [sp, #64]
  404dd0:	cmp	x0, #0x0
  404dd4:	b.eq	404df0 <ferror@plt+0x3500>  // b.none
  404dd8:	ldr	x0, [sp, #64]
  404ddc:	ldrsb	w0, [x0]
  404de0:	cmp	w0, #0x0
  404de4:	b.ne	404ccc <ferror@plt+0x33dc>  // b.any
  404de8:	b	404df0 <ferror@plt+0x3500>
  404dec:	nop
  404df0:	mov	w0, #0x0                   	// #0
  404df4:	ldp	x29, x30, [sp], #80
  404df8:	ret
  404dfc:	stp	x29, x30, [sp, #-64]!
  404e00:	mov	x29, sp
  404e04:	str	x0, [sp, #40]
  404e08:	str	x1, [sp, #32]
  404e0c:	str	x2, [sp, #24]
  404e10:	str	w3, [sp, #20]
  404e14:	str	xzr, [sp, #56]
  404e18:	ldr	x0, [sp, #40]
  404e1c:	cmp	x0, #0x0
  404e20:	b.ne	404e2c <ferror@plt+0x353c>  // b.any
  404e24:	mov	w0, #0x0                   	// #0
  404e28:	b	405008 <ferror@plt+0x3718>
  404e2c:	ldr	x0, [sp, #32]
  404e30:	ldr	w1, [sp, #20]
  404e34:	str	w1, [x0]
  404e38:	ldr	x0, [sp, #32]
  404e3c:	ldr	w1, [x0]
  404e40:	ldr	x0, [sp, #24]
  404e44:	str	w1, [x0]
  404e48:	bl	401890 <__errno_location@plt>
  404e4c:	str	wzr, [x0]
  404e50:	ldr	x0, [sp, #40]
  404e54:	ldrsb	w0, [x0]
  404e58:	cmp	w0, #0x3a
  404e5c:	b.ne	404ed0 <ferror@plt+0x35e0>  // b.any
  404e60:	ldr	x0, [sp, #40]
  404e64:	add	x0, x0, #0x1
  404e68:	str	x0, [sp, #40]
  404e6c:	add	x0, sp, #0x38
  404e70:	mov	w2, #0xa                   	// #10
  404e74:	mov	x1, x0
  404e78:	ldr	x0, [sp, #40]
  404e7c:	bl	401780 <strtol@plt>
  404e80:	mov	w1, w0
  404e84:	ldr	x0, [sp, #24]
  404e88:	str	w1, [x0]
  404e8c:	bl	401890 <__errno_location@plt>
  404e90:	ldr	w0, [x0]
  404e94:	cmp	w0, #0x0
  404e98:	b.ne	404ec8 <ferror@plt+0x35d8>  // b.any
  404e9c:	ldr	x0, [sp, #56]
  404ea0:	cmp	x0, #0x0
  404ea4:	b.eq	404ec8 <ferror@plt+0x35d8>  // b.none
  404ea8:	ldr	x0, [sp, #56]
  404eac:	ldrsb	w0, [x0]
  404eb0:	cmp	w0, #0x0
  404eb4:	b.ne	404ec8 <ferror@plt+0x35d8>  // b.any
  404eb8:	ldr	x0, [sp, #56]
  404ebc:	ldr	x1, [sp, #40]
  404ec0:	cmp	x1, x0
  404ec4:	b.ne	405004 <ferror@plt+0x3714>  // b.any
  404ec8:	mov	w0, #0xffffffff            	// #-1
  404ecc:	b	405008 <ferror@plt+0x3718>
  404ed0:	add	x0, sp, #0x38
  404ed4:	mov	w2, #0xa                   	// #10
  404ed8:	mov	x1, x0
  404edc:	ldr	x0, [sp, #40]
  404ee0:	bl	401780 <strtol@plt>
  404ee4:	mov	w1, w0
  404ee8:	ldr	x0, [sp, #32]
  404eec:	str	w1, [x0]
  404ef0:	ldr	x0, [sp, #32]
  404ef4:	ldr	w1, [x0]
  404ef8:	ldr	x0, [sp, #24]
  404efc:	str	w1, [x0]
  404f00:	bl	401890 <__errno_location@plt>
  404f04:	ldr	w0, [x0]
  404f08:	cmp	w0, #0x0
  404f0c:	b.ne	404f2c <ferror@plt+0x363c>  // b.any
  404f10:	ldr	x0, [sp, #56]
  404f14:	cmp	x0, #0x0
  404f18:	b.eq	404f2c <ferror@plt+0x363c>  // b.none
  404f1c:	ldr	x0, [sp, #56]
  404f20:	ldr	x1, [sp, #40]
  404f24:	cmp	x1, x0
  404f28:	b.ne	404f34 <ferror@plt+0x3644>  // b.any
  404f2c:	mov	w0, #0xffffffff            	// #-1
  404f30:	b	405008 <ferror@plt+0x3718>
  404f34:	ldr	x0, [sp, #56]
  404f38:	ldrsb	w0, [x0]
  404f3c:	cmp	w0, #0x3a
  404f40:	b.ne	404f68 <ferror@plt+0x3678>  // b.any
  404f44:	ldr	x0, [sp, #56]
  404f48:	add	x0, x0, #0x1
  404f4c:	ldrsb	w0, [x0]
  404f50:	cmp	w0, #0x0
  404f54:	b.ne	404f68 <ferror@plt+0x3678>  // b.any
  404f58:	ldr	x0, [sp, #24]
  404f5c:	ldr	w1, [sp, #20]
  404f60:	str	w1, [x0]
  404f64:	b	405004 <ferror@plt+0x3714>
  404f68:	ldr	x0, [sp, #56]
  404f6c:	ldrsb	w0, [x0]
  404f70:	cmp	w0, #0x2d
  404f74:	b.eq	404f88 <ferror@plt+0x3698>  // b.none
  404f78:	ldr	x0, [sp, #56]
  404f7c:	ldrsb	w0, [x0]
  404f80:	cmp	w0, #0x3a
  404f84:	b.ne	405004 <ferror@plt+0x3714>  // b.any
  404f88:	ldr	x0, [sp, #56]
  404f8c:	add	x0, x0, #0x1
  404f90:	str	x0, [sp, #40]
  404f94:	str	xzr, [sp, #56]
  404f98:	bl	401890 <__errno_location@plt>
  404f9c:	str	wzr, [x0]
  404fa0:	add	x0, sp, #0x38
  404fa4:	mov	w2, #0xa                   	// #10
  404fa8:	mov	x1, x0
  404fac:	ldr	x0, [sp, #40]
  404fb0:	bl	401780 <strtol@plt>
  404fb4:	mov	w1, w0
  404fb8:	ldr	x0, [sp, #24]
  404fbc:	str	w1, [x0]
  404fc0:	bl	401890 <__errno_location@plt>
  404fc4:	ldr	w0, [x0]
  404fc8:	cmp	w0, #0x0
  404fcc:	b.ne	404ffc <ferror@plt+0x370c>  // b.any
  404fd0:	ldr	x0, [sp, #56]
  404fd4:	cmp	x0, #0x0
  404fd8:	b.eq	404ffc <ferror@plt+0x370c>  // b.none
  404fdc:	ldr	x0, [sp, #56]
  404fe0:	ldrsb	w0, [x0]
  404fe4:	cmp	w0, #0x0
  404fe8:	b.ne	404ffc <ferror@plt+0x370c>  // b.any
  404fec:	ldr	x0, [sp, #56]
  404ff0:	ldr	x1, [sp, #40]
  404ff4:	cmp	x1, x0
  404ff8:	b.ne	405004 <ferror@plt+0x3714>  // b.any
  404ffc:	mov	w0, #0xffffffff            	// #-1
  405000:	b	405008 <ferror@plt+0x3718>
  405004:	mov	w0, #0x0                   	// #0
  405008:	ldp	x29, x30, [sp], #64
  40500c:	ret
  405010:	sub	sp, sp, #0x20
  405014:	str	x0, [sp, #8]
  405018:	str	x1, [sp]
  40501c:	ldr	x0, [sp, #8]
  405020:	str	x0, [sp, #24]
  405024:	ldr	x0, [sp]
  405028:	str	xzr, [x0]
  40502c:	b	40503c <ferror@plt+0x374c>
  405030:	ldr	x0, [sp, #24]
  405034:	add	x0, x0, #0x1
  405038:	str	x0, [sp, #24]
  40503c:	ldr	x0, [sp, #24]
  405040:	cmp	x0, #0x0
  405044:	b.eq	40506c <ferror@plt+0x377c>  // b.none
  405048:	ldr	x0, [sp, #24]
  40504c:	ldrsb	w0, [x0]
  405050:	cmp	w0, #0x2f
  405054:	b.ne	40506c <ferror@plt+0x377c>  // b.any
  405058:	ldr	x0, [sp, #24]
  40505c:	add	x0, x0, #0x1
  405060:	ldrsb	w0, [x0]
  405064:	cmp	w0, #0x2f
  405068:	b.eq	405030 <ferror@plt+0x3740>  // b.none
  40506c:	ldr	x0, [sp, #24]
  405070:	cmp	x0, #0x0
  405074:	b.eq	405088 <ferror@plt+0x3798>  // b.none
  405078:	ldr	x0, [sp, #24]
  40507c:	ldrsb	w0, [x0]
  405080:	cmp	w0, #0x0
  405084:	b.ne	405090 <ferror@plt+0x37a0>  // b.any
  405088:	mov	x0, #0x0                   	// #0
  40508c:	b	4050f0 <ferror@plt+0x3800>
  405090:	ldr	x0, [sp]
  405094:	mov	x1, #0x1                   	// #1
  405098:	str	x1, [x0]
  40509c:	ldr	x0, [sp, #24]
  4050a0:	add	x0, x0, #0x1
  4050a4:	str	x0, [sp, #16]
  4050a8:	b	4050cc <ferror@plt+0x37dc>
  4050ac:	ldr	x0, [sp]
  4050b0:	ldr	x0, [x0]
  4050b4:	add	x1, x0, #0x1
  4050b8:	ldr	x0, [sp]
  4050bc:	str	x1, [x0]
  4050c0:	ldr	x0, [sp, #16]
  4050c4:	add	x0, x0, #0x1
  4050c8:	str	x0, [sp, #16]
  4050cc:	ldr	x0, [sp, #16]
  4050d0:	ldrsb	w0, [x0]
  4050d4:	cmp	w0, #0x0
  4050d8:	b.eq	4050ec <ferror@plt+0x37fc>  // b.none
  4050dc:	ldr	x0, [sp, #16]
  4050e0:	ldrsb	w0, [x0]
  4050e4:	cmp	w0, #0x2f
  4050e8:	b.ne	4050ac <ferror@plt+0x37bc>  // b.any
  4050ec:	ldr	x0, [sp, #24]
  4050f0:	add	sp, sp, #0x20
  4050f4:	ret
  4050f8:	stp	x29, x30, [sp, #-64]!
  4050fc:	mov	x29, sp
  405100:	str	x0, [sp, #24]
  405104:	str	x1, [sp, #16]
  405108:	b	405208 <ferror@plt+0x3918>
  40510c:	add	x0, sp, #0x28
  405110:	mov	x1, x0
  405114:	ldr	x0, [sp, #24]
  405118:	bl	405010 <ferror@plt+0x3720>
  40511c:	str	x0, [sp, #56]
  405120:	add	x0, sp, #0x20
  405124:	mov	x1, x0
  405128:	ldr	x0, [sp, #16]
  40512c:	bl	405010 <ferror@plt+0x3720>
  405130:	str	x0, [sp, #48]
  405134:	ldr	x1, [sp, #40]
  405138:	ldr	x0, [sp, #32]
  40513c:	add	x0, x1, x0
  405140:	cmp	x0, #0x0
  405144:	b.ne	405150 <ferror@plt+0x3860>  // b.any
  405148:	mov	w0, #0x1                   	// #1
  40514c:	b	405224 <ferror@plt+0x3934>
  405150:	ldr	x1, [sp, #40]
  405154:	ldr	x0, [sp, #32]
  405158:	add	x0, x1, x0
  40515c:	cmp	x0, #0x1
  405160:	b.ne	4051a4 <ferror@plt+0x38b4>  // b.any
  405164:	ldr	x0, [sp, #56]
  405168:	cmp	x0, #0x0
  40516c:	b.eq	405180 <ferror@plt+0x3890>  // b.none
  405170:	ldr	x0, [sp, #56]
  405174:	ldrsb	w0, [x0]
  405178:	cmp	w0, #0x2f
  40517c:	b.eq	40519c <ferror@plt+0x38ac>  // b.none
  405180:	ldr	x0, [sp, #48]
  405184:	cmp	x0, #0x0
  405188:	b.eq	4051a4 <ferror@plt+0x38b4>  // b.none
  40518c:	ldr	x0, [sp, #48]
  405190:	ldrsb	w0, [x0]
  405194:	cmp	w0, #0x2f
  405198:	b.ne	4051a4 <ferror@plt+0x38b4>  // b.any
  40519c:	mov	w0, #0x1                   	// #1
  4051a0:	b	405224 <ferror@plt+0x3934>
  4051a4:	ldr	x0, [sp, #56]
  4051a8:	cmp	x0, #0x0
  4051ac:	b.eq	405220 <ferror@plt+0x3930>  // b.none
  4051b0:	ldr	x0, [sp, #48]
  4051b4:	cmp	x0, #0x0
  4051b8:	b.eq	405220 <ferror@plt+0x3930>  // b.none
  4051bc:	ldr	x1, [sp, #40]
  4051c0:	ldr	x0, [sp, #32]
  4051c4:	cmp	x1, x0
  4051c8:	b.ne	405220 <ferror@plt+0x3930>  // b.any
  4051cc:	ldr	x0, [sp, #40]
  4051d0:	mov	x2, x0
  4051d4:	ldr	x1, [sp, #48]
  4051d8:	ldr	x0, [sp, #56]
  4051dc:	bl	401660 <strncmp@plt>
  4051e0:	cmp	w0, #0x0
  4051e4:	b.ne	405220 <ferror@plt+0x3930>  // b.any
  4051e8:	ldr	x0, [sp, #40]
  4051ec:	ldr	x1, [sp, #56]
  4051f0:	add	x0, x1, x0
  4051f4:	str	x0, [sp, #24]
  4051f8:	ldr	x0, [sp, #32]
  4051fc:	ldr	x1, [sp, #48]
  405200:	add	x0, x1, x0
  405204:	str	x0, [sp, #16]
  405208:	ldr	x0, [sp, #24]
  40520c:	cmp	x0, #0x0
  405210:	b.eq	405220 <ferror@plt+0x3930>  // b.none
  405214:	ldr	x0, [sp, #16]
  405218:	cmp	x0, #0x0
  40521c:	b.ne	40510c <ferror@plt+0x381c>  // b.any
  405220:	mov	w0, #0x0                   	// #0
  405224:	ldp	x29, x30, [sp], #64
  405228:	ret
  40522c:	stp	x29, x30, [sp, #-64]!
  405230:	mov	x29, sp
  405234:	str	x0, [sp, #40]
  405238:	str	x1, [sp, #32]
  40523c:	str	x2, [sp, #24]
  405240:	ldr	x0, [sp, #40]
  405244:	cmp	x0, #0x0
  405248:	b.ne	405268 <ferror@plt+0x3978>  // b.any
  40524c:	ldr	x0, [sp, #32]
  405250:	cmp	x0, #0x0
  405254:	b.ne	405268 <ferror@plt+0x3978>  // b.any
  405258:	adrp	x0, 406000 <ferror@plt+0x4710>
  40525c:	add	x0, x0, #0x630
  405260:	bl	4016d0 <strdup@plt>
  405264:	b	40538c <ferror@plt+0x3a9c>
  405268:	ldr	x0, [sp, #40]
  40526c:	cmp	x0, #0x0
  405270:	b.ne	405284 <ferror@plt+0x3994>  // b.any
  405274:	ldr	x1, [sp, #24]
  405278:	ldr	x0, [sp, #32]
  40527c:	bl	4017d0 <strndup@plt>
  405280:	b	40538c <ferror@plt+0x3a9c>
  405284:	ldr	x0, [sp, #32]
  405288:	cmp	x0, #0x0
  40528c:	b.ne	40529c <ferror@plt+0x39ac>  // b.any
  405290:	ldr	x0, [sp, #40]
  405294:	bl	4016d0 <strdup@plt>
  405298:	b	40538c <ferror@plt+0x3a9c>
  40529c:	ldr	x0, [sp, #40]
  4052a0:	cmp	x0, #0x0
  4052a4:	b.ne	4052c8 <ferror@plt+0x39d8>  // b.any
  4052a8:	adrp	x0, 406000 <ferror@plt+0x4710>
  4052ac:	add	x3, x0, #0x690
  4052b0:	mov	w2, #0x383                 	// #899
  4052b4:	adrp	x0, 406000 <ferror@plt+0x4710>
  4052b8:	add	x1, x0, #0x638
  4052bc:	adrp	x0, 406000 <ferror@plt+0x4710>
  4052c0:	add	x0, x0, #0x648
  4052c4:	bl	401880 <__assert_fail@plt>
  4052c8:	ldr	x0, [sp, #32]
  4052cc:	cmp	x0, #0x0
  4052d0:	b.ne	4052f4 <ferror@plt+0x3a04>  // b.any
  4052d4:	adrp	x0, 406000 <ferror@plt+0x4710>
  4052d8:	add	x3, x0, #0x690
  4052dc:	mov	w2, #0x384                 	// #900
  4052e0:	adrp	x0, 406000 <ferror@plt+0x4710>
  4052e4:	add	x1, x0, #0x638
  4052e8:	adrp	x0, 406000 <ferror@plt+0x4710>
  4052ec:	add	x0, x0, #0x650
  4052f0:	bl	401880 <__assert_fail@plt>
  4052f4:	ldr	x0, [sp, #40]
  4052f8:	bl	401550 <strlen@plt>
  4052fc:	str	x0, [sp, #56]
  405300:	ldr	x0, [sp, #56]
  405304:	mvn	x0, x0
  405308:	ldr	x1, [sp, #24]
  40530c:	cmp	x1, x0
  405310:	b.ls	40531c <ferror@plt+0x3a2c>  // b.plast
  405314:	mov	x0, #0x0                   	// #0
  405318:	b	40538c <ferror@plt+0x3a9c>
  40531c:	ldr	x1, [sp, #56]
  405320:	ldr	x0, [sp, #24]
  405324:	add	x0, x1, x0
  405328:	add	x0, x0, #0x1
  40532c:	bl	401640 <malloc@plt>
  405330:	str	x0, [sp, #48]
  405334:	ldr	x0, [sp, #48]
  405338:	cmp	x0, #0x0
  40533c:	b.ne	405348 <ferror@plt+0x3a58>  // b.any
  405340:	mov	x0, #0x0                   	// #0
  405344:	b	40538c <ferror@plt+0x3a9c>
  405348:	ldr	x2, [sp, #56]
  40534c:	ldr	x1, [sp, #40]
  405350:	ldr	x0, [sp, #48]
  405354:	bl	401510 <memcpy@plt>
  405358:	ldr	x1, [sp, #48]
  40535c:	ldr	x0, [sp, #56]
  405360:	add	x0, x1, x0
  405364:	ldr	x2, [sp, #24]
  405368:	ldr	x1, [sp, #32]
  40536c:	bl	401510 <memcpy@plt>
  405370:	ldr	x1, [sp, #56]
  405374:	ldr	x0, [sp, #24]
  405378:	add	x0, x1, x0
  40537c:	ldr	x1, [sp, #48]
  405380:	add	x0, x1, x0
  405384:	strb	wzr, [x0]
  405388:	ldr	x0, [sp, #48]
  40538c:	ldp	x29, x30, [sp], #64
  405390:	ret
  405394:	stp	x29, x30, [sp, #-32]!
  405398:	mov	x29, sp
  40539c:	str	x0, [sp, #24]
  4053a0:	str	x1, [sp, #16]
  4053a4:	ldr	x0, [sp, #16]
  4053a8:	cmp	x0, #0x0
  4053ac:	b.eq	4053bc <ferror@plt+0x3acc>  // b.none
  4053b0:	ldr	x0, [sp, #16]
  4053b4:	bl	401550 <strlen@plt>
  4053b8:	b	4053c0 <ferror@plt+0x3ad0>
  4053bc:	mov	x0, #0x0                   	// #0
  4053c0:	mov	x2, x0
  4053c4:	ldr	x1, [sp, #16]
  4053c8:	ldr	x0, [sp, #24]
  4053cc:	bl	40522c <ferror@plt+0x393c>
  4053d0:	ldp	x29, x30, [sp], #32
  4053d4:	ret
  4053d8:	stp	x29, x30, [sp, #-304]!
  4053dc:	mov	x29, sp
  4053e0:	str	x0, [sp, #56]
  4053e4:	str	x1, [sp, #48]
  4053e8:	str	x2, [sp, #256]
  4053ec:	str	x3, [sp, #264]
  4053f0:	str	x4, [sp, #272]
  4053f4:	str	x5, [sp, #280]
  4053f8:	str	x6, [sp, #288]
  4053fc:	str	x7, [sp, #296]
  405400:	str	q0, [sp, #128]
  405404:	str	q1, [sp, #144]
  405408:	str	q2, [sp, #160]
  40540c:	str	q3, [sp, #176]
  405410:	str	q4, [sp, #192]
  405414:	str	q5, [sp, #208]
  405418:	str	q6, [sp, #224]
  40541c:	str	q7, [sp, #240]
  405420:	add	x0, sp, #0x130
  405424:	str	x0, [sp, #80]
  405428:	add	x0, sp, #0x130
  40542c:	str	x0, [sp, #88]
  405430:	add	x0, sp, #0x100
  405434:	str	x0, [sp, #96]
  405438:	mov	w0, #0xffffffd0            	// #-48
  40543c:	str	w0, [sp, #104]
  405440:	mov	w0, #0xffffff80            	// #-128
  405444:	str	w0, [sp, #108]
  405448:	add	x2, sp, #0x10
  40544c:	add	x3, sp, #0x50
  405450:	ldp	x0, x1, [x3]
  405454:	stp	x0, x1, [x2]
  405458:	ldp	x0, x1, [x3, #16]
  40545c:	stp	x0, x1, [x2, #16]
  405460:	add	x1, sp, #0x10
  405464:	add	x0, sp, #0x48
  405468:	mov	x2, x1
  40546c:	ldr	x1, [sp, #48]
  405470:	bl	4017c0 <vasprintf@plt>
  405474:	str	w0, [sp, #124]
  405478:	ldr	w0, [sp, #124]
  40547c:	cmp	w0, #0x0
  405480:	b.ge	40548c <ferror@plt+0x3b9c>  // b.tcont
  405484:	mov	x0, #0x0                   	// #0
  405488:	b	4054b4 <ferror@plt+0x3bc4>
  40548c:	ldr	x0, [sp, #72]
  405490:	ldrsw	x1, [sp, #124]
  405494:	mov	x2, x1
  405498:	mov	x1, x0
  40549c:	ldr	x0, [sp, #56]
  4054a0:	bl	40522c <ferror@plt+0x393c>
  4054a4:	str	x0, [sp, #112]
  4054a8:	ldr	x0, [sp, #72]
  4054ac:	bl	4017a0 <free@plt>
  4054b0:	ldr	x0, [sp, #112]
  4054b4:	ldp	x29, x30, [sp], #304
  4054b8:	ret
  4054bc:	stp	x29, x30, [sp, #-48]!
  4054c0:	mov	x29, sp
  4054c4:	str	x0, [sp, #24]
  4054c8:	str	x1, [sp, #16]
  4054cc:	str	wzr, [sp, #44]
  4054d0:	str	wzr, [sp, #40]
  4054d4:	b	405540 <ferror@plt+0x3c50>
  4054d8:	ldr	w0, [sp, #44]
  4054dc:	cmp	w0, #0x0
  4054e0:	b.eq	4054ec <ferror@plt+0x3bfc>  // b.none
  4054e4:	str	wzr, [sp, #44]
  4054e8:	b	405534 <ferror@plt+0x3c44>
  4054ec:	ldrsw	x0, [sp, #40]
  4054f0:	ldr	x1, [sp, #24]
  4054f4:	add	x0, x1, x0
  4054f8:	ldrsb	w0, [x0]
  4054fc:	cmp	w0, #0x5c
  405500:	b.ne	405510 <ferror@plt+0x3c20>  // b.any
  405504:	mov	w0, #0x1                   	// #1
  405508:	str	w0, [sp, #44]
  40550c:	b	405534 <ferror@plt+0x3c44>
  405510:	ldrsw	x0, [sp, #40]
  405514:	ldr	x1, [sp, #24]
  405518:	add	x0, x1, x0
  40551c:	ldrsb	w0, [x0]
  405520:	mov	w1, w0
  405524:	ldr	x0, [sp, #16]
  405528:	bl	4017f0 <strchr@plt>
  40552c:	cmp	x0, #0x0
  405530:	b.ne	40555c <ferror@plt+0x3c6c>  // b.any
  405534:	ldr	w0, [sp, #40]
  405538:	add	w0, w0, #0x1
  40553c:	str	w0, [sp, #40]
  405540:	ldrsw	x0, [sp, #40]
  405544:	ldr	x1, [sp, #24]
  405548:	add	x0, x1, x0
  40554c:	ldrsb	w0, [x0]
  405550:	cmp	w0, #0x0
  405554:	b.ne	4054d8 <ferror@plt+0x3be8>  // b.any
  405558:	b	405560 <ferror@plt+0x3c70>
  40555c:	nop
  405560:	ldr	w1, [sp, #40]
  405564:	ldr	w0, [sp, #44]
  405568:	sub	w0, w1, w0
  40556c:	sxtw	x0, w0
  405570:	ldp	x29, x30, [sp], #48
  405574:	ret
  405578:	stp	x29, x30, [sp, #-64]!
  40557c:	mov	x29, sp
  405580:	str	x0, [sp, #40]
  405584:	str	x1, [sp, #32]
  405588:	str	x2, [sp, #24]
  40558c:	str	w3, [sp, #20]
  405590:	ldr	x0, [sp, #40]
  405594:	ldr	x0, [x0]
  405598:	str	x0, [sp, #56]
  40559c:	ldr	x0, [sp, #56]
  4055a0:	ldrsb	w0, [x0]
  4055a4:	cmp	w0, #0x0
  4055a8:	b.ne	4055e8 <ferror@plt+0x3cf8>  // b.any
  4055ac:	ldr	x0, [sp, #40]
  4055b0:	ldr	x0, [x0]
  4055b4:	ldrsb	w0, [x0]
  4055b8:	cmp	w0, #0x0
  4055bc:	b.eq	4055e0 <ferror@plt+0x3cf0>  // b.none
  4055c0:	adrp	x0, 406000 <ferror@plt+0x4710>
  4055c4:	add	x3, x0, #0x6a0
  4055c8:	mov	w2, #0x3c6                 	// #966
  4055cc:	adrp	x0, 406000 <ferror@plt+0x4710>
  4055d0:	add	x1, x0, #0x638
  4055d4:	adrp	x0, 406000 <ferror@plt+0x4710>
  4055d8:	add	x0, x0, #0x658
  4055dc:	bl	401880 <__assert_fail@plt>
  4055e0:	mov	x0, #0x0                   	// #0
  4055e4:	b	405818 <ferror@plt+0x3f28>
  4055e8:	ldr	x1, [sp, #24]
  4055ec:	ldr	x0, [sp, #56]
  4055f0:	bl	4017e0 <strspn@plt>
  4055f4:	mov	x1, x0
  4055f8:	ldr	x0, [sp, #56]
  4055fc:	add	x0, x0, x1
  405600:	str	x0, [sp, #56]
  405604:	ldr	x0, [sp, #56]
  405608:	ldrsb	w0, [x0]
  40560c:	cmp	w0, #0x0
  405610:	b.ne	405628 <ferror@plt+0x3d38>  // b.any
  405614:	ldr	x0, [sp, #40]
  405618:	ldr	x1, [sp, #56]
  40561c:	str	x1, [x0]
  405620:	mov	x0, #0x0                   	// #0
  405624:	b	405818 <ferror@plt+0x3f28>
  405628:	ldr	w0, [sp, #20]
  40562c:	cmp	w0, #0x0
  405630:	b.eq	40574c <ferror@plt+0x3e5c>  // b.none
  405634:	ldr	x0, [sp, #56]
  405638:	ldrsb	w0, [x0]
  40563c:	mov	w1, w0
  405640:	adrp	x0, 406000 <ferror@plt+0x4710>
  405644:	add	x0, x0, #0x668
  405648:	bl	4017f0 <strchr@plt>
  40564c:	cmp	x0, #0x0
  405650:	b.eq	40574c <ferror@plt+0x3e5c>  // b.none
  405654:	ldr	x0, [sp, #56]
  405658:	ldrsb	w0, [x0]
  40565c:	strb	w0, [sp, #48]
  405660:	strb	wzr, [sp, #49]
  405664:	ldr	x0, [sp, #56]
  405668:	add	x0, x0, #0x1
  40566c:	add	x1, sp, #0x30
  405670:	bl	4054bc <ferror@plt+0x3bcc>
  405674:	mov	x1, x0
  405678:	ldr	x0, [sp, #32]
  40567c:	str	x1, [x0]
  405680:	ldr	x0, [sp, #32]
  405684:	ldr	x0, [x0]
  405688:	add	x0, x0, #0x1
  40568c:	ldr	x1, [sp, #56]
  405690:	add	x0, x1, x0
  405694:	ldrsb	w0, [x0]
  405698:	cmp	w0, #0x0
  40569c:	b.eq	405710 <ferror@plt+0x3e20>  // b.none
  4056a0:	ldr	x0, [sp, #32]
  4056a4:	ldr	x0, [x0]
  4056a8:	add	x0, x0, #0x1
  4056ac:	ldr	x1, [sp, #56]
  4056b0:	add	x0, x1, x0
  4056b4:	ldrsb	w1, [x0]
  4056b8:	ldrsb	w0, [sp, #48]
  4056bc:	cmp	w1, w0
  4056c0:	b.ne	405710 <ferror@plt+0x3e20>  // b.any
  4056c4:	ldr	x0, [sp, #32]
  4056c8:	ldr	x0, [x0]
  4056cc:	add	x0, x0, #0x2
  4056d0:	ldr	x1, [sp, #56]
  4056d4:	add	x0, x1, x0
  4056d8:	ldrsb	w0, [x0]
  4056dc:	cmp	w0, #0x0
  4056e0:	b.eq	405724 <ferror@plt+0x3e34>  // b.none
  4056e4:	ldr	x0, [sp, #32]
  4056e8:	ldr	x0, [x0]
  4056ec:	add	x0, x0, #0x2
  4056f0:	ldr	x1, [sp, #56]
  4056f4:	add	x0, x1, x0
  4056f8:	ldrsb	w0, [x0]
  4056fc:	mov	w1, w0
  405700:	ldr	x0, [sp, #24]
  405704:	bl	4017f0 <strchr@plt>
  405708:	cmp	x0, #0x0
  40570c:	b.ne	405724 <ferror@plt+0x3e34>  // b.any
  405710:	ldr	x0, [sp, #40]
  405714:	ldr	x1, [sp, #56]
  405718:	str	x1, [x0]
  40571c:	mov	x0, #0x0                   	// #0
  405720:	b	405818 <ferror@plt+0x3f28>
  405724:	ldr	x0, [sp, #56]
  405728:	add	x1, x0, #0x1
  40572c:	str	x1, [sp, #56]
  405730:	ldr	x1, [sp, #32]
  405734:	ldr	x1, [x1]
  405738:	add	x1, x1, #0x2
  40573c:	add	x1, x0, x1
  405740:	ldr	x0, [sp, #40]
  405744:	str	x1, [x0]
  405748:	b	405814 <ferror@plt+0x3f24>
  40574c:	ldr	w0, [sp, #20]
  405750:	cmp	w0, #0x0
  405754:	b.eq	4057e4 <ferror@plt+0x3ef4>  // b.none
  405758:	ldr	x1, [sp, #24]
  40575c:	ldr	x0, [sp, #56]
  405760:	bl	4054bc <ferror@plt+0x3bcc>
  405764:	mov	x1, x0
  405768:	ldr	x0, [sp, #32]
  40576c:	str	x1, [x0]
  405770:	ldr	x0, [sp, #32]
  405774:	ldr	x0, [x0]
  405778:	ldr	x1, [sp, #56]
  40577c:	add	x0, x1, x0
  405780:	ldrsb	w0, [x0]
  405784:	cmp	w0, #0x0
  405788:	b.eq	4057c8 <ferror@plt+0x3ed8>  // b.none
  40578c:	ldr	x0, [sp, #32]
  405790:	ldr	x0, [x0]
  405794:	ldr	x1, [sp, #56]
  405798:	add	x0, x1, x0
  40579c:	ldrsb	w0, [x0]
  4057a0:	mov	w1, w0
  4057a4:	ldr	x0, [sp, #24]
  4057a8:	bl	4017f0 <strchr@plt>
  4057ac:	cmp	x0, #0x0
  4057b0:	b.ne	4057c8 <ferror@plt+0x3ed8>  // b.any
  4057b4:	ldr	x0, [sp, #40]
  4057b8:	ldr	x1, [sp, #56]
  4057bc:	str	x1, [x0]
  4057c0:	mov	x0, #0x0                   	// #0
  4057c4:	b	405818 <ferror@plt+0x3f28>
  4057c8:	ldr	x0, [sp, #32]
  4057cc:	ldr	x0, [x0]
  4057d0:	ldr	x1, [sp, #56]
  4057d4:	add	x1, x1, x0
  4057d8:	ldr	x0, [sp, #40]
  4057dc:	str	x1, [x0]
  4057e0:	b	405814 <ferror@plt+0x3f24>
  4057e4:	ldr	x1, [sp, #24]
  4057e8:	ldr	x0, [sp, #56]
  4057ec:	bl	401860 <strcspn@plt>
  4057f0:	mov	x1, x0
  4057f4:	ldr	x0, [sp, #32]
  4057f8:	str	x1, [x0]
  4057fc:	ldr	x0, [sp, #32]
  405800:	ldr	x0, [x0]
  405804:	ldr	x1, [sp, #56]
  405808:	add	x1, x1, x0
  40580c:	ldr	x0, [sp, #40]
  405810:	str	x1, [x0]
  405814:	ldr	x0, [sp, #56]
  405818:	ldp	x29, x30, [sp], #64
  40581c:	ret
  405820:	stp	x29, x30, [sp, #-48]!
  405824:	mov	x29, sp
  405828:	str	x0, [sp, #24]
  40582c:	ldr	x0, [sp, #24]
  405830:	bl	401690 <fgetc@plt>
  405834:	str	w0, [sp, #44]
  405838:	ldr	w0, [sp, #44]
  40583c:	cmn	w0, #0x1
  405840:	b.ne	40584c <ferror@plt+0x3f5c>  // b.any
  405844:	mov	w0, #0x1                   	// #1
  405848:	b	40585c <ferror@plt+0x3f6c>
  40584c:	ldr	w0, [sp, #44]
  405850:	cmp	w0, #0xa
  405854:	b.ne	40582c <ferror@plt+0x3f3c>  // b.any
  405858:	mov	w0, #0x0                   	// #0
  40585c:	ldp	x29, x30, [sp], #48
  405860:	ret
  405864:	nop
  405868:	stp	x29, x30, [sp, #-64]!
  40586c:	mov	x29, sp
  405870:	stp	x19, x20, [sp, #16]
  405874:	adrp	x20, 417000 <ferror@plt+0x15710>
  405878:	add	x20, x20, #0xdf0
  40587c:	stp	x21, x22, [sp, #32]
  405880:	adrp	x21, 417000 <ferror@plt+0x15710>
  405884:	add	x21, x21, #0xde8
  405888:	sub	x20, x20, x21
  40588c:	mov	w22, w0
  405890:	stp	x23, x24, [sp, #48]
  405894:	mov	x23, x1
  405898:	mov	x24, x2
  40589c:	bl	4014d8 <memcpy@plt-0x38>
  4058a0:	cmp	xzr, x20, asr #3
  4058a4:	b.eq	4058d0 <ferror@plt+0x3fe0>  // b.none
  4058a8:	asr	x20, x20, #3
  4058ac:	mov	x19, #0x0                   	// #0
  4058b0:	ldr	x3, [x21, x19, lsl #3]
  4058b4:	mov	x2, x24
  4058b8:	add	x19, x19, #0x1
  4058bc:	mov	x1, x23
  4058c0:	mov	w0, w22
  4058c4:	blr	x3
  4058c8:	cmp	x20, x19
  4058cc:	b.ne	4058b0 <ferror@plt+0x3fc0>  // b.any
  4058d0:	ldp	x19, x20, [sp, #16]
  4058d4:	ldp	x21, x22, [sp, #32]
  4058d8:	ldp	x23, x24, [sp, #48]
  4058dc:	ldp	x29, x30, [sp], #64
  4058e0:	ret
  4058e4:	nop
  4058e8:	ret
  4058ec:	nop
  4058f0:	adrp	x2, 418000 <ferror@plt+0x16710>
  4058f4:	mov	x1, #0x0                   	// #0
  4058f8:	ldr	x2, [x2, #512]
  4058fc:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405900 <.fini>:
  405900:	stp	x29, x30, [sp, #-16]!
  405904:	mov	x29, sp
  405908:	ldp	x29, x30, [sp], #16
  40590c:	ret
