// Seed: 3391728756
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4,
    output integer id_5,
    input id_6,
    output id_7,
    input logic id_8
);
  always @(posedge id_2 or posedge 1);
  assign id_5 = |1;
endmodule
