
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003452                       # Number of seconds simulated
sim_ticks                                  3451908903                       # Number of ticks simulated
final_tick                               574982946579                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 333438                       # Simulator instruction rate (inst/s)
host_op_rate                                   429184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 268002                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916276                       # Number of bytes of host memory used
host_seconds                                 12880.14                       # Real time elapsed on the host
sim_insts                                  4294733625                       # Number of instructions simulated
sim_ops                                    5527954534                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       496640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       641280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       392704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       487168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2039808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       385664                       # Number of bytes written to this memory
system.physmem.bytes_written::total            385664                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3880                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5010                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3068                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3806                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15936                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3013                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3013                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1631561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    143874017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1483237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    185775470                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1668642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    113764300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1594480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    141130028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               590921736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1631561                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1483237                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1668642                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1594480                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6377920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         111724849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              111724849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         111724849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1631561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    143874017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1483237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    185775470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1668642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    113764300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1594480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    141130028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              702646584                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8277960                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2859276                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2493210                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189269                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1430339                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384496                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199859                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5756                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3500598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15878267                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2859276                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584355                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3360044                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877827                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        406704                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720684                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7954747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.299777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.286313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4594703     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601552      7.56%     65.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293103      3.68%     69.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220426      2.77%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          184285      2.32%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          157582      1.98%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54589      0.69%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195534      2.46%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1652973     20.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7954747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345408                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.918138                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625274                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       382936                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245547                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16425                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684564                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312624                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2849                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17738743                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4453                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684564                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776598                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         189719                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        45827                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109127                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       148905                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17179612                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71235                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        65276                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22749403                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78218875                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78218875                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7845953                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2151                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1150                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           376315                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2629140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7561                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198317                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16154949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13779806                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17841                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4670586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12664325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7954747                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.732275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.855472                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2881697     36.23%     36.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1685638     21.19%     57.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       855844     10.76%     68.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999895     12.57%     80.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742517      9.33%     90.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476827      5.99%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204668      2.57%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60704      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46957      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7954747                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58484     72.98%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12612     15.74%     88.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9038     11.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10812623     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109521      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2362054     17.14%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494612      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13779806                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.664638                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80134                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35612330                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20827791                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13297017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13859940                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22717                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       741062                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156222                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684564                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         115833                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8612                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16157101                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2629140                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595979                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1137                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4411                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95190                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207620                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13478283                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2260752                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301519                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2742466                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018744                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481714                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.628213                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13322505                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13297017                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7999371                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19701932                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.606316                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406020                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4787084                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187511                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7270183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.563947                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.285774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3435796     47.26%     47.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531286     21.06%     68.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837067     11.51%     79.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305773      4.21%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261527      3.60%     87.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116427      1.60%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280953      3.86%     93.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77348      1.06%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424006      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7270183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424006                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23003341                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32999974                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 323213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.827796                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.827796                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.208027                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.208027                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62409080                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17450454                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18309353                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8277960                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2898013                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2352306                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       197960                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1208480                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1145193                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308041                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8592                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3041517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15991714                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2898013                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1453234                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3378844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1039845                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        600644                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1495187                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89045                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7858346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.318916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4479502     57.00%     57.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          212301      2.70%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          241595      3.07%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          441904      5.62%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196345      2.50%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304247      3.87%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166435      2.12%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140024      1.78%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1675993     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7858346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350088                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.931842                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3210603                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       555321                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3223549                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33457                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        835411                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       492710                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2373                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19031793                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4517                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        835411                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3385002                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         158179                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       154761                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3078697                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246291                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18297978                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4922                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132416                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        70950                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          727                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25629490                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85247431                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85247431                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15771806                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9857659                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3855                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2319                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           628407                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1705919                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       872527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12241                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       325034                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17193547                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13845775                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27053                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5799001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17372062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          733                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7858346                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761920                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917343                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2780359     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1646907     20.96%     56.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1150242     14.64%     70.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       786942     10.01%     80.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       644128      8.20%     89.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       353693      4.50%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       348399      4.43%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79221      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68455      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7858346                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100607     77.27%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13881     10.66%     87.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15708     12.06%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11546138     83.39%     83.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195847      1.41%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1526      0.01%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1381430      9.98%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       720834      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13845775                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.672607                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130200                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009404                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35707145                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22996542                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13445342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13975975                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26916                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       665765                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          207                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       220799                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        835411                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          66444                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9248                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17197390                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59735                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1705919                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       872527                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2292                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6492                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230618                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13585147                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1288046                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260624                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1982765                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1923662                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            694719                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.641123                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13456104                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13445342                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8801839                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24703232                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.624234                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356303                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9244131                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11353710                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5843723                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3110                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200460                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7022935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616662                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156761                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2809470     40.00%     40.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1894054     26.97%     66.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       776586     11.06%     78.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       388098      5.53%     83.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397400      5.66%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158386      2.26%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171296      2.44%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88276      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       339369      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7022935                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9244131                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11353710                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1691875                       # Number of memory references committed
system.switch_cpus1.commit.loads              1040151                       # Number of loads committed
system.switch_cpus1.commit.membars               1548                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1632449                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10228712                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231022                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       339369                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23880856                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35231072                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 419614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9244131                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11353710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9244131                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.895483                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.895483                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.116716                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.116716                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61077019                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18591643                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17612145                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3102                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8277960                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3017556                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2458236                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       200598                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1255731                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1172549                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322093                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8858                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3106383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16477518                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3017556                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1494642                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3451643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1079196                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        532002                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1524240                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7965709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.561895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.366397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4514066     56.67%     56.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          239763      3.01%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          251343      3.16%     62.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          395495      4.96%     67.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          188363      2.36%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          266241      3.34%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          179081      2.25%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131626      1.65%     77.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1799731     22.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7965709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364529                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.990529                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3272534                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       488791                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3302137                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27651                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        874592                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       512053                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1101                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19678197                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4126                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        874592                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3437825                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         113882                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       163644                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3162719                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       213043                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18966537                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        122791                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        63319                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26559466                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88410763                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88410763                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16181226                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10378235                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3262                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1671                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           564453                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1763702                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       911384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9762                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       331690                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17769054                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3279                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14104562                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25441                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6134101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18933228                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7965709                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770660                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.926466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2805593     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1705121     21.41%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1133929     14.24%     70.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       753290      9.46%     80.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       685920      8.61%     88.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       385418      4.84%     93.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       346533      4.35%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        77495      0.97%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        72410      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7965709                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106143     77.98%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15061     11.06%     89.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14914     10.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11773753     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       187622      1.33%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1591      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1398765      9.92%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       742831      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14104562                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.703869                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             136118                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009651                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36336392                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23906555                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13700991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14240680                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20402                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       705005                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       241338                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        874592                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          73674                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13333                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17772334                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        45191                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1763702                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       911384                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1662                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       233659                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13849495                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1305192                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       255067                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2022449                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1968805                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            717257                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.673057                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13711463                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13700991                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8990023                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25556688                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.655117                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351768                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9428545                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11607988                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6164328                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3247                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       202342                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7091116                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.636976                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.168663                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2758307     38.90%     38.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1987590     28.03%     66.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       790493     11.15%     78.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       396757      5.60%     83.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       364829      5.14%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166741      2.35%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181292      2.56%     93.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92488      1.30%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       352619      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7091116                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9428545                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11607988                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1728743                       # Number of memory references committed
system.switch_cpus2.commit.loads              1058697                       # Number of loads committed
system.switch_cpus2.commit.membars               1617                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1675924                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10457070                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239219                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       352619                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24510644                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36420271                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 312251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9428545                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11607988                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9428545                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.877968                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.877968                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.138994                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.138994                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62176862                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19004102                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18118666                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3234                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8277960                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2884708                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2347593                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194157                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1186114                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1116136                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          304012                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8618                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2881648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15937948                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2884708                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1420148                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3507430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1042336                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        698099                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1410372                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        81876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7931734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.486145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4424304     55.78%     55.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          307677      3.88%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          248852      3.14%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          603223      7.61%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          159107      2.01%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          217121      2.74%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151065      1.90%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           87109      1.10%     78.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1733276     21.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7931734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.348481                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.925347                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3007309                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       685630                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3372553                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21955                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        844281                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       492271                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19092831                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1454                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        844281                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3228191                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         122625                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       243396                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3169154                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       324082                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18414303                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          440                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130769                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25756392                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85968333                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85968333                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15790259                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9966065                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3957                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2414                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           906823                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1730361                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       897735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18537                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       297041                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17386256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3960                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13794644                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28493                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5991371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18421428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          813                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7931734                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.739171                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893817                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2841246     35.82%     35.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1678452     21.16%     56.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1086943     13.70%     70.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       809955     10.21%     80.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       704996      8.89%     89.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       365853      4.61%     94.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       314490      3.96%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62140      0.78%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67659      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7931734                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81733     69.72%     69.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17710     15.11%     84.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17778     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11466588     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192460      1.40%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1539      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1377905      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       756152      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13794644                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.666430                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117225                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008498                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35666733                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23381775                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13438384                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13911869                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53551                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       684787                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227427                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        844281                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          72695                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8354                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17390217                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37242                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1730361                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       897735                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2392                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       116868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227929                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13573970                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1290041                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       220667                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2026748                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1912723                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            736707                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.639772                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13447574                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13438384                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8737213                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24826553                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.623393                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351930                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9252338                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11371665                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6018585                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3147                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       197352                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7087453                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.604478                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.138634                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2819200     39.78%     39.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1933014     27.27%     67.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       780333     11.01%     78.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       448608      6.33%     84.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       357531      5.04%     89.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       149564      2.11%     91.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       176277      2.49%     94.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        86853      1.23%     95.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       336073      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7087453                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9252338                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11371665                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1715881                       # Number of memory references committed
system.switch_cpus3.commit.loads              1045574                       # Number of loads committed
system.switch_cpus3.commit.membars               1564                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1631052                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10249462                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231814                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       336073                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24141474                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35625447                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 346226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9252338                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11371665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9252338                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.894688                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.894688                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.117708                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.117708                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61064805                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18563337                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17603047                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3142                       # number of misc regfile writes
system.l2.replacements                          16049                       # number of replacements
system.l2.tagsinuse                       2046.514564                       # Cycle average of tags in use
system.l2.total_refs                            11760                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18097                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.649831                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            31.434195                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      4.970057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    450.785075                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.833980                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    519.577856                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      4.530654                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    370.460589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      4.283162                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    471.687314                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             43.621876                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             56.586459                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             41.293145                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             43.450203                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015349                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.220110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.253700                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.180889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002091                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.230316                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.021300                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.027630                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.020163                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.021216                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999275                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1551                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1857                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1115                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1419                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5948                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3794                       # number of Writeback hits
system.l2.Writeback_hits::total                  3794                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           44                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   157                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1901                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1166                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1467                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6105                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1565                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1901                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1166                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1467                       # number of overall hits
system.l2.overall_hits::total                    6105                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3872                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5001                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3067                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3805                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15917                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3881                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3068                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3806                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15937                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3881                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5010                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3068                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3806                       # number of overall misses
system.l2.overall_misses::total                 15937                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2824148                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    232560024                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2431882                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    301211424                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2782350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    192734800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2623342                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    229588794                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       966756764                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       512258                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       549079                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data        27330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        38330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1126997                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2824148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    233072282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2431882                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    301760503                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2782350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    192762130                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2623342                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    229627124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        967883761                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2824148                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    233072282                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2431882                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    301760503                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2782350                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    192762130                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2623342                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    229627124                       # number of overall miss cycles
system.l2.overall_miss_latency::total       967883761                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5423                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4182                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21865                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3794                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3794                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               177                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6911                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4234                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22042                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6911                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4234                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22042                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.713996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.729221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.733381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.728369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.727967                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.391304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.169811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.019231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.020408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.112994                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.712633                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.724931                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.724610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.721790                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.723029                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.712633                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.724931                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.724610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.721790                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.723029                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 64185.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60061.989669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 60797.050000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60230.238752                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        61830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62841.473753                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 61007.953488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60338.710644                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60737.372872                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 56917.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 61008.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        27330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        38330                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56349.850000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 64185.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60054.697758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 60797.050000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60231.637325                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        61830                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62829.898957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 61007.953488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60332.928008                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60731.866788                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 64185.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60054.697758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 60797.050000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60231.637325                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        61830                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62829.898957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 61007.953488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60332.928008                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60731.866788                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3013                       # number of writebacks
system.l2.writebacks::total                      3013                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3871                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5001                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3067                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3805                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15916                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3806                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15936                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3806                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15936                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2572153                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    210259108                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2205580                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    272534672                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2523300                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    175088643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2380198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    207586380                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    875150034                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       462373                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       497397                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data        21375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        32619                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1013764                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2572153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    210721481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2205580                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    273032069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2523300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    175110018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2380198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    207618999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    876163798                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2572153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    210721481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2205580                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    273032069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2523300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    175110018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2380198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    207618999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    876163798                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.713812                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.729221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.733381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.728369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.727921                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.391304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.169811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.019231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.020408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.112994                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.712450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.724931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.724610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.721790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.712450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.724931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.724610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.721790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.722983                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58458.022727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54316.483596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55139.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54496.035193                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56073.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57087.917509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55353.441860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54556.210250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54985.551269                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 51374.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 55266.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        21375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        32619                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 50688.200000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 58458.022727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54309.660052                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 55139.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54497.418962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 56073.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57076.277053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55353.441860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54550.446400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54980.158007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 58458.022727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54309.660052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 55139.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54497.418962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 56073.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57076.277053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55353.441860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54550.446400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54980.158007                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.396716                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753152                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779312.880995                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.281719                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.114997                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067759                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825505                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720631                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720631                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720631                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720631                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720631                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720631                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3497683                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3497683                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3497683                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3497683                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3497683                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3497683                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720684                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720684                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720684                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720684                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720684                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720684                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 65994.018868                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65994.018868                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 65994.018868                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65994.018868                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 65994.018868                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65994.018868                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3022306                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3022306                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3022306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3022306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3022306                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3022306                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67162.355556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67162.355556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 67162.355556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67162.355556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 67162.355556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67162.355556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5446                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250664                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5702                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39153.045247                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.161568                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.838432                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785787                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214213                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056216                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056216                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437590                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437590                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493806                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493806                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493806                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493806                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20049                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20049                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           66                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20115                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20115                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20115                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20115                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1209768010                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1209768010                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2988369                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2988369                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1212756379                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1212756379                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1212756379                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1212756379                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2076265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2076265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2513921                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2513921                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2513921                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2513921                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009656                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009656                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000151                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008001                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008001                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008001                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008001                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60340.566113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60340.566113                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 45278.318182                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45278.318182                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60291.144867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60291.144867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60291.144867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60291.144867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          550                       # number of writebacks
system.cpu0.dcache.writebacks::total              550                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14626                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14626                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           43                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14669                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14669                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5423                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5423                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5446                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5446                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    252190156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    252190156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       768493                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       768493                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    252958649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    252958649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    252958649                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    252958649                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46503.808962                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46503.808962                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 33412.739130                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33412.739130                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46448.521667                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46448.521667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46448.521667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46448.521667                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               509.926922                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088468489                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2113531.046602                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.926922                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817191                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1495138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1495138                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1495138                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1495138                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1495138                       # number of overall hits
system.cpu1.icache.overall_hits::total        1495138                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3170421                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3170421                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3170421                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3170421                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3170421                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3170421                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1495187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1495187                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1495187                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1495187                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1495187                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1495187                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64702.469388                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64702.469388                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64702.469388                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64702.469388                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64702.469388                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64702.469388                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2676107                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2676107                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2676107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2676107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2676107                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2676107                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62235.046512                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62235.046512                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62235.046512                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62235.046512                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62235.046512                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62235.046512                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6911                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177665384                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7167                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24789.365704                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.859957                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.140043                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886172                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113828                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1003458                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1003458                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       648394                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        648394                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2216                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2216                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1551                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1551                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1651852                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1651852                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1651852                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1651852                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14454                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14619                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14619                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14619                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14619                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    839505373                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    839505373                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6657420                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6657420                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    846162793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    846162793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    846162793                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    846162793                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1017912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1017912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       648559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       648559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1551                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1551                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1666471                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1666471                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1666471                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1666471                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014200                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014200                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000254                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000254                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008772                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008772                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008772                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008772                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 58081.179812                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58081.179812                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data        40348                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        40348                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 57881.031055                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57881.031055                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 57881.031055                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57881.031055                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          761                       # number of writebacks
system.cpu1.dcache.writebacks::total              761                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7596                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7708                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7708                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7708                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7708                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6858                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6858                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6911                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6911                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    327905221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    327905221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1583808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1583808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    329489029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    329489029                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    329489029                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    329489029                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004147                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004147                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47813.534704                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47813.534704                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 29883.169811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29883.169811                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 47676.027926                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47676.027926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 47676.027926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47676.027926                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               503.765066                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086300208                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2138386.236220                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.765066                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066931                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.807316                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1524182                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1524182                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1524182                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1524182                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1524182                       # number of overall hits
system.cpu2.icache.overall_hits::total        1524182                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3938191                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3938191                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3938191                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3938191                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3938191                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3938191                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1524240                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1524240                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1524240                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1524240                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1524240                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1524240                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 67899.844828                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67899.844828                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 67899.844828                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67899.844828                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 67899.844828                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67899.844828                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3147226                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3147226                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3147226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3147226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3147226                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3147226                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 68417.956522                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68417.956522                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 68417.956522                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68417.956522                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 68417.956522                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68417.956522                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4234                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166144772                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4490                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37003.289978                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.176703                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.823297                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871784                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128216                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1020333                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1020333                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       666624                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        666624                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1617                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1617                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1686957                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1686957                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1686957                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1686957                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11551                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11551                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          160                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11711                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11711                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11711                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11711                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    742397241                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    742397241                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4452268                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4452268                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    746849509                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    746849509                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    746849509                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    746849509                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1031884                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1031884                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       666784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       666784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1617                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1617                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1698668                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1698668                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1698668                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1698668                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.011194                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011194                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000240                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006894                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006894                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006894                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 64271.252792                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 64271.252792                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 27826.675000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27826.675000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 63773.333533                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 63773.333533                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 63773.333533                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 63773.333533                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          880                       # number of writebacks
system.cpu2.dcache.writebacks::total              880                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7369                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7369                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          108                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7477                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7477                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7477                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7477                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4182                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4182                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4234                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4234                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    209071916                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    209071916                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       889894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       889894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    209961810                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    209961810                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    209961810                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    209961810                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004053                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49993.284553                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 49993.284553                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 17113.346154                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 17113.346154                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 49589.468588                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49589.468588                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 49589.468588                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49589.468588                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               515.673833                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086496234                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2097483.077220                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.673833                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.066785                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.826400                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1410318                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1410318                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1410318                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1410318                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1410318                       # number of overall hits
system.cpu3.icache.overall_hits::total        1410318                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3512941                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3512941                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3512941                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3512941                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3512941                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3512941                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1410372                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1410372                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1410372                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1410372                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1410372                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1410372                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 65054.462963                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65054.462963                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 65054.462963                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65054.462963                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 65054.462963                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65054.462963                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2846027                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2846027                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2846027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2846027                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2846027                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2846027                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 64682.431818                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64682.431818                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 64682.431818                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64682.431818                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 64682.431818                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64682.431818                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5273                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170674714                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5529                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30869.002351                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.035198                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.964802                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882950                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117050                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       977195                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         977195                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       666668                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        666668                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1790                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1790                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1571                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1571                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1643863                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1643863                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1643863                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1643863                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14430                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14430                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          336                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14766                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14766                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14766                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14766                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    908764706                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    908764706                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16657039                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16657039                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    925421745                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    925421745                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    925421745                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    925421745                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       991625                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       991625                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       667004                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       667004                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1571                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1658629                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1658629                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1658629                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1658629                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014552                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014552                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000504                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000504                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008903                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008903                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008903                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008903                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62977.457103                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62977.457103                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49574.520833                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49574.520833                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62672.473588                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62672.473588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62672.473588                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62672.473588                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       104176                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       104176                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1603                       # number of writebacks
system.cpu3.dcache.writebacks::total             1603                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9205                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9205                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          288                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          288                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9493                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9493                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9493                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9493                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5225                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5225                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5273                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5273                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5273                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5273                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    252272524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    252272524                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       901283                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       901283                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    253173807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    253173807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    253173807                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    253173807                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005269                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005269                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 48281.822775                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 48281.822775                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 18776.729167                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 18776.729167                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 48013.238574                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48013.238574                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 48013.238574                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48013.238574                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
