<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/work/controller_cpld/bld/controller_cpld/hdla_gen_hierarchy.html'.
Starting: parse design source files
INFO - (VHDL-1504) The default vhdl library search path is now "D:/lscc/diamond/3.2_x64/cae_library/vhdl_packages/vdbs"
(VERI-1482) Analyzing Verilog file D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../src/efb_define_def.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../src/UFM_WB_top.v
INFO - E:/work/controller_cpld/bld/../src/UFM_WB_top.v(3,10-3,56) (VERI-1328) analyzing included file E:/work/controller_cpld/src/efb_define_def.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../ip/EFB_UFM.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../ip/USR_MEM.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../src/GPIO.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../src/I2C.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../src/TOP.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../src/HEADER.v
(VERI-1482) Analyzing Verilog file E:/work/controller_cpld/bld/../src/efb_top.v
INFO - E:/work/controller_cpld/bld/../src/TOP.v(11,8-11,11) (VERI-1018) compiling module TOP
INFO - E:/work/controller_cpld/bld/../src/TOP.v(11,1-164,10) (VERI-9000) elaborating module 'TOP'
INFO - D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - E:/work/controller_cpld/bld/../src/efb_top.v(1,1-229,10) (VERI-9000) elaborating module 'efb_ufm_top_uniq_1'
INFO - E:/work/controller_cpld/bld/../src/I2C.v(18,1-406,10) (VERI-9000) elaborating module 'I2C_uniq_1'
INFO - E:/work/controller_cpld/bld/../src/GPIO.v(10,1-171,10) (VERI-9000) elaborating module 'GPIO_uniq_1'
INFO - E:/work/controller_cpld/bld/../src/HEADER.v(15,1-53,10) (VERI-9000) elaborating module 'HEADER_uniq_1'
INFO - E:/work/controller_cpld/bld/../src/UFM_WB_top.v(5,1-1460,10) (VERI-9000) elaborating module 'UFM_WB_uniq_1'
INFO - E:/work/controller_cpld/bld/../ip/EFB_UFM.v(8,1-113,10) (VERI-9000) elaborating module 'EFB_UFM_uniq_1'
INFO - E:/work/controller_cpld/bld/../ip/USR_MEM.v(8,1-105,10) (VERI-9000) elaborating module 'USR_MEM_uniq_1'
INFO - D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v(1800,1-1872,10) (VERI-9000) elaborating module 'EFB_uniq_1'
INFO - D:/lscc/diamond/3.2_x64/cae_library/synthesis/verilog/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
WARNING - E:/work/controller_cpld/bld/../src/TOP.v(42,2-49,10) (VERI-1927) port STDBY remains unconnected for this instance
WARNING - E:/work/controller_cpld/bld/../src/TOP.v(64,1-71,3) (VERI-1927) port diag remains unconnected for this instance
WARNING - E:/work/controller_cpld/bld/../src/TOP.v(149,1-162,23) (VERI-1927) port mem_rd_data remains unconnected for this instance
WARNING - E:/work/controller_cpld/bld/../src/efb_top.v(186,3-186,17) (VERI-1330) actual bit length 32 differs from formal bit length 11 for port ufm_page
Done: design load finished with (0) errors, and (4) warnings

</PRE></BODY></HTML>