# 1 "arch/arm/dts/.fsl-imx8qm-ddr4-arm2.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.fsl-imx8qm-ddr4-arm2.dtb.pre.tmp"






/dts-v1/;

# 1 "arch/arm/dts/fsl-imx8qm.dtsi" 1
# 16 "arch/arm/dts/fsl-imx8qm.dtsi"
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 17 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "arch/arm/dts/fsl-imx8-ca53.dtsi" 1
# 17 "arch/arm/dts/fsl-imx8-ca53.dtsi"
/{
 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0000000>;
    entry-latency-us = <700>;
    exit-latency-us = <250>;
    min-residency-us = <1000>;
   };

   CLUSTER_SLEEP: cluster-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1000000>;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
    wakeup-latency-us = <1500>;
   };
  };


  A53_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A53_L2: l2-cache0 {
   compatible = "cache";
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
  cpu_suspend = <0xc4000001>;
  cpu_off = <0xc4000002>;
  cpu_on = <0xc4000003>;
 };

 pmu {
                compatible = "arm,armv8-pmuv3";
                interrupts = <1 7
                        ((((1 << (6)) - 1) << 8) | 4)>;
                interrupt-affinity = <&A53_0>, <&A53_1>, <&A53_2>, <&A53_3>;
        };
};
# 18 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "arch/arm/dts/fsl-imx8-ca72.dtsi" 1
# 18 "arch/arm/dts/fsl-imx8-ca72.dtsi"
/ {
 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0000000>;
    entry-latency-us = <700>;
    exit-latency-us = <250>;
    min-residency-us = <1000>;
   };

   CLUSTER_SLEEP: cluster-sleep {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1000000>;
    entry-latency-us = <1000>;
    exit-latency-us = <700>;
    min-residency-us = <2700>;
    wakeup-latency-us = <1500>;
   };
  };


  A72_0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a72","arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&A72_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A72_1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a72","arm,armv8";
   reg = <0x0 0x101>;
   enable-method = "psci";
   next-level-cache = <&A72_L2>;
   cpu-idle-states = <&CPU_SLEEP>;
  };

  A72_L2: l2-cache1 {
   compatible = "cache";
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7
   ((((1 << (6)) - 1) << 8) | 4)>;
  interrupt-affinity = <&A72_0>, <&A72_1>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
  cpu_suspend = <0xc4000001>;
  cpu_off = <0xc4000002>;
  cpu_on = <0xc4000003>;
 };
};
# 19 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/clock/imx8qm-clock.h" 1
# 20 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 21 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/imx_rsrc.h" 1
# 22 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/imx8_hsio.h" 1
# 23 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/imx8_pd.h" 1
# 24 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/pads-imx8qm.h" 1
# 25 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 26 "arch/arm/dts/fsl-imx8qm.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/thermal/thermal.h" 1
# 27 "arch/arm/dts/fsl-imx8qm.dtsi" 2

/ {
 compatible = "fsl,imx8qm";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  csi0 = &mipi_csi_0;
  csi1 = &mipi_csi_1;
  dpu0 = &dpu1;
  dpu1 = &dpu2;
  ethernet0 = &fec1;
  ethernet1 = &fec2;
  dsiphy0 = &mipi_dsi_phy1;
  dsiphy1 = &mipi_dsi_phy2;
  mipidsi0 = &mipi_dsi1;
  mipidsi1 = &mipi_dsi2;
  ldb0 = &ldb1;
  ldb1 = &ldb2;
  isi0 = &isi_0;
  isi1 = &isi_1;
  isi2 = &isi_2;
  isi3 = &isi_3;
  isi4 = &isi_4;
  isi5 = &isi_5;
  isi6 = &isi_6;
  isi7 = &isi_7;
  serial0 = &lpuart0;
  serial1 = &lpuart1;
  serial2 = &lpuart2;
  serial3 = &lpuart3;
  serial4 = &lpuart4;
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  gpio3 = &gpio3;
  gpio4 = &gpio4;
  gpio5 = &gpio5;
  gpio6 = &gpio6;
  gpio7 = &gpio7;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  usb0 = &usbotg1;
  usbphy0 = &usbphy1;
  usb1 = &usbotg3;
  can0 = &flexcan1;
  can1 = &flexcan2;
  can2 = &flexcan3;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c6 = &i2c1_lvds0;
  i2c8 = &i2c1_lvds1;
  spi0 = &flexspi0;
  pci0 = &pciea;
  pci1 = &pcieb;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x00000000 0x80000000 0 0x40000000>;

 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
# 107 "arch/arm/dts/fsl-imx8qm.dtsi"
  decoder_boot: decoder_boot@0x84000000 {
   no-map;
   reg = <0 0x84000000 0 0x2000000>;
  };
  encoder_boot: encoder_boot@0x86000000 {
   no-map;
   reg = <0 0x86000000 0 0x400000>;
  };
  rpmsg_reserved: rpmsg@0x90000000 {
   no-map;
   reg = <0 0x90000000 0 0x400000>;
  };
  rpmsg_dma_reserved:rpmsg_dma@0x90400000 {
   compatible = "shared-dma-pool";
   no-map;
   reg = <0 0x90400000 0 0x1C00000>;
  };
  decoder_rpc: decoder_rpc@0x92000000 {
   no-map;
   reg = <0 0x92000000 0 0x200000>;
  };
  encoder_rpc: encoder_rpc@0x92200000 {
   no-map;
   reg = <0 0x92200000 0 0x200000>;
  };
  dsp_reserved: dsp@0x92400000 {
   no-map;
   reg = <0 0x92400000 0 0x2000000>;
  };
  encoder_reserved: encoder_reserved@0x94400000 {
   no-map;
   reg = <0 0x94400000 0 0x800000>;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x3c000000>;
   alloc-ranges = <0 0x96000000 0 0x3c000000>;
   linux,cma-default;
  };

 };

 gic: interrupt-controller@51a00000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x51a00000 0 0x10000>,
        <0x0 0x51b00000 0 0xC0000>,
        <0x0 0x52000000 0 0x2000>,
        <0x0 0x52010000 0 0x1000>,
        <0x0 0x52020000 0 0x20000>;
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupts = <1 9
   ((((1 << (6)) - 1) << 8) | 4)>;
  interrupt-parent = <&gic>;
 };

 mu8: mu@5d230000 {
  compatible = "fsl,imx-m4-mu";
  reg = <0x0 0x5d230000 0x0 0x10000>;
  interrupts = <0 187 4>;
  power-domains = <&pd_lsio_mu8a>;
  status = "okay";
 };

 mu9: mu@5d240000 {
  compatible = "fsl,imx-m4-mu";
  reg = <0x0 0x5d240000 0x0 0x10000>;
  interrupts = <0 188 4>;
  power-domains = <&pd_lsio_mu9a>;
  status = "okay";
 };

 mu: mu@5d1c0000 {
  compatible = "fsl,imx8-mu";
  reg = <0x0 0x5d1c0000 0x0 0x10000>;
  interrupts = <0 177 4>;
  interrupt-parent = <&gic>;
  #mbox-cells = <4>;
  status = "okay";

  clk: clk {
   compatible = "fsl,imx8qm-clk";
   #clock-cells = <1>;
  };

  iomuxc: iomuxc {
   compatible = "fsl,imx8qm-iomuxc";
  };
 };

 mu13: mu13@5d280000 {
  compatible = "fsl,imx8-mu-dsp";
  reg = <0x0 0x5d280000 0x0 0x10000>;
  interrupts = <0 192 4>;
  fsl,dsp_ap_mu_id = <13>;
  status = "okay";
 };

 mu_m0: mu_m0@2d000000 {
  compatible = "fsl,imx8-mu0-vpu-m0";
  reg = <0x0 0x2d000000 0x0 0x20000>;
  interrupts = <0 472 4>;
  fsl,vpu_ap_mu_id = <16>;
  status = "okay";
 };

 mu1_m0: mu1_m0@2d020000 {
  compatible = "fsl,imx8-mu1-vpu-m0";
  reg = <0x0 0x2d020000 0x0 0x20000>;
  interrupts = <0 473 4>;
  fsl,vpu_ap_mu_id = <17>;
  status = "okay";
 };

 mu2_m0: mu2_m0@2d040000 {
  compatible = "fsl,imx8-mu2-vpu-m0";
  reg = <0x0 0x2d040000 0x0 0x20000>;
  interrupts = <0 474 4>;
  fsl,vpu_ap_mu_id = <18>;
  status = "okay";
 };

 vpu_decoder: vpu_decoder@2c000000 {
  compatible = "nxp,imx8qm-b0-vpudec", "nxp,imx8qxp-b0-vpudec";
  boot-region = <&decoder_boot>;
  rpc-region = <&decoder_rpc>;
  reg = <0x0 0x2c000000 0x0 0x1000000>;
  reg-names = "vpu_regs";
  reg-csr = <0x2d080000>;
  power-domains = <&pd_vpu_dec>;
  status = "disabled";
 };

 vpu_encoder: vpu_encoder@2d000000 {
  compatible = "nxp,imx8qm-b0-vpuenc";
  #address-cells = <1>;
  #size-cells = <1>;

  boot-region = <&encoder_boot>;
  rpc-region = <&encoder_rpc>;
  reserved-region = <&encoder_reserved>;
  reg = <0x0 0x2d000000 0x0 0x1000000>,
   <0x0 0x2c000000 0x0 0x2000000>;
  reg-names = "vpu_regs";
  power-domains = <&pd_vpu_enc>;
  reg-rpc-system = <0x40000000>;

  resolution-max = <1920 1080>;
  fps-max = <120>;
  status = "disabled";

  core0@1020000 {
   compatible = "fsl,imx8-mu1-vpu-m0";
   reg = <0x1020000 0x20000>;
   reg-csr = <0x1090000 0x10000>;
   interrupts = <0 473 4>;
   fsl,vpu_ap_mu_id = <17>;
   fw-buf-size = <0x200000>;
   rpc-buf-size = <0x80000>;
   print-buf-size = <0x80000>;
  };
  core1@1040000 {
   compatible = "fsl,imx8-mu2-vpu-m0";
   reg = <0x1040000 0x20000>;
   reg-csr = <0x10a0000 0x10000>;
   interrupts = <0 474 4>;
   fsl,vpu_ap_mu_id = <18>;
   fw-buf-size = <0x200000>;
   rpc-buf-size = <0x80000>;
   print-buf-size = <0x80000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
  clock-frequency = <8000000>;
  interrupt-parent = <&gic>;
 };

 smmu: iommu@51400000 {
  compatible = "arm,mmu-500";
  interrupt-parent = <&gic>;
  reg = <0 0x51400000 0 0x40000>;
  #global-interrupts = <1>;
  #iommu-cells = <2>;
  interrupts = <0 32 4>,
        <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
        <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
        <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
        <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
        <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
        <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
        <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>,
        <0 32 4>, <0 32 4>, <0 32 4>, <0 32 4>;
 };

 cci: cci@52090000 {
  compatible = "arm,cci-400";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0 0x52090000 0 0x1000>;
  ranges = <0 0 0x52090000 0x10000>;

  pmu@9000 {
   compatible = "arm,cci-400-pmu,r1",
         "arm,cci-400-pmu";
   reg = <0x9000 0x4000>;
   interrupts = <0 8 4>,
         <0 9 4>,
         <0 10 4>,
         <0 11 4>,
         <0 12 4>,
         <0 13 4>;
   interrupt-parent = <&gic>;
  };
 };

# 1 "arch/arm/dts/fsl-imx8qm-device.dtsi" 1
# 15 "arch/arm/dts/fsl-imx8qm-device.dtsi"
 imx8qm-pm {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  pd_dc0: dc0_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <32>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_dc0_pll0: dc0_pll0{
    reg = <34>;
    #power-domain-cells = <0>;
    power-domains =<&pd_dc0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_dc0_pll1: dc0_pll1{
     reg = <35>;
     #power-domain-cells = <0>;
     power-domains =<&pd_dc0_pll0>;
    };
   };

   pd_mipi0: mipi0_dsi_power_domain {
    reg = <393>;
    #power-domain-cells = <0>;
    power-domains =<&pd_dc0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_mipi0_i2c0: mipi0_dsi_i2c0 {
     reg = <395>;
     #power-domain-cells = <0>;
     power-domains =<&pd_mipi0>;
    };

    pd_mipi0_i2c1: mipi0_dsi_i2c1 {
     reg = <396>;
     #power-domain-cells = <0>;
     power-domains =<&pd_mipi0>;
    };

    pd_mipi0_pwm: mipi0_dsi_pwm0 {
     reg = <394>;
     #power-domain-cells = <0>;
     power-domains =<&pd_mipi0>;
    };
   };

   pd_lvds0: lvds0_power_domain {
    reg = <266>;
    #power-domain-cells = <0>;
    power-domains =<&pd_dc0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_lvds0_i2c0: lvds0_i2c0 {
     reg = <268>;
     #power-domain-cells = <0>;
     power-domains =<&pd_lvds0>;
    };

    pd_lvds0_pwm: lvds0_pwm {
     reg = <267>;
     #power-domain-cells = <0>;
     power-domains =<&pd_lvds0>;
    };
   };

   pd_hdmi: hdmi_power_domain {
    reg = <407>;
    #power-domain-cells = <0>;
    power-domains =<&pd_dc0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_hdmi_pll0: hdmi_pll0{
     reg = <410>;
     #power-domain-cells = <0>;
     power-domains =<&pd_hdmi>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_hdmi_pll1: hdmi_pll1{
      reg = <523>;
      #power-domain-cells = <0>;
      power-domains =<&pd_hdmi_pll0>;
      #address-cells = <1>;
      #size-cells = <0>;

      pd_hdmi_i2c0: hdmi_i2c {
       reg = <409>;
       #power-domain-cells = <0>;
       power-domains =<&pd_hdmi_pll1>;
      };

      pd_hdmi_i2s: PD_HDMI_I2S {
       reg = <408>;
       #power-domain-cells = <0>;
       power-domains =<&pd_hdmi_pll1>;
      };
     };
    };

   };

  };

  pd_dc1: dc1_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <49>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_dc1_pll0: dc1_pll0{
    reg = <51>;
    #power-domain-cells = <0>;
    power-domains =<&pd_dc1>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_dc1_pll1: dc1_pll1{
     reg = <52>;
     #power-domain-cells = <0>;
     power-domains =<&pd_dc1_pll0>;
    };
   };

   pd_mipi1: mipi1_dsi_power_domain {
    reg = <397>;
    #power-domain-cells = <0>;
    power-domains =<&pd_dc1>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_mipi1_i2c0: mipi1_dsi_i2c0 {
     reg = <399>;
     #power-domain-cells = <0>;
     power-domains =<&pd_mipi1>;
    };

    pd_mipi1_i2c1: mipi1_dsi_i2c1 {
     reg = <400>;
     #power-domain-cells = <0>;
     power-domains =<&pd_mipi1>;
    };

    pd_mipi1_pwm: PD_MIPI_1_DSI_PWM {
     reg = <398>;
     #power-domain-cells = <0>;
     power-domains =<&pd_mipi1>;
    };
   };

   pd_lvds1: lvds1_power_domain {
    reg = <270>;
    #power-domain-cells = <0>;
    power-domains =<&pd_dc1>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_lvds1_i2c0: lvds1_i2c0 {
     reg = <272>;
     #power-domain-cells = <0>;
     power-domains =<&pd_lvds1>;
    };

    pd_lvds1_pwm: lvds1_pwm {
     reg = <271>;
     #power-domain-cells = <0>;
     power-domains =<&pd_lvds1>;
    };
   };
  };

  pd_lsio: lsio_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_lsio_pwm0: lsio_pwm0 {
    reg = <191>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm1: lsio_pwm1 {
    reg = <192>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm2: lsio_pwm2 {
    reg = <193>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm3: lsio_pwm3 {
    reg = <194>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm4: lsio_pwm4 {
    reg = <195>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm5: lsio_pwm5 {
    reg = <196>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm6: lsio_pwm6 {
    reg = <197>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_pwm7: lsio_pwm7 {
    reg = <198>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_kpp: lsio_kpp {
    reg = <212>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio0: lsio_gpio0 {
    reg = <199>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio1: lsio_gpio1 {
    reg = <200>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio2: lsio_gpio2 {
    reg = <201>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio3: lsio_gpio3 {
    reg = <202>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio4: lsio_gpio4 {
    reg = <203>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio5: lsio_gpio5{
    reg = <204>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio6:lsio_gpio6 {
    reg = <205>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpio7: lsio_gpio7 {
    reg = <206>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt0: lsio_gpt0 {
    reg = <207>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt1: lsio_gpt1 {
    reg = <208>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt2: lsio_gpt2 {
    reg = <209>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt3: lsio_gpt3 {
    reg = <210>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_gpt4: lsio_gpt4 {
    reg = <211>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_flexspi0: lsio_fspi0 {
    reg = <237>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_flexspi1: lsio_fspi1{
    reg = <238>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_mu5a: lsio_mu5a {
    reg = <218>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_mu6a: lsio_mu6a {
    reg = <219>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_mu8a: lsio_mu8a {
    reg = <221>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
   pd_lsio_mu9a: lsio_mu9a {
    reg = <222>;
    #power-domain-cells = <0>;
    power-domains = <&pd_lsio>;
   };
  };

  pd_conn: connectivity_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_conn_usbotg0: conn_usb0 {
    reg = <259>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
    wakeup-irq = <267>;
   };

   pd_conn_usbotg0_phy: conn_usb0_phy {
    reg = <261>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
    wakeup-irq = <267>;
   };

   pd_conn_usbh1: conn_usb1 {
    reg = <260>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
    wakeup-irq = <268>;
   };

   pd_conn_usb2: conn_usb2 {
    reg = <262>;
    #power-domain-cells = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&pd_conn>;
    wakeup-irq = <271>;

    pd_conn_usb2_phy: conn_usb2_phy {
     reg = <263>;
     #power-domain-cells = <0>;
     power-domains = <&pd_conn_usb2>;
     wakeup-irq = <271>;
    };
   };
   pd_conn_sdch0: conn_sdhc0 {
    reg = <248>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
   pd_conn_sdch1: conn_sdhc1 {
    reg = <249>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
   pd_conn_sdch2: conn_sdhc2 {
    reg = <250>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
   pd_conn_enet0: conn_enet0 {
    reg = <251>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
    wakeup-irq = <258>;
   };
   pd_conn_enet1: conn_enet1 {
    reg = <252>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
    fsl,wakeup_irq = <262>;
   };
   pd_conn_nand: conn_nand {
    reg = <265>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
   pd_conn_mlb0: conn_mlb0 {
    reg = <253>;
    #power-domain-cells = <0>;
    power-domains = <&pd_conn>;
   };
   pd_conn_edma_ch0: conn_dma4_ch0 {
    reg = <372>;
    #power-domain-cells = <0>;
    power-domains =<&pd_conn>;
   };
   pd_conn_edma_ch1: conn_dma4_ch1 {
    reg = <373>;
    #power-domain-cells = <0>;
    power-domains =<&pd_conn>;
   };
   pd_conn_edma_ch2: conn_dma4_ch2 {
    reg = <374>;
    #power-domain-cells = <0>;
    power-domains =<&pd_conn>;
   };
   pd_conn_edma_ch3: conn_dma4_ch3 {
    reg = <375>;
    #power-domain-cells = <0>;
    power-domains =<&pd_conn>;
   };
   pd_conn_edma_ch4: conn_dma4_ch4 {
    reg = <376>;
    #power-domain-cells = <0>;
    power-domains =<&pd_conn>;
   };
  };

  pd_hsio: hsio_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_hsio_gpio: hsio_gpio {
    reg = <172>;
    #power-domain-cells = <0>;
    power-domains =<&pd_hsio>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_serdes0: PD_HSIO_SERDES_0 {
     reg = <153>;
     #power-domain-cells = <0>;
     power-domains =<&pd_hsio_gpio>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_pcie0: hsio_pcie0 {
      reg = <152>;
      #power-domain-cells = <0>;
      power-domains =<&pd_serdes0>;
      #address-cells = <1>;
      #size-cells = <0>;

      pd_pcie1: hsio_pcie1 {
       reg = <169>;
       #power-domain-cells = <0>;
       power-domains =<&pd_pcie0>;
       #address-cells = <1>;
       #size-cells = <0>;

       pd_serdes1: PD_HSIO_SERDES_1 {
        reg = <171>;
        #power-domain-cells = <0>;
        power-domains =<&pd_pcie1>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sata0: hsio_sata0 {
         reg = <170>;
         #power-domain-cells = <0>;
         power-domains =<&pd_serdes1>;
        };
       };
      };
     };
    };
   };
  };

  pd_audio: audio_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_audio_pll0: audio_audiopll0 {
    reg = <325>;
    power-domains =<&pd_audio>;
    #power-domain-cells = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_audio_pll1: audio_audiopll1 {
     reg = <492>;
     power-domains =<&pd_audio_pll0>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_audio_clk0: audio_audioclk0 {
      reg = <493>;
      power-domains =<&pd_audio_pll1>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;

      pd_audio_clk1: audio_audioclk1 {
       reg = <494>;
       power-domains =<&pd_audio_clk0>;
       #power-domain-cells = <0>;
       #address-cells = <1>;
       #size-cells = <0>;

       pd_dma2_chan0: PD_ASRC_0_RXA {
        reg = <254>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan1: PD_ASRC_0_RXB {
        reg = <255>;
        power-domains =<&pd_dma2_chan0>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan2: PD_ASRC_0_RXC {
        reg = <256>;
        power-domains =<&pd_dma2_chan1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan3: PD_ASRC_0_TXA {
        reg = <257>;
        power-domains =<&pd_dma2_chan2>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan4: PD_ASRC_0_TXB {
        reg = <258>;
        power-domains =<&pd_dma2_chan3>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan5: PD_ASRC_0_TXC {
        reg = <427>;
        power-domains =<&pd_dma2_chan4>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_asrc0:audio_asrc0 {
         reg = <414>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan5>;
        };
       };
       };
       };
       };
       };
       };

       pd_dma3_chan0: PD_ASRC_1_RXA {
        reg = <460>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma3_chan1: PD_ASRC_1_RXB {
        reg = <461>;
        power-domains =<&pd_dma3_chan0>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma3_chan2: PD_ASRC_1_RXC {
        reg = <462>;
        power-domains =<&pd_dma3_chan1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma3_chan3: PD_ASRC_1_TXA {
        reg = <463>;
        power-domains =<&pd_dma3_chan2>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma3_chan4: PD_ASRC_1_TXB {
        reg = <464>;
        power-domains =<&pd_dma3_chan3>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma3_chan5: PD_ASRC_1_TXC {
        reg = <465>;
        power-domains =<&pd_dma3_chan4>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_asrc1: audio_asrc1 {
         reg = <454>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma3_chan5>;

        };
       };
       };
       };
       };
       };
       };
       pd_dma2_chan6: PD_ESAI_0_RX {
        reg = <428>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan7: PD_ESAI_0_TX {
        reg = <429>;
        power-domains =<&pd_dma2_chan6>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_esai0: audio_esai0 {
         reg = <415>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan7>;
        };
       };
       };

       pd_dma3_chan6: PD_ESAI_1_RX {
        reg = <466>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma3_chan7: PD_ESAI_1_TX {
        reg = <467>;
        power-domains =<&pd_dma3_chan6>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_esai1: audio_esai1 {
         reg = <455>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma3_chan7>;
        };
       };
       };
       pd_dma2_chan8: PD_SPDIF_0_RX {
        reg = <430>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan9: PD_SPDIF_0_TX {
        reg = <431>;
        power-domains =<&pd_dma2_chan8>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_spdif0: audio_spdif0 {
         reg = <416>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan9>;

        };
       };
       };
       pd_dma2_chan10: PD_SPDIF_1_RX {
        reg = <432>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan11: PD_SPDIF_1_TX {
        reg = <433>;
        power-domains =<&pd_dma2_chan10>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_spdif1: audio_spdif1 {
         reg = <417>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan11>;

        };
       };
       };
       pd_dma2_chan12: PD_SAI_0_RX {
        reg = <434>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan13: PD_SAI_0_TX {
        reg = <435>;
        power-domains =<&pd_dma2_chan12>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai0:audio_sai0 {
         reg = <318>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan13>;
        };
       };

       };
       pd_dma2_chan14: PD_SAI_1_RX {
        reg = <436>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma2_chan15: PD_SAI_1_TX {
        reg = <437>;
        power-domains =<&pd_dma2_chan14>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai1: audio_sai1 {
         reg = <319>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan15>;
        };
       };
       };
       pd_dma2_chan16: PD_SAI_2_RX {
        reg = <438>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;
        pd_sai2: audio_sai2 {
         reg = <320>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan16>;
        };
       };
       pd_dma2_chan17: PD_SAI_3_RX {
        reg = <439>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai3: audio_sai3 {
         reg = <418>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan17>;
        };
       };
       pd_dma2_chan18: PD_SAI_4_RX {
        reg = <440>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai4: audio_sai4 {
         reg = <419>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan18>;
        };
       };
       pd_dma2_chan19: PD_SAI_5_RX {
        reg = <441>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai5: audio_sai5 {
         reg = <420>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma2_chan19>;
        };
       };
       pd_dma3_chan8: PD_SAI_6_RX {
        reg = <468>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

       pd_dma3_chan9: PD_SAI_6_TX {
        reg = <469>;
        power-domains =<&pd_dma3_chan8>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;

        pd_sai6: audio_sai6 {
         reg = <456>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma3_chan9>;

        };
       };
       };
       pd_dma3_chan10: PD_SAI_7_TX {
        reg = <470>;
        power-domains =<&pd_audio_clk1>;
        #power-domain-cells = <0>;
        #address-cells = <1>;
        #size-cells = <0>;
        pd_sai7: audio_sai7 {
         reg = <457>;
         #power-domain-cells = <0>;
         power-domains =<&pd_dma3_chan10>;
        };
       };
       pd_gpt5: audio_gpt5 {
        reg = <421>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_gpt6: audio_gpt6 {
        reg = <422>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_gpt7: audio_gpt7 {
        reg = <423>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_gpt8: audio_gpt8 {
        reg = <424>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_gpt9: audio_gpt9 {
        reg = <425>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_gpt10: audio_gpt10 {
        reg = <426>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_amix: audio_amix {
        reg = <458>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_mqs0: audio_mqs0 {
        reg = <459>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_mclk_out0: audio_mclkout0 {
        reg = <495>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
       pd_mclk_out1: audio_mclkout1 {
        reg = <496>;
        #power-domain-cells = <0>;
        power-domains =<&pd_audio_clk1>;
       };
      };
     };
    };
   };

   pd_dsp_irqsteer: PD_DSP_MU_A {
    reg = <322>;
    #power-domain-cells = <0>;
    power-domains =<&pd_audio>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_dsp_mu_A: PD_DSP_MU_A {
     reg = <226>;
     #power-domain-cells = <0>;
     power-domains =<&pd_dsp_irqsteer>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dsp_mu_B: PD_DSP_MU_B {
      reg = <235>;
      #power-domain-cells = <0>;
      power-domains =<&pd_dsp_mu_A>;
      #address-cells = <1>;
      #size-cells = <0>;

      pd_dsp_ram: audio_ocram {
       reg = <513>;
       #power-domain-cells = <0>;
       power-domains =<&pd_dsp_mu_B>;
       #address-cells = <1>;
       #size-cells = <0>;
       pd_dsp: audio_dsp {
        reg = <512>;
        #power-domain-cells = <0>;
        power-domains =<&pd_dsp_ram>;
       };
      };
     };
    };
   };
  };

  pd_dma: dma_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_dma_flexcan0: dma_flexcan0 {
    reg = <105>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    wakeup-irq = <235>;
   };
   pd_dma_flexcan1: dma_flexcan1 {
    reg = <106>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    wakeup-irq = <236>;
   };
   pd_dma_flexcan2: dma_flexcan2 {
    reg = <107>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    wakeup-irq = <237>;
   };
   pd_dma_ftm0: dma_ftm0 {
    reg = <103>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_ftm1: dma_ftm1 {
    reg = <104>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_adc0: dma_adc0 {
    reg = <101>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_adc1: dma_adc1 {
    reg = <102>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c0: dma_lpi2c0 {
    reg = <96>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c1: dma_lpi2c1 {
    reg = <97>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c2:dma_lpi2c2 {
    reg = <98>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c3: dma_lpi2c3 {
    reg = <99>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpi2c4: dma_lpi2c4 {
    reg = <100>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpuart0: dma_lpuart0 {
    reg = <57>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    wakeup-irq = <345>;
   };
   pd_dma_lpuart1: dma_lpuart1 {
    reg = <58>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <346>;

    pd_dma0_chan14: PD_UART1_RX {
     reg = <78>;
     power-domains =<&pd_dma_lpuart1>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma0_chan15: PD_UART1_TX {
      reg = <79>;
      power-domains =<&pd_dma0_chan14>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
   pd_dma_lpuart2: dma_lpuart2 {
    reg = <59>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <347>;

    pd_dma0_chan16: PD_UART2_RX {
     reg = <80>;
     power-domains =<&pd_dma_lpuart2>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma0_chan17: PD_UART2_TX {
      reg = <81>;
      power-domains =<&pd_dma0_chan16>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
   pd_dma_lpuart3: dma_lpuart3 {
    reg = <60>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <348>;

    pd_dma0_chan18: PD_UART3_RX {
     reg = <82>;
     power-domains =<&pd_dma_lpuart3>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma0_chan19: PD_UART3_TX {
      reg = <83>;
      power-domains =<&pd_dma0_chan18>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
   pd_dma_lpuart4: dma_lpuart4 {
    reg = <61>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;
    wakeup-irq = <349>;

    pd_dma0_chan20: PD_UART4_RX {
     reg = <84>;
     power-domains =<&pd_dma_lpuart4>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma0_chan21: PD_UART4_TX {
      reg = <85>;
      power-domains =<&pd_dma0_chan20>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
   pd_dma_lpspi0: dma_spi0 {
    reg = <53>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_dma0_chan0: PD_LPSPI0_RX {
     reg = <64>;
     power-domains =<&pd_dma_lpspi0>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma0_chan1: PD_LPSPI0_TX {
      reg = <65>;
      power-domains =<&pd_dma0_chan0>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
   };
    };
   };
   pd_dma_lpspi1: dma_spi1 {
    reg = <54>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpspi2: dma_spi2 {
    reg = <55>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
   pd_dma_lpspi3: dma_spi3 {
    reg = <56>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_dma0_chan6: PD_LPSPI3_RX {
     reg = <70>;
     power-domains =<&pd_dma_lpspi3>;
     #power-domain-cells = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_dma0_chan7: PD_LPSPI3_TX {
      reg = <71>;
      power-domains =<&pd_dma0_chan6>;
      #power-domain-cells = <0>;
      #address-cells = <1>;
      #size-cells = <0>;
     };
    };
   };
   pd_dma_emvsim0: dma_emvsim0 {
    reg = <62>;
    power-domains = <&pd_dma>;
    #power-domain-cells = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_ldo1_sim: LDO1_SIM {
     reg = <526>;
     #power-domain-cells = <0>;
     power-domains = <&pd_dma_emvsim0>;
    };
   };
   pd_dma_emvsim1: dma_emvsim1 {
    reg = <63>;
    #power-domain-cells = <0>;
    power-domains = <&pd_dma>;
   };
  };
  pd_gpu: PD_GPU {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_gpu0: PD_GPU0 {
    reg = <144>;
    #power-domain-cells = <0>;
    power-domains =<&pd_gpu>;
   };
   pd_gpu1: PD_GPU1 {
    reg = <148>;
    #power-domain-cells = <0>;
    power-domains =<&pd_gpu>;
   };
  };

  pd_vpu: vpu-power-domain {
   compatible = "nxp,imx8-pd";
   reg = <540>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_vpu_mu1_enc: VPU_ENC_MU1 {
    reg = <537>;
    #power-domain-cells = <0>;
    power-domains =<&pd_vpu>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_vpu_enc1: VPU_ENC1 {
     reg = <539>;
     #power-domain-cells = <0>;
     power-domains =<&pd_vpu_mu1_enc>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_vpu_mu_enc: VPU_ENC_MU {
      reg = <536>;
      #power-domain-cells = <0>;
      power-domains =<&pd_vpu_enc1>;
      #address-cells = <1>;
      #size-cells = <0>;

      pd_vpu_enc: VPU_ENC {
       reg = <518>;
       #power-domain-cells = <0>;
       power-domains =<&pd_vpu_mu_enc>;
      };
     };
    };
   };

   pd_vpu_mu_dec: VPU_DEC_MU {
    reg = <535>;
    #power-domain-cells = <0>;
    power-domains =<&pd_vpu>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_vpu_dec: VPU_DEC {
     reg = <517>;
     #power-domain-cells = <0>;
     power-domains =<&pd_vpu_mu_dec>;
    };
   };
  };


  pd_isi_ch0: imaging_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <377>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_csi0: mipi_csi0_power_domain {
    reg = <401>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_csi0_i2c0: mipi_csi0_i2c0 {
     reg = <403>;
     #power-domain-cells = <0>;
     power-domains =<&pd_csi0>;
    };

    pd_csi0_pwm: mipi_csi0_pwm {
     reg = <402>;
     #power-domain-cells = <0>;
     power-domains =<&pd_csi0>;
    };
   };

   pd_csi1: mipi_csi1_power_domain {
    reg = <404>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_csi1_i2c0: mipi_csi1_i2c0 {
     reg = <406>;
     #power-domain-cells = <0>;
     power-domains =<&pd_csi1>;
    };

    pd_csi1_pwm: PD_MIPI_CSI1_PWM {
     reg = <405>;
     #power-domain-cells = <0>;
     power-domains =<&pd_csi1>;
    };
   };

   pd_hdmi_rx: hdmi_rx_power_domain {
    reg = <411>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_hdmi_rx_bypass: hdmi_rx_bypass {
     reg = <412>;
     #power-domain-cells = <0>;
     power-domains =<&pd_hdmi_rx>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_hdmi_rx_i2c0: hdmi_rx_i2c {
      reg = <413>;
      #power-domain-cells = <0>;
      power-domains =<&pd_hdmi_rx_bypass>;
     };

     pd_hdmi_rx_pwm0: hdmi_rx_pwm {
      reg = <506>;
      #power-domain-cells = <0>;
      power-domains =<&pd_hdmi_rx_bypass>;
     };
    };
   };

   pd_isi_ch1: imaging_pdma1 {
    reg = <378>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
   };

   pd_isi_ch2: imaging_pdma2 {
    reg = <379>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
   };

   pd_isi_ch3: imaging_pdma3 {
    reg = <380>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
   };

   pd_isi_ch4: imaging_pdma4 {
    reg = <381>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
   };

   pd_isi_ch5: imaging_pdma5 {
    reg = <382>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
   };

   pd_isi_ch6: imaging_pdma6 {
    reg = <383>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
   };

   pd_isi_ch7: imaging_pdma7 {
    reg = <384>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
   };

   pd_jpeg_dec_mp: PD_JPEG_DEC_MP {
    reg = <532>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_jpgdec: imaging_jpeg_dec {
     reg = <385>;
     #power-domain-cells = <0>;
     power-domains =<&pd_jpeg_dec_mp>;
    };
   };

   pd_jpeg_enc_mp: PD_JPEG_ENC_MP {
    reg = <533>;
    #power-domain-cells = <0>;
    power-domains =<&pd_isi_ch0>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_jpgenc: imaging_jpeg_enc {
     reg = <389>;
     #power-domain-cells = <0>;
     power-domains =<&pd_jpeg_enc_mp>;
    };
   };
  };

  pd_cm40: cm40_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_cm40_i2c: cm40_i2c {
    reg = <288>;
    #power-domain-cells = <0>;
    power-domains =<&pd_cm40>;
   };

   pd_cm40_intmux: cm40_intmux {
    reg = <289>;
    #power-domain-cells = <0>;
    power-domains =<&pd_cm40>;
   };
  };

  pd_cm41: cm41_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_cm41_intmux: cm41_intmux {
    reg = <309>;
    #power-domain-cells = <0>;
    power-domains =<&pd_cm41>;
    #address-cells = <1>;
    #size-cells = <0>;
    early_power_on;

     pd_cm41_i2c: cm41_i2c {
      reg = <308>;
      #power-domain-cells = <0>;
      power-domains =<&pd_cm41_intmux>;
     };
   };
  };

  pd_caam: caam_power_domain {
   compatible = "nxp,imx8-pd";
   reg = <0xFFF0>;
   #power-domain-cells = <0>;
   #address-cells = <1>;
   #size-cells = <0>;

   pd_caam_jr1: caam_job_ring1 {
    reg = <500>;
    #power-domain-cells = <0>;
    power-domains = <&pd_caam>;
   };
   pd_caam_jr2: caam_job_ring2 {
    reg = <501>;
    #power-domain-cells = <0>;
    power-domains = <&pd_caam>;
   };
   pd_caam_jr3: caam_job_ring3 {
    reg = <502>;
    #power-domain-cells = <0>;
    power-domains = <&pd_caam>;
   };
  };
 };

 tsens: thermal-sensor {
  compatible = "nxp,imx8qm-sc-tsens";
  u-boot,dm-pre-reloc;

  tsens-num = <5>;
  #thermal-sensor-cells = <1>;
 };

 thermal_zones: thermal-zones {

  cpu-thermal0 {
   polling-delay-passive = <250>;
   polling-delay = <2000>;

   thermal-sensors = <&tsens 0>;
   trips {
    cpu_alert0: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit0: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
     <&A53_0 (~0) (~0)>;
    };
   };
  };

  cpu-thermal1 {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tsens 1>;
   trips {
    cpu_alert1: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit1: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&cpu_alert1>;
     cooling-device =
     <&A72_0 (~0) (~0)>;
    };
   };
  };

  gpu-thermal0 {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tsens 2>;
   trips {
    gpu_alert0: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };
    gpu_crit0: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  gpu-thermal1 {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tsens 3>;
   trips {
    gpu_alert1: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };
    gpu_crit1: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  drc-thermal0 {
   polling-delay-passive = <250>;
   polling-delay = <2000>;
   thermal-sensors = <&tsens 4>;
   trips {
    drc_alert0: trip0 {
     temperature = <107000>;
     hysteresis = <2000>;
     type = "passive";
    };
    drc_crit0: trip1 {
     temperature = <127000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 rtc: rtc {
  compatible = "fsl,imx-sc-rtc";
 };

 dpu1_intsteer: dpu_intsteer@56000000 {
  compatible = "fsl,imx8qm-dpu-intsteer", "syscon";
  reg = <0x0 0x56000000 0x0 0x10000>;
 };

 pixel_combiner1: pixel-combiner@56020000 {
  compatible = "fsl,imx8qm-pixel-combiner";
  reg = <0x0 0x56020000 0x0 0x10000>;
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg1: prg@56040000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x56040000 0x0 0x10000>;
  clocks = <&clk 316>,
    <&clk 307>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg2: prg@56050000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x56050000 0x0 0x10000>;
  clocks = <&clk 317>,
    <&clk 308>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg3: prg@56060000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x56060000 0x0 0x10000>;
  clocks = <&clk 318>,
    <&clk 309>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg4: prg@56070000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x56070000 0x0 0x10000>;
  clocks = <&clk 319>,
    <&clk 310>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg5: prg@56080000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x56080000 0x0 0x10000>;
  clocks = <&clk 320>,
    <&clk 311>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg6: prg@56090000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x56090000 0x0 0x10000>;
  clocks = <&clk 321>,
    <&clk 312>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg7: prg@560a0000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x560a0000 0x0 0x10000>;
  clocks = <&clk 322>,
    <&clk 313>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg8: prg@560b0000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x560b0000 0x0 0x10000>;
  clocks = <&clk 323>,
    <&clk 314>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 prg9: prg@560c0000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x560c0000 0x0 0x10000>;
  clocks = <&clk 324>,
    <&clk 315>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 dpr1_channel1: dpr-channel@560d0000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x560d0000 0x0 0x10000>;
  fsl,sc-resource = <19>;
  fsl,prgs = <&prg1>;
  clocks = <&clk 325>,
    <&clk 575>,
    <&clk 327>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 dpr1_channel2: dpr-channel@560e0000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x560e0000 0x0 0x10000>;
  fsl,sc-resource = <20>;
  fsl,prgs = <&prg2>, <&prg1>;
  clocks = <&clk 325>,
    <&clk 575>,
    <&clk 327>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 dpr1_channel3: dpr-channel@560f0000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x560f0000 0x0 0x10000>;
  fsl,sc-resource = <30>;
  fsl,prgs = <&prg3>;
  clocks = <&clk 325>,
    <&clk 575>,
    <&clk 327>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 dpr2_channel1: dpr-channel@56100000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x56100000 0x0 0x10000>;
  fsl,sc-resource = <28>;
  fsl,prgs = <&prg4>, <&prg5>;
  clocks = <&clk 326>,
    <&clk 576>,
    <&clk 328>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 dpr2_channel2: dpr-channel@56110000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x56110000 0x0 0x10000>;
  fsl,sc-resource = <29>;
  fsl,prgs = <&prg6>, <&prg7>;
  clocks = <&clk 326>,
    <&clk 576>,
    <&clk 328>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 dpr2_channel3: dpr-channel@56120000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x56120000 0x0 0x10000>;
  fsl,sc-resource = <25>;
  fsl,prgs = <&prg8>, <&prg9>;
  clocks = <&clk 326>,
    <&clk 576>,
    <&clk 328>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc0>;
  status = "disabled";
 };

 dpu1: dpu@56180000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8qm-dpu";
  reg = <0x0 0x56180000 0x0 0x40000>;
  intsteer = <&dpu1_intsteer>;
  interrupts = <0 40 4>,
        <0 41 4>,
        <0 42 4>,
        <0 43 4>,
        <0 44 4>,
        <0 45 4>,
        <0 46 4>,
        <0 47 4>,
        <0 50 4>,
        <0 51 4>;
  interrupt-names = "irq_common",
      "irq_stream0a",
      "irq_stream0b",
      "irq_stream1a",
      "irq_stream1b",
      "irq_reserved0",
      "irq_reserved1",
      "irq_blit",
      "irq_dpr0",
      "irq_dpr1";
  clocks = <&clk 293>,
    <&clk 295>,
    <&clk 300>,
    <&clk 768>,
    <&clk 769>,
    <&clk 297>,
    <&clk 299>;
  clock-names = "pll0", "pll1", "bypass0",
         "disp0_sel", "disp1_sel", "disp0", "disp1";
  power-domains = <&pd_dc0_pll1>;
  fsl,dpr-channels = <&dpr1_channel1>, <&dpr1_channel2>,
       <&dpr1_channel3>, <&dpr2_channel1>,
       <&dpr2_channel2>, <&dpr2_channel3>;
  fsl,pixel-combiner = <&pixel_combiner1>;
  status = "disabled";

  dpu1_disp0: port@0 {
   reg = <0>;

   dpu1_disp0_hdmi: hdmi-endpoint {
    remote-endpoint = <&hdmi_disp>;
   };

   dpu1_disp0_mipi_dsi: mipi-dsi-endpoint {
    remote-endpoint = <&mipi_dsi1_in>;
   };
  };

  dpu1_disp1: port@1 {
   reg = <1>;

   dpu1_disp1_lvds0: lvds0-endpoint {
    remote-endpoint = <&ldb1_lvds0>;
   };

   dpu1_disp1_lvds1: lvds1-endpoint {
    remote-endpoint = <&ldb1_lvds1>;
   };
  };
 };

 hdmi:hdmi@56268000 {
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x0 0x56268000 0x0 0x100000>,
    <0x0 0x56261000 0x0 0x1000>;
  interrupts = <10 4>,
      <13 4>;
  interrupt-names = "plug_in", "plug_out";
  interrupt-parent = <&irqsteer_hdmi>;
  status = "disabled";
  clocks = <&clk 408>,
    <&clk 375>,
    <&clk 566>,
    <&clk 388>,
    <&clk 380>,
    <&clk 384>,
    <&clk 382>,
    <&clk 400>,
    <&clk 404>,
    <&clk 402>,
    <&clk 397>,
    <&clk 398>,
    <&clk 403>,
    <&clk 399>,
    <&clk 401>,
    <&clk 406>,
    <&clk 409>,
    <&clk 410>,
    <&clk 386>,
    <&clk 376>;
  clock-names = "dig_pll", "av_pll", "clk_ipg",
      "clk_core", "clk_pxl", "clk_pxl_mux",
      "clk_pxl_link", "clk_hdp", "clk_phy",
      "clk_apb", "clk_lis","clk_msi",
      "clk_lpcg", "clk_even","clk_dbl",
      "clk_vif", "clk_apb_csr","clk_apb_ctrl",
      "clk_i2s", "clk_i2s_bypass";
  power-domains = <&pd_hdmi_i2s>;

  port@0 {
   reg = <0>;
    hdmi_disp: endpoint {
    remote-endpoint = <&dpu1_disp0_hdmi>;
    };
  };
 };

 irqsteer_dsi0: irqsteer@56220000 {
  compatible = "nxp,imx-irqsteer";
  reg = <0x0 0x56220000 0x0 0x1000>;
  interrupts = <0 59 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 756>;
  clock-names = "ipg";
  power-domains = <&pd_mipi0>;
 };

 i2c0_mipi_dsi0: i2c@56226000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x56226000 0x0 0x1000>;
  interrupts = <8 4>;
  interrupt-parent = <&irqsteer_dsi0>;
  clocks = <&clk 467>,
    <&clk 758>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 467>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_mipi0_i2c0>;
  status = "disabled";
 };

 mipi_dsi_csr1: csr@56221000 {
  compatible = "fsl,imx8qm-mipi-dsi-csr", "syscon";
  reg = <0x0 0x56221000 0x0 0x1000>;
 };

 mipi_dsi_phy1: dsi_phy@56228300 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "mixel,imx8qm-mipi-dsi-phy";
  reg = <0x0 0x56228300 0x0 0x100>;
  power-domains = <&pd_mipi0>;
  #phy-cells = <0>;
  status = "disabled";
 };

 mipi_dsi1: mipi_dsi@56228000 {
  compatible = "fsl,imx8qm-mipi-dsi";
  clocks =
   <&clk 477>,
   <&clk 465>,
   <&clk 0>;
  clock-names = "pixel", "bypass", "phy_ref";
  power-domains = <&pd_mipi0>;
  csr = <&mipi_dsi_csr1>;
  phys = <&mipi_dsi_phy1>;
  phy-names = "dphy";
  pwr-delay = <100>;
  status = "disabled";

  port@0 {
   mipi_dsi1_in: endpoint {
    remote-endpoint = <&dpu1_disp0_mipi_dsi>;
   };
  };

  port@1 {
   mipi_dsi1_out: endpoint {
    remote-endpoint = <&mipi_dsi_bridge1_in>;
   };
  };
 };

 mipi_dsi_bridge1: mipi_dsi_bridge@56228000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "nwl,mipi-dsi";
  reg = <0x0 0x56228000 0x0 0x300>;
  interrupts = <16 4>;
  interrupt-parent = <&irqsteer_dsi0>;
  clocks =
   <&clk 465>,
   <&clk 473>,
   <&clk 475>;
  clock-names = "phy_ref", "tx_esc", "rx_esc";
  assigned-clocks = <&clk 472>,
      <&clk 474>;
  assigned-clock-rates = <18000000>, <72000000>;
  power-domains = <&pd_mipi0>;
  phys = <&mipi_dsi_phy1>;
  phy-names = "dphy";
  status = "disabled";

  port@0 {
   mipi_dsi_bridge1_in: endpoint {
    remote-endpoint = <&mipi_dsi1_out>;
   };
  };
 };

 lvds_region1: lvds_region@56240000 {
  compatible = "fsl,imx8qm-lvds-region", "syscon";
  reg = <0x0 0x56240000 0x0 0x10000>;
 };

 ldb1_phy: ldb_phy@56241000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "mixel,lvds-phy";
  reg = <0x0 0x56241000 0x0 0x100>;
  clocks = <&clk 432>;
  clock-names = "phy";
  power-domains = <&pd_lvds0>;
  status = "disabled";

  ldb1_phy1: port@0 {
   reg = <0>;
   #phy-cells = <0>;
  };

  ldb1_phy2: port@1 {
   reg = <1>;
   #phy-cells = <0>;
  };
 };

 ldb1: ldb@562410e0 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8qm-ldb";
  clocks = <&clk 430>,
    <&clk 428>;
  clock-names = "pixel", "bypass";
  power-domains = <&pd_lvds0>;
  gpr = <&lvds_region1>;
  status = "disabled";

  lvds-channel@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;
   phys = <&ldb1_phy1>;
   phy-names = "ldb_phy";
   status = "disabled";

   port@0 {
    reg = <0>;

    ldb1_lvds0: endpoint {
     remote-endpoint = <&dpu1_disp1_lvds0>;
    };
   };
  };

  lvds-channel@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
   phys = <&ldb1_phy2>;
   phy-names = "ldb_phy";
   status = "disabled";

   port@0 {
    reg = <0>;

    ldb1_lvds1: endpoint {
     remote-endpoint = <&dpu1_disp1_lvds1>;
    };
   };
  };
 };

 lvds0_pwm: pwm@56244000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x56244000 0 0x1000>;
  clocks = <&clk 439>,
    <&clk 441>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 441>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  power-domains = <&pd_lvds0_pwm>;
  status = "disabled";
 };

 dpu2_intsteer: dpu_intsteer@57000000 {
  compatible = "fsl,imx8qm-dpu-intsteer", "syscon";
  reg = <0x0 0x57000000 0x0 0x10000>;
 };

 pixel_combiner2: pixel-combiner@57020000 {
  compatible = "fsl,imx8qm-pixel-combiner";
  reg = <0x0 0x57020000 0x0 0x10000>;
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg10: prg@57040000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x57040000 0x0 0x10000>;
  clocks = <&clk 353>,
    <&clk 344>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg11: prg@57050000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x57050000 0x0 0x10000>;
  clocks = <&clk 354>,
    <&clk 345>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg12: prg@57060000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x57060000 0x0 0x10000>;
  clocks = <&clk 355>,
    <&clk 346>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg13: prg@57070000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x57070000 0x0 0x10000>;
  clocks = <&clk 356>,
    <&clk 347>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg14: prg@57080000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x57080000 0x0 0x10000>;
  clocks = <&clk 357>,
    <&clk 348>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg15: prg@57090000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x57090000 0x0 0x10000>;
  clocks = <&clk 358>,
    <&clk 349>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg16: prg@570a0000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x570a0000 0x0 0x10000>;
  clocks = <&clk 359>,
    <&clk 350>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg17: prg@570b0000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x570b0000 0x0 0x10000>;
  clocks = <&clk 360>,
    <&clk 351>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 prg18: prg@570c0000 {
  compatible = "fsl,imx8qm-prg";
  reg = <0x0 0x570c0000 0x0 0x10000>;
  clocks = <&clk 361>,
    <&clk 352>;
  clock-names = "apb", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 dpr3_channel1: dpr-channel@570d0000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x570d0000 0x0 0x10000>;
  fsl,sc-resource = <36>;
  fsl,prgs = <&prg10>;
  clocks = <&clk 362>,
    <&clk 577>,
    <&clk 364>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 dpr3_channel2: dpr-channel@570e0000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x570e0000 0x0 0x10000>;
  fsl,sc-resource = <37>;
  fsl,prgs = <&prg11>, <&prg10>;
  clocks = <&clk 362>,
    <&clk 577>,
    <&clk 364>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 dpr3_channel3: dpr-channel@570f0000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x570f0000 0x0 0x10000>;
  fsl,sc-resource = <47>;
  fsl,prgs = <&prg12>;
  clocks = <&clk 362>,
    <&clk 577>,
    <&clk 364>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 dpr4_channel1: dpr-channel@57100000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x57100000 0x0 0x10000>;
  fsl,sc-resource = <45>;
  fsl,prgs = <&prg13>, <&prg14>;
  clocks = <&clk 363>,
    <&clk 578>,
    <&clk 365>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 dpr4_channel2: dpr-channel@57110000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x57110000 0x0 0x10000>;
  fsl,sc-resource = <46>;
  fsl,prgs = <&prg15>, <&prg16>;
  clocks = <&clk 363>,
    <&clk 578>,
    <&clk 365>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 dpr4_channel3: dpr-channel@56712000 {
  compatible = "fsl,imx8qm-dpr-channel";
  reg = <0x0 0x57120000 0x0 0x10000>;
  fsl,sc-resource = <42>;
  fsl,prgs = <&prg17>, <&prg18>;
  clocks = <&clk 363>,
    <&clk 578>,
    <&clk 365>;
  clock-names = "apb", "b", "rtram";
  power-domains = <&pd_dc1>;
  status = "disabled";
 };

 dpu2: dpu@57180000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8qm-dpu";
  reg = <0x0 0x57180000 0x0 0x40000>;
  intsteer = <&dpu2_intsteer>;
  interrupts = <0 152 4>,
        <0 153 4>,
        <0 154 4>,
        <0 155 4>,
        <0 156 4>,
        <0 157 4>,
        <0 158 4>,
        <0 159 4>,
        <0 162 4>,
        <0 163 4>;
  interrupt-names = "irq_common",
      "irq_stream0a",
      "irq_stream0b",
      "irq_stream1a",
      "irq_stream1b",
      "irq_reserved0",
      "irq_reserved1",
      "irq_blit",
      "irq_dpr0",
      "irq_dpr1";
  clocks = <&clk 330>,
    <&clk 332>,
    <&clk 335>,
    <&clk 770>,
    <&clk 771>,
    <&clk 334>,
    <&clk 338>;
  clock-names = "pll0", "pll1", "bypass0",
         "disp0_sel", "disp1_sel", "disp0", "disp1";
  power-domains = <&pd_dc1_pll1>;
  fsl,dpr-channels = <&dpr3_channel1>, <&dpr3_channel2>,
       <&dpr3_channel3>, <&dpr4_channel1>,
       <&dpr4_channel2>, <&dpr4_channel3>;
  fsl,pixel-combiner = <&pixel_combiner2>;
  status = "disabled";

  dpu2_disp0: port@0 {
   reg = <0>;

   dpu2_disp0_mipi_dsi: mipi-dsi-endpoint {
    remote-endpoint = <&mipi_dsi2_in>;
   };
  };

  dpu2_disp1: port@1 {
   reg = <1>;

   dpu2_disp1_lvds0: lvds0-endpoint {
    remote-endpoint = <&ldb2_lvds0>;
   };

   dpu2_disp1_lvds1: lvds1-endpoint {
    remote-endpoint = <&ldb2_lvds1>;
   };
  };
 };

 irqsteer_dsi1: irqsteer@57220000 {
  compatible = "nxp,imx-irqsteer";
  reg = <0x0 0x57220000 0x0 0x1000>;
  interrupts = <0 60 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 762>;
  clock-names = "ipg";
  power-domains = <&pd_mipi1>;
 };

 i2c0_mipi_dsi1: i2c@57226000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x57226000 0x0 0x1000>;
  interrupts = <8 4>;
  interrupt-parent = <&irqsteer_dsi1>;
  clocks = <&clk 481>,
    <&clk 764>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 481>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_mipi1_i2c0>;
  status = "disabled";
 };

 mipi_dsi_csr2: csr@57221000 {
  compatible = "fsl,imx8qm-mipi-dsi-csr", "syscon";
  reg = <0x0 0x57221000 0x0 0x1000>;
 };

 mipi_dsi_phy2: mipi_phy@57228300 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "mixel,imx8qm-mipi-dsi-phy";
  reg = <0x0 0x57228300 0x0 0x100>;
  power-domains = <&pd_mipi1>;
  #phy-cells = <0>;
  status = "disabled";
 };

 mipi_dsi2: mipi_dsi@57228000 {
  compatible = "fsl,imx8qm-mipi-dsi";
  clocks =
   <&clk 491>,
   <&clk 479>,
   <&clk 0>;
  clock-names = "pixel", "bypass", "phy_ref";
  power-domains = <&pd_mipi1>;
  csr = <&mipi_dsi_csr2>;
  phys = <&mipi_dsi_phy2>;
  phy-names = "dphy";
  pwr-delay = <100>;
  status = "disabled";

  port@0 {
   mipi_dsi2_in: endpoint {
    remote-endpoint = <&dpu2_disp0_mipi_dsi>;
   };
  };

  port@1 {
   mipi_dsi2_out: endpoint {
    remote-endpoint = <&mipi_dsi_bridge2_in>;
   };
  };
 };

 mipi_dsi_bridge2: mipi_dsi_bridge@57228000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "nwl,mipi-dsi";
  reg = <0x0 0x57228000 0x0 0x300>;
  interrupts = <16 4>;
  interrupt-parent = <&irqsteer_dsi1>;
  clocks =
   <&clk 479>,
   <&clk 487>,
   <&clk 489>;
  clock-names = "phy_ref", "tx_esc", "rx_esc";
  assigned-clocks = <&clk 486>,
      <&clk 488>;
  assigned-clock-rates = <18000000>, <72000000>;
  power-domains = <&pd_mipi1>;
  phys = <&mipi_dsi_phy2>;
  phy-names = "dphy";
  status = "disabled";

  port@0 {
   mipi_dsi_bridge2_in: endpoint {
    remote-endpoint = <&mipi_dsi2_out>;
   };
  };
 };

 lvds_region2: lvds_region@57240000 {
  compatible = "fsl,imx8qm-lvds-region", "syscon";
  reg = <0x0 0x57240000 0x0 0x10000>;
 };

 ldb2_phy: ldb_phy@57241000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "mixel,lvds-phy";
  reg = <0x0 0x57241000 0x0 0x100>;
  clocks = <&clk 450>;
  clock-names = "phy";
  power-domains = <&pd_lvds1>;
  status = "disabled";

  ldb2_phy1: port@0 {
   reg = <0>;
   #phy-cells = <0>;
  };

  ldb2_phy2: port@1 {
   reg = <1>;
   #phy-cells = <0>;
  };
 };

 ldb2: ldb@572410e0 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8qm-ldb";
  clocks = <&clk 448>,
    <&clk 446>;
  clock-names = "pixel", "bypass";
  power-domains = <&pd_lvds1>;
  gpr = <&lvds_region2>;
  status = "disabled";

  lvds-channel@0 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0>;
   phys = <&ldb2_phy1>;
   phy-names = "ldb_phy";
   status = "disabled";

   port@0 {
    reg = <0>;

    ldb2_lvds0: endpoint {
     remote-endpoint = <&dpu2_disp1_lvds0>;
    };
   };
  };

  lvds-channel@1 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
   phys = <&ldb2_phy2>;
   phy-names = "ldb_phy";
   status = "disabled";

   port@0 {
    reg = <0>;

    ldb2_lvds1: endpoint {
     remote-endpoint = <&dpu2_disp1_lvds1>;
    };
   };
  };
 };

 lvds1_pwm: pwm@57244000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x57244000 0 0x1000>;
  clocks = <&clk 457>,
    <&clk 459>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 459>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  power-domains = <&pd_lvds1_pwm>;
  status = "disabled";
 };

 camera: camera {
  compatible = "fsl,mxc-md", "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  isi_0: isi@58100000 {
   compatible = "fsl,imx8-isi";
   reg = <0x0 0x58100000 0x0 0x10000>;
   interrupts = <0 297 0>;
   interface = <2 0 2>;



   clocks = <&clk 501>;
   clock-names = "per";
   assigned-clocks = <&clk 501>;
   assigned-clock-rates = <600000000>;
   power-domains =<&pd_isi_ch0>;
   status = "disabled";
  };

  isi_1: isi@58110000 {
   compatible = "fsl,imx8-isi";
   reg = <0x0 0x58110000 0x0 0x10000>;
   interrupts = <0 298 0>;
   interface = <2 1 2>;
   clocks = <&clk 502>;
   clock-names = "per";
   assigned-clocks = <&clk 502>;
   assigned-clock-rates = <600000000>;
   power-domains =<&pd_isi_ch1>;
   status = "disabled";
  };

  isi_2: isi@58120000 {
   compatible = "fsl,imx8-isi";
   reg = <0x0 0x58120000 0x0 0x10000>;
   interrupts = <0 299 0>;
   interface = <2 2 2>;
   clocks = <&clk 503>;
   clock-names = "per";
   assigned-clocks = <&clk 503>;
   assigned-clock-rates = <600000000>;
   power-domains =<&pd_isi_ch2>;
   status = "disabled";
  };

  isi_3: isi@58130000 {
   compatible = "fsl,imx8-isi";
   reg = <0x0 0x58130000 0x0 0x10000>;
   interrupts = <0 300 0>;
   interface = <2 3 2>;
   clocks = <&clk 504>;
   clock-names = "per";
   assigned-clocks = <&clk 504>;
   assigned-clock-rates = <600000000>;
   power-domains =<&pd_isi_ch3>;
   status = "disabled";
  };

  isi_4: isi@58140000 {
   compatible = "fsl,imx8-isi";
   reg = <0x0 0x58140000 0x0 0x10000>;
   interrupts = <0 301 0>;
   interface = <3 0 2>;
   clocks = <&clk 505>;
   clock-names = "per";
   assigned-clocks = <&clk 505>;
   assigned-clock-rates = <600000000>;
   power-domains =<&pd_isi_ch4>;
   status = "disabled";
  };

  isi_5: isi@58150000 {
   compatible = "fsl,imx8-isi";
   reg = <0x0 0x58150000 0x0 0x10000>;
   interrupts = <0 302 0>;
   interface = <3 1 2>;
   clocks = <&clk 506>;
   clock-names = "per";
   assigned-clocks = <&clk 506>;
   assigned-clock-rates = <600000000>;
   power-domains =<&pd_isi_ch5>;
   status = "disabled";
  };

  isi_6: isi@58160000 {
   compatible = "fsl,imx8-isi";
   reg = <0x0 0x58160000 0x0 0x10000>;
   interrupts = <0 303 0>;
   interface = <3 2 2>;
   clocks = <&clk 507>;
   clock-names = "per";
   assigned-clocks = <&clk 507>;
   assigned-clock-rates = <600000000>;
   power-domains =<&pd_isi_ch6>;
   status = "disabled";
  };

  isi_7: isi@58170000 {
   compatible = "fsl,imx8-isi";
   reg = <0x0 0x58170000 0x0 0x10000>;
   interrupts = <0 304 0>;
   interface = <3 3 2>;
   clocks = <&clk 508>;
   clock-names = "per";
   assigned-clocks = <&clk 508>;
   assigned-clock-rates = <600000000>;
   power-domains =<&pd_isi_ch7>;
   status = "disabled";
  };

  mipi_csi_0: csi@58227000 {
   compatible = "fsl,mxc-mipi-csi2";
   reg = <0x0 0x58227000 0x0 0x1000>,
    <0x0 0x58221000 0x0 0x1000>;
   interrupts = <10 4>;
   interrupt-parent = <&irqsteer_csi0>;
   clocks = <&clk 0>,
     <&clk 278>,
     <&clk 280>,
     <&clk 498>;
   clock-names = "clk_apb", "clk_core", "clk_esc", "clk_pxl";
   assigned-clocks = <&clk 278>,
       <&clk 280>;
   assigned-clock-rates = <360000000>, <72000000>;
   power-domains = <&pd_csi0>;
   status = "disabled";
  };

  mipi_csi_1: csi@58247000 {
   compatible = "fsl,mxc-mipi-csi2";
   reg = <0x0 0x58247000 0x0 0x1000>,
     <0x0 0x58241000 0x0 0x1000>;
   interrupts = <10 4>;
   interrupt-parent = <&irqsteer_csi1>;
   clocks = <&clk 0>,
     <&clk 289>,
     <&clk 291>,
     <&clk 499>;
   clock-names = "clk_apb", "clk_core", "clk_esc", "clk_pxl";
   assigned-clocks = <&clk 289>,
       <&clk 291>;
   assigned-clock-rates = <360000000>, <72000000>;
   power-domains = <&pd_csi1>;
   status = "disabled";
  };

  hdmi_rx: hdmi_rx@58268000 {
   compatible = "fsl,imx-hdmi-rx";
   reg = <0x0 0x58268000 0x0 0x10000>,
     <0x0 0x58261000 0x0 0x1000>;
   interrupts = <10 4>,
       <13 4>;
   interrupt-names = "plug_in", "plug_out";

   interrupt-parent = <&irqsteer_hdmi_rx>;
   clocks = <&clk 419>,
      <&clk 421>,
      <&clk 423>,
      <&clk 588>,
      <&clk 589>,
      <&clk 590>,
      <&clk 425>,
      <&clk 417>,
      <&clk 500>;
   clock-names = "ref_clk", "core_clk", "pxl_clk",
       "pclk", "sclk", "enc_clk",
       "i2s_clk", "spdif_clk",
       "pxl_link_clk";
   power-domains = <&pd_hdmi_rx_bypass>;
   status = "disabled";
  };

  jpegdec: jpegdec@58400000 {
   compatible = "fsl,imx8-jpgdec";
   reg = <0x0 0x58400000 0x0 0x00040020 >;
   interrupts = <0 309 4>;
   clocks = <&clk 494 >,
     <&clk 495 >;
   clock-names = "ipg", "per";
   assigned-clocks = <&clk 494 >,
      <&clk 495 >;
   assigned-clock-rates = <200000000>;
   power-domains =<&pd_jpgdec>;
  };

  jpegenc: jpegenc@58450000 {
   compatible = "fsl,imx8-jpgenc";
   reg = <0x0 0x58450000 0x0 0x00240020 >;
   interrupts = <0 305 4>;
   clocks = <&clk 492 >,
     <&clk 493 >;
   clock-names = "ipg", "per";
   assigned-clocks = <&clk 492 >,
      <&clk 493 >;
   assigned-clock-rates = <200000000>;
   power-domains =<&pd_jpgenc>;
  };
 };

 adc0: adc@5a880000 {
  compatible = "fsl,imx8qxp-adc";
  reg = <0x0 0x5a880000 0x0 0x10000>;
  interrupts = <0 240 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 168>,
    <&clk 166>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 168>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_adc0>;
  status = "disabled";
 };

 adc1: adc@5a890000 {
  compatible = "fsl,imx8qxp-adc";
  reg = <0x0 0x5a890000 0x0 0x10000>;
  interrupts = <0 241 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 171>,
    <&clk 169>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 171>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_adc1>;
  status = "disabled";
 };

 i2c0: i2c@5a800000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a800000 0x0 0x4000>;
  interrupts = <0 220 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 147>,
    <&clk 145>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 147>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c0>;
  status = "disabled";
 };

 i2c1: i2c@5a810000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a810000 0x0 0x4000>;
  interrupts = <0 221 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 150>,
    <&clk 148>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 150>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c1>;
  status = "disabled";
 };

 i2c2: i2c@5a820000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a820000 0x0 0x4000>;
  interrupts = <0 222 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 153>,
    <&clk 151>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 153>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c2>;
  status = "disabled";
 };

 i2c3: i2c@5a830000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a830000 0x0 0x4000>;
  interrupts = <0 223 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 156>,
    <&clk 154>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 156>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c3>;
  status = "disabled";
 };

 i2c4: i2c@5a840000 {
  compatible = "fsl,imx8qm-lpi2c", "fsl,imx7ulp-lpi2c";
  reg = <0x0 0x5a840000 0x0 0x4000>;
  interrupts = <0 224 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 159>,
    <&clk 157>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 159>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_dma_lpi2c4>;
  status = "disabled";
 };

 i2c0_cm40: i2c@37230000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x37230000 0x0 0x1000>;
  interrupts = <9 4>;
  interrupt-parent = <&intmux_cm40>;
  clocks = <&clk 774>,
    <&clk 775>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 774>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_cm40_i2c>;
  status = "disabled";
 };

 i2c0_cm41: i2c@3b230000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x3b230000 0x0 0x1000>;
  interrupts = <9 4>;
  interrupt-parent = <&intmux_cm41>;
  clocks = <&clk 778>,
    <&clk 779>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 778>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_cm41_i2c>;
  status = "disabled";
 };

 irqsteer_hdmi: irqsteer@56260000 {
  compatible = "nxp,imx-irqsteer";
  reg = <0x0 0x56260000 0x0 0x1000>;
  interrupts = <0 61 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 397>;
  clock-names = "ipg";
  assigned-clocks = <&clk 408>,
       <&clk 397>;
  assigned-clock-rates = <675000000>, <84375000>;
  power-domains = <&pd_hdmi>;
  status = "disabled";
 };

 irqsteer_hdmi_rx: irqsteer@58260000 {
  compatible = "nxp,imx-irqsteer";
  reg = <0x0 0x58260000 0x0 0x1000>;
  interrupts = <0 322 4>;
  interrupt-controller;
  #interrupt-cells = <2>;
  clocks = <&clk 591>;
  clock-names = "ipg";
  power-domains = <&pd_hdmi_rx>;
 };


 i2c0_hdmi: i2c@56266000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x56266000 0x0 0x1000>;
  interrupts = <8 4>;
  interrupt-parent = <&irqsteer_hdmi>;
  clocks = <&clk 378>,
    <&clk 390>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 378>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_hdmi_i2c0>;
  status = "disabled";
 };

 irqsteer_lvds0: irqsteer@562400000 {
  compatible = "nxp,imx-irqsteer";
  reg = <0x0 0x56240000 0x0 0x1000>;
  interrupts = <0 57 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 754>;
  clock-names = "ipg";
  power-domains = <&pd_lvds0>;
 };

 flexcan1: can@5a8d0000 {
  compatible = "fsl,imx8qm-flexcan", "fsl,imx6q-flexcan";
  reg = <0x0 0x5a8d0000 0x0 0x10000>;
  interrupts = <0 235 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 134>,
    <&clk 136>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 136>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd_dma_flexcan0>;
  status = "disabled";
 };

 flexcan2: can@5a8e0000 {
  compatible = "fsl,imx8qm-flexcan", "fsl,imx6q-flexcan";
  reg = <0x0 0x5a8e0000 0x0 0x10000>;
  interrupts = <0 236 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 138>,
    <&clk 140>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 140>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd_dma_flexcan1>;
  status = "disabled";
 };

 flexcan3: can@5a8f0000 {
  compatible = "fsl,imx8qm-flexcan", "fsl,imx6q-flexcan";
  reg = <0x0 0x5a8f0000 0x0 0x10000>;
  interrupts = <0 237 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 142>,
    <&clk 144>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 144>;
  assigned-clock-rates = <40000000>;
  power-domains = <&pd_dma_flexcan2>;
  status = "disabled";
 };

 i2c1_lvds0: i2c@56247000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x56247000 0x0 0x1000>;
  interrupts = <9 4>;
  interrupt-parent = <&irqsteer_lvds0>;
  clocks = <&clk 435>,
    <&clk 433>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 435>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_lvds0_i2c0>;
  status = "disabled";
 };

 irqsteer_lvds1: irqsteer@572400000 {
  compatible = "nxp,imx-irqsteer";
  reg = <0x0 0x57240000 0x0 0x1000>;
  interrupts = <0 58 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 755>;
  clock-names = "ipg";
  power-domains = <&pd_lvds1>;
 };

 i2c1_lvds1: i2c@57247000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x57247000 0x0 0x1000>;
  interrupts = <9 4>;
  interrupt-parent = <&irqsteer_lvds1>;
  clocks = <&clk 453>,
    <&clk 451>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 453>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_lvds1_i2c0>;
  status = "disabled";
 };

 irqsteer_csi0: irqsteer@58220000 {
  compatible = "nxp,imx-irqsteer";
  reg = <0x0 0x58220000 0x0 0x1000>;
  interrupts = <0 320 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 0>;
  clock-names = "ipg";
  power-domains = <&pd_csi0>;
 };

 i2c0_mipi_csi0: i2c@58226000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x58226000 0x0 0x1000>;
  interrupts = <8 4>;
  interrupt-parent = <&irqsteer_csi0>;
  clocks = <&clk 274>,
    <&clk 571>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 274>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_csi0_i2c0>;
  status = "disabled";
 };

 irqsteer_csi1: irqsteer@582400000 {
  compatible = "nxp,imx-irqsteer";
  reg = <0x0 0x58240000 0x0 0x1000>;
  interrupts = <0 321 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 0>;
  clock-names = "ipg";
  power-domains = <&pd_csi1>;
 };

 i2c0_mipi_csi1: i2c@58246000 {
  compatible = "fsl,imx8qm-lpi2c";
  reg = <0x0 0x58246000 0x0 0x1000>;
  interrupts = <8 4>;
  interrupt-parent = <&irqsteer_csi1>;
  clocks = <&clk 285>,
    <&clk 573>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 285>;
  assigned-clock-rates = <24000000>;
  power-domains = <&pd_csi1_i2c0>;
  status = "disabled";
 };

 lpspi0: lpspi@5a000000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x0 0x5a000000 0x0 0x10000>;
  interrupts = <0 216 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 102>,
    <&clk 100>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 102>;
  assigned-clock-rates = <20000000>;
  power-domains = <&pd_dma0_chan1>;
  dma-names = "tx","rx";
  dmas = <&edma0 1 0 0>, <&edma0 0 0 1>;
  status = "disabled";
 };

 lpspi3: lpspi@5a030000 {
  compatible = "fsl,imx7ulp-spi";
  reg = <0x0 0x5a030000 0x0 0x10000>;
  interrupts = <0 219 4>;
  interrupt-parent = <&gic>;
  clocks = <&clk 111>,
    <&clk 109>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 111>;
  assigned-clock-rates = <60000000>;
  power-domains = <&pd_dma0_chan7>;
  dma-names = "tx","rx";
  dmas = <&edma0 7 0 0>, <&edma0 6 0 1>;
  status = "disabled";
 };

 lpuart0: serial@5a060000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a060000 0x0 0x1000>;
  interrupts = <0 345 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 114>,
    <&clk 112>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 114>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma_lpuart0>;
  status = "disabled";
 };

 lpuart1: serial@5a070000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a070000 0x0 0x1000>;
  interrupts = <0 346 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 117>,
   <&clk 115>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 117>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma0_chan15>;
  dma-names = "tx","rx";
  dmas = <&edma0 15 0 0>,
   <&edma0 14 0 1>;
  status = "disabled";
 };

 lpuart2: serial@5a080000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a080000 0x0 0x1000>;
  interrupts = <0 347 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 120>,
   <&clk 118>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 120>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma0_chan17>;
  dma-names = "tx","rx";
  dmas = <&edma0 17 0 0>,
   <&edma0 16 0 1>;
  status = "disabled";
 };

 lpuart3: serial@5a090000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a090000 0x0 0x1000>;
  interrupts = <0 348 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 123>,
   <&clk 121>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 123>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma0_chan19>;
  dma-names = "tx","rx";
  dmas = <&edma0 19 0 0>,
   <&edma0 18 0 1>;
  status = "disabled";
 };

 lpuart4: serial@5a0a0000 {
  compatible = "fsl,imx8qm-lpuart";
  reg = <0x0 0x5a0a0000 0x0 0x1000>;
  interrupts = <0 349 4>;
  interrupt-parent = <&wu>;
  clocks = <&clk 127>,
   <&clk 124>;
  clock-names = "per", "ipg";
  assigned-clocks = <&clk 127>;
  assigned-clock-rates = <80000000>;
  power-domains = <&pd_dma0_chan21>;
  dma-names = "tx","rx";
  dmas = <&edma0 21 0 0>,
   <&edma0 20 0 1>;
  status = "disabled";
 };

 ftmpwm0: ftmpwm@0x05a8a0000 {
  compatible = "fsl,vf610-ftm-pwm";
  reg = <0 0x5A8A0000 0 0x1000>;
  #pwm-cells = <3>;
  clock-names = "ftm_sys", "ftm_ext",
    "ftm_fix", "ftm_cnt_clk_en", "ipg";
  clocks = <&clk 162>,
   <&clk 0>,
   <&clk 162>,
   <&clk 0>,
   <&clk 160>;
  assigned-clocks = <&clk 162>;
  assigned-clock-rates = <8000000>;
  power-domains = <&pd_dma_ftm0>;
  ftm-has-pwmen-bits;
  status = "disabled";
 };

 ftmpwm1: ftmpwm@0x05a8b0000 {
  compatible = "fsl,vf610-ftm-pwm";
  reg = <0 0x5A8B0000 0 0x1000>;
  #pwm-cells = <3>;
  clock-names = "ftm_sys", "ftm_ext",
    "ftm_fix", "ftm_cnt_clk_en", "ipg";
  clocks = <&clk 165>,
   <&clk 0>,
   <&clk 165>,
   <&clk 0>,
   <&clk 160>;
  assigned-clocks = <&clk 165>;
  assigned-clock-rates = <8000000>;
  power-domains = <&pd_dma_ftm1>;
  ftm-has-pwmen-bits;
  status = "disabled";
 };

 emvsim0: sim0@5a0d0000 {
  compatible = "fsl,imx8-emvsim";
  reg = <0x0 0x5a0d0000 0x0 0x10000>;
  interrupts = <0 230 4>;
  clocks = <&clk 129>,
    <&clk 126>;
  clock-names = "sim", "ipg";
  power-domains = <&pd_ldo1_sim>;
  status = "disabled";
 };

 edma0: dma-controller@5a1f0000 {
  compatible = "fsl,imx8qm-edma";
  reg = <0x0 0x5a200000 0x0 0x10000>,
        <0x0 0x5a210000 0x0 0x10000>,
        <0x0 0x5a260000 0x0 0x10000>,
        <0x0 0x5a270000 0x0 0x10000>,
        <0x0 0x5a2c0000 0x0 0x10000>,
        <0x0 0x5a2d0000 0x0 0x10000>,
        <0x0 0x5a2e0000 0x0 0x10000>,
        <0x0 0x5a2f0000 0x0 0x10000>,
        <0x0 0x5a300000 0x0 0x10000>,
        <0x0 0x5a310000 0x0 0x10000>,
        <0x0 0x5a320000 0x0 0x10000>,
        <0x0 0x5a330000 0x0 0x10000>,
        <0x0 0x5a340000 0x0 0x10000>,
        <0x0 0x5a350000 0x0 0x10000>;
  #dma-cells = <3>;
  dma-channels = <14>;
  interrupts = <0 416 4>,
        <0 417 4>,
        <0 422 4>,
        <0 423 4>,
        <0 434 4>,
        <0 435 4>,
        <0 436 4>,
        <0 437 4>,
        <0 438 4>,
        <0 439 4>,
        <0 440 4>,
        <0 441 4>,
        <0 442 4>,
        <0 443 4>;
  interrupt-names = "edma0-chan0-rx", "edma0-chan1-tx",
      "edma0-chan6-rx", "edma0-chan7-tx",
      "edma0-chan12-rx", "edma0-chan13-tx",
      "edma0-chan14-rx", "edma0-chan15-tx",
      "edma0-chan16-rx", "edma0-chan17-tx",
      "edma0-chan18-rx", "edma0-chan19-tx",
      "edma0-chan20-rx", "edma0-chan21-tx";
  status = "okay";
 };

 edma2: dma-controller@591F0000 {
  compatible = "fsl,imx8qm-adma";
  reg = <0x0 0x59200000 0x0 0x10000>,
   <0x0 0x59210000 0x0 0x10000>,
   <0x0 0x59220000 0x0 0x10000>,
   <0x0 0x59230000 0x0 0x10000>,
   <0x0 0x59240000 0x0 0x10000>,
   <0x0 0x59250000 0x0 0x10000>,
   <0x0 0x59260000 0x0 0x10000>,
   <0x0 0x59270000 0x0 0x10000>,
   <0x0 0x59280000 0x0 0x10000>,
   <0x0 0x59290000 0x0 0x10000>,
   <0x0 0x592A0000 0x0 0x10000>,
   <0x0 0x592B0000 0x0 0x10000>,
   <0x0 0x592c0000 0x0 0x10000>,
   <0x0 0x592d0000 0x0 0x10000>,
   <0x0 0x592e0000 0x0 0x10000>,
   <0x0 0x592f0000 0x0 0x10000>,
   <0x0 0x59320000 0x0 0x10000>,
   <0x0 0x59330000 0x0 0x10000>;
  #dma-cells = <3>;
  shared-interrupt;
  dma-channels = <18>;
  interrupts = <0 374 4>,
    <0 375 4>,
    <0 376 4>,
    <0 377 4>,
    <0 378 4>,
    <0 379 4>,
    <0 410 4>,
    <0 410 4>,
    <0 457 4>,
    <0 459 4>,
    <0 461 4>,
    <0 463 4>,
    <0 315 4>,
    <0 315 4>,
    <0 317 4>,
    <0 317 4>,
    <0 326 4>,
    <0 328 4>;
  interrupt-names = "edma2-chan0-rx", "edma2-chan1-rx",
    "edma2-chan2-rx", "edma2-chan3-tx",
    "edma2-chan4-tx", "edma2-chan5-tx",
    "edma2-chan6-rx", "edma2-chan7-tx",
    "edma2-chan8-rx", "edma2-chan9-tx",
    "edma2-chan10-rx", "edma2-chan11-tx",
    "edma2-chan12-rx", "edma2-chan13-tx",
    "edma2-chan14-rx", "edma2-chan15-tx",
    "edma2-chan18-rx", "edma2-chan19-tx";
  status = "okay";
 };

 edma3: dma-controller@599F0000 {
  compatible = "fsl,imx8qm-adma";
  reg = <0x0 0x59A00000 0x0 0x10000>,
   <0x0 0x59A10000 0x0 0x10000>,
   <0x0 0x59A20000 0x0 0x10000>,
   <0x0 0x59A30000 0x0 0x10000>,
   <0x0 0x59A40000 0x0 0x10000>,
   <0x0 0x59A50000 0x0 0x10000>,
   <0x0 0x59A80000 0x0 0x10000>,
   <0x0 0x59A90000 0x0 0x10000>,
   <0x0 0x59AA0000 0x0 0x10000>;
  #dma-cells = <3>;
  shared-interrupt;
  dma-channels = <9>;
  interrupts = <0 382 4>,
    <0 383 4>,
    <0 384 4>,
    <0 385 4>,
    <0 386 4>,
    <0 387 4>,
    <0 330 4>,
    <0 330 4>,
    <0 332 4>;
  interrupt-names = "edma3-chan0-rx", "edma3-chan1-rx",
    "edma3-chan2-rx", "edma3-chan3-tx",
    "edma3-chan4-tx", "edma3-chan5-tx",
    "edma3-chan8-rx", "edma3-chan9-tx",
    "edma3-chan10-tx";
  status = "okay";
 };

 wu: wu {
  compatible = "fsl,imx8-wu";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
 };

 gpio0: gpio@5d080000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d080000 0x0 0x10000>;
  interrupts = <0 136 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio0>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio1: gpio@5d090000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d090000 0x0 0x10000>;
  interrupts = <0 137 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio1>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio2: gpio@5d0a0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0a0000 0x0 0x10000>;
  interrupts = <0 138 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio3: gpio@5d0b0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0b0000 0x0 0x10000>;
  interrupts = <0 139 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio3>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio4: gpio@5d0c0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0c0000 0x0 0x10000>;
  interrupts = <0 140 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio4>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio5: gpio@5d0d0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0d0000 0x0 0x10000>;
  interrupts = <0 141 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio5>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio6: gpio@5d0e0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0e0000 0x0 0x10000>;
  interrupts = <0 142 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio6>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio7: gpio@5d0f0000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x5d0f0000 0x0 0x10000>;
  interrupts = <0 143 4>;
  gpio-controller;
  #gpio-cells = <2>;
                power-domains = <&pd_lsio_gpio7>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpio0_mipi_csi0: gpio@58222000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x58222000 0x0 0x1000>;
  interrupts = <0 4>;
  interrupt-parent = <&irqsteer_csi0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd_csi0>;
  status = "disabled";
 };

 gpio0_mipi_csi1: gpio@58242000 {
  compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
  reg = <0x0 0x58242000 0x0 0x1000>;
  interrupts = <0 4>;
  interrupt-parent = <&irqsteer_csi1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  power-domains = <&pd_csi1>;
  status = "disabled";
 };

 gpt0: gpt0@5d140000 {
  compatible = "fsl,imx8qm-gpt";
  reg = <0x0 0x5d140000 0x0 0x4000>;
  interrupts = <0 80 4>;
  clocks = <&clk 37>, <&clk 556>;
  clock-names = "ipg", "per";
  power-domains = <&pd_lsio_gpt0>;
 };

 pwm0: pwm@5d000000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5d000000 0 0x10000>;
  clocks = <&clk 704>,
    <&clk 704>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 704>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };


 pwm1: pwm@5d010000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5d010000 0 0x10000>;
  clocks = <&clk 708>,
    <&clk 708>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 708>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm2: pwm@5d020000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5d020000 0 0x10000>;
  clocks = <&clk 712>,
    <&clk 712>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 712>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm3: pwm@5d030000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5d030000 0 0x10000>;
  clocks = <&clk 716>,
    <&clk 716>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 716>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm4: pwm@5d040000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5d040000 0 0x10000>;
  clocks = <&clk 720>,
    <&clk 720>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 720>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm5: pwm@5d050000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5d050000 0 0x10000>;
  clocks = <&clk 724>,
    <&clk 724>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 724>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm6: pwm@5d060000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5d060000 0 0x10000>;
  clocks = <&clk 728>,
    <&clk 728>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 728>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };

 pwm7: pwm@5d070000 {
  compatible = "fsl,imx8qm-pwm", "fsl,imx27-pwm";
  reg = <0x0 0x5d070000 0 0x10000>;
  clocks = <&clk 732>,
    <&clk 732>;
  clock-names = "ipg", "per";
  assigned-clocks = <&clk 732>;
  assigned-clock-rates = <24000000>;
  #pwm-cells = <2>;
  status = "disabled";
 };


 gpu_3d0: gpu@53100000 {
  compatible = "fsl,imx8-gpu";
  reg = <0x0 0x53100000 0 0x40000>;
  interrupts = <0 64 4>;
  clocks = <&clk 263>, <&clk 265>;
  clock-names = "core", "shader";
  assigned-clocks = <&clk 263>, <&clk 265>;
  assigned-clock-rates = <800000000>, <1000000000>;
  fsl,sc_gpu_pid = <144>;
  power-domains = <&pd_gpu0>;
  status = "disabled";
 };

 gpu_3d1: gpu@54100000 {
  compatible = "fsl,imx8-gpu";
  reg = <0x0 0x54100000 0x0 0x40000>;
  interrupts = <0 65 4>;
  clocks = <&clk 267>, <&clk 269>;
  clock-names = "core", "shader";
  assigned-clocks = <&clk 267>, <&clk 269>;
  assigned-clock-rates = <800000000>, <1000000000>;
  fsl,sc_gpu_pid = <148>;
  power-domains = <&pd_gpu1>;
  status = "disabled";
 };

 imx8_gpu_ss: imx8_gpu_ss {
  compatible = "fsl,imx8qm-gpu", "fsl,imx8-gpu-ss";
  cores = <&gpu_3d0>, <&gpu_3d1>;
  reg = <0x0 0x80000000 0x0 0x80000000>, <0x0 0x0 0x0 0x10000000>;
  reg-names = "phys_baseaddr", "contiguous_mem";
  depth-compression = <0>;
  status = "disabled";
 };

 mlb: mlb@5B060000 {
  compatible = "fsl,imx6q-mlb150";
  reg = <0x0 0x5B060000 0x0 0x10000>;
  interrupt-parent = <&gic>;
  interrupts = <0 265 4>,
        <0 266 4>;
  clocks = <&clk 95>,
    <&clk 96>,
    <&clk 97>;
  clock-names = "mlb", "hclk", "ipg";
  assigned-clocks = <&clk 95>,
      <&clk 96>,
      <&clk 97>;
  assigned-clock-rates = <333333333>, <333333333>, <83333333>;
  power-domains = <&pd_conn_mlb0>;
  status = "disabled";
 };

 usdhc1: usdhc@5b010000 {
  compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
  interrupt-parent = <&gic>;
  interrupts = <0 232 4>;
  reg = <0x0 0x5b010000 0x0 0x10000>;
  clocks = <&clk 53>,
   <&clk 55>,
   <&clk 0>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 54>;
  assigned-clock-rates = <400000000>;
  power-domains = <&pd_conn_sdch0>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  iommus = <&smmu 0x11 0x7f80>;
  status = "disabled";
 };

 usdhc2: usdhc@5b020000 {
  compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
  interrupt-parent = <&gic>;
  interrupts = <0 233 4>;
  reg = <0x0 0x5b020000 0x0 0x10000>;
  clocks = <&clk 56>,
   <&clk 58>,
   <&clk 0>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 57>;
  assigned-clock-rates = <200000000>;
  power-domains = <&pd_conn_sdch1>;
  fsl,tuning-start-tap = <20>;
  fsl,tuning-step= <2>;
  iommus = <&smmu 0x11 0x7f80>;
  status = "disabled";
 };

 usdhc3: usdhc@5b030000 {
  compatible = "fsl,imx8qm-usdhc", "fsl,imx6sl-usdhc";
  interrupt-parent = <&gic>;
  interrupts = <0 234 4>;
  reg = <0x0 0x5b030000 0x0 0x10000>;
  clocks = <&clk 59>,
   <&clk 61>,
   <&clk 0>;
  clock-names = "ipg", "per", "ahb";
  assigned-clocks = <&clk 60>;
  assigned-clock-rates = <200000000>;
  power-domains = <&pd_conn_sdch2>;
  iommus = <&smmu 0x11 0x7f80>;
  status = "disabled";
 };

 fec1: ethernet@5b040000 {
  compatible = "fsl,imx8qm-fec";
  reg = <0x0 0x5b040000 0x0 0x10000>;
  interrupt-parent = <&wu>;
  interrupts = <0 258 4>,
    <0 256 4>,
    <0 257 4>,
    <0 259 4>;
  clocks = <&clk 77>, <&clk 75>, <&clk 79>,
   <&clk 83>, <&clk 81>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
  assigned-clocks = <&clk 80>,
      <&clk 672>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues=<3>;
  fsl,num-rx-queues=<3>;
  fsl,wakeup_irq = <0>;
  power-domains = <&pd_conn_enet0>;
  iommus = <&smmu 0x12 0x7f80>;
  status = "disabled";
 };

 fec2: ethernet@5b050000 {
  compatible = "fsl,imx8qm-fec";
  reg = <0x0 0x5b050000 0x0 0x10000>;
  interrupt-parent = <&wu>;
  interrupts = <0 262 4>,
    <0 260 4>,
    <0 261 4>,
    <0 263 4>;
  clocks = <&clk 87>, <&clk 85>, <&clk 89>,
   <&clk 93>, <&clk 91>;
  clock-names = "ipg", "ahb", "enet_clk_ref", "ptp", "enet_2x_txclk";
  assigned-clocks = <&clk 90>,
      <&clk 674>;
  assigned-clock-rates = <250000000>, <125000000>;
  fsl,num-tx-queues=<3>;
  fsl,num-rx-queues=<3>;
  fsl,wakeup_irq = <0>;
  power-domains = <&pd_conn_enet1>;
  iommus = <&smmu 0x12 0x7f80>;
  status = "disabled";
 };

 usbmisc1: usbmisc@5b0d0200 {
  #index-cells = <1>;
  compatible = "fsl,imx7ulp-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x0 0x5b0d0200 0x0 0x200>;
 };

 usbmisc2: usbmisc@5b0e0200 {
  #index-cells = <1>;
  compatible = "fsl,imx7ulp-usbmisc", "fsl,imx6q-usbmisc";
  reg = <0x0 0x5b0e0200 0x0 0x200>;
 };

 usbphy1: usbphy@0x5b100000 {
  compatible = "fsl,imx8qm-usbphy", "fsl,imx7ulp-usbphy", "fsl,imx6ul-usbphy", "fsl,imx23-usbphy";
  reg = <0x0 0x5b100000 0x0 0x1000>;
  clocks = <&clk 65>;
  power-domains = <&pd_conn_usbotg0_phy>;
 };

 usbphynop1: usbphynop1 {
  compatible = "usb-nop-xceiv";
  clocks = <&clk 68>;
  clock-names = "main_clk";
  power-domains = <&pd_conn_usb2_phy>;
 };

 usbphynop2: usbphynop2 {
  compatible = "usb-nop-xceiv";
  clocks = <&clk 65>;
  clock-names = "main_clk";
  power-domains = <&pd_conn_usbotg0_phy>;
 };

 usbotg1: usb@5b0d0000 {
  compatible = "fsl,imx8qm-usb", "fsl,imx27-usb";
  reg = <0x0 0x5b0d0000 0x0 0x200>;
  interrupt-parent = <&wu>;
  interrupts = <0 267 4>;
  fsl,usbphy = <&usbphy1>;
  fsl,usbmisc = <&usbmisc1 0>;
  clocks = <&clk 62>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  #stream-id-cells = <1>;
  power-domains = <&pd_conn_usbotg0>;
  status = "disabled";
 };

 usbh1: usb@5b0e0000 {
  compatible = "fsl,imx8qm-usb", "fsl,imx27-usb";
  reg = <0x0 0x5b0e0000 0x0 0x200>;
  interrupt-parent = <&wu>;
  interrupts = <0 268 4>;
  phy_type = "hsic";
  dr_mode = "host";
  fsl,usbphy = <&usbphynop2>;
  fsl,usbmisc = <&usbmisc2 0>;
  clocks = <&clk 62>;
  ahb-burst-config = <0x0>;
  tx-burst-size-dword = <0x10>;
  rx-burst-size-dword = <0x10>;
  #stream-id-cells = <1>;
  power-domains = <&pd_conn_usbh1>;
  status = "disabled";
 };

 usbotg3: usb3@5b110000 {
  compatible = "Cadence,usb3";
  reg = <0x0 0x5B110000 0x0 0x10000>,
   <0x0 0x5B130000 0x0 0x10000>,
   <0x0 0x5B140000 0x0 0x10000>,
   <0x0 0x5B160000 0x0 0x40000>,
   <0x0 0x5B120000 0x0 0x10000>;
  interrupt-parent = <&wu>;
  interrupts = <0 271 4>;
  clocks = <&clk 74>,
   <&clk 72>,
   <&clk 70>,
   <&clk 66>,
   <&clk 67>;
  clock-names = "usb3_lpm_clk", "usb3_bus_clk", "usb3_aclk",
   "usb3_ipg_clk", "usb3_core_pclk";
  power-domains = <&pd_conn_usb2>;
  cdns3,usbphy = <&usbphynop1>;
  status = "disabled";
 };

 ddr_pmu0: ddr_pmu@5c020000 {
  compatible = "fsl,imx8-ddr-pmu";
  reg = <0x0 0x5c020000 0x0 0x10000>;
  interrupt-parent = <&gic>;
  interrupts = <0 130 4>;
 };

 ddr_pmu1: ddr_pmu@5c120000 {
  compatible = "fsl,imx8-ddr-pmu";
  reg = <0x0 0x5c120000 0x0 0x10000>;
  interrupt-parent = <&gic>;
  interrupts = <0 131 4>;
 };

 vpu: vpu@2c000000 {
  compatible = "nxp,imx8qm-vpu", "nxp,imx8x-vpu";
  reg = <0x0 0x2c000000 0x0 0x1000000>;
  reg-names = "iobase_vpu";
  interrupts = <0 464 0x4>;
  interrupt-names = "irq_vpu";
  clocks = <&clk 257>,
   <&clk 259>,
   <&clk 261>,
   <&clk 255>;
  clock-names = "clk_vpu_ddr", "clk_vpu_sys",
   "clk_vpu_xuvi", "clk_vpu_uart";
  assigned-clocks = <&clk 257>,
   <&clk 259>,
   <&clk 261>,
   <&clk 255>;
  assigned-clock-rates = <800000000>, <600000000>,
   <600000000>, <80000000>;
  power-domains = <&pd_vpu_dec>;
  status = "disabled";
 };

 acm: acm@59e00000 {
  compatible = "nxp,imx8qm-acm";
  reg = <0x0 0x59e00000 0x0 0x1D0000>;
  status = "disabled";
 };

 dsp: dsp@556e8000 {
  compatible = "fsl,imx8qm-dsp";
  reserved-region = <&dsp_reserved>;
  reg = <0x0 0x556e8000 0x0 0x88000>;
  clocks = <&clk 793>,
   <&clk 795>,
   <&clk 794>;
  clock-names = "ipg", "ocram", "core";
  fsl,dsp-firmware = "imx/dsp/hifi4.bin";
  fixup-offset = <0x4000000>;
  power-domains = <&pd_dsp>;
 };

 esai0: esai@59010000 {
  compatible = "fsl,imx8qm-esai";
  reg = <0x0 0x59010000 0x0 0x10000>;
  interrupts = <0 409 4>;
  clocks = <&clk 183>,
   <&clk 185>,
   <&clk 183>,
   <&clk 0>;
  clock-names = "core", "extal", "fsys", "spba";
  dmas = <&edma2 6 0 1>, <&edma2 7 0 0>;
  dma-names = "rx", "tx";
  power-domains = <&pd_esai0>;
  status = "disabled";
 };

 spdif0: spdif@59020000 {
  compatible = "fsl,imx8qm-spdif";
  reg = <0x0 0x59020000 0x0 0x10000>;
  interrupts = <0 456 4>,
        <0 458 4>;
  clocks = <&clk 243>,
   <&clk 0>,
   <&clk 242>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 558>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "core", "rxtx0",
         "rxtx1", "rxtx2",
         "rxtx3", "rxtx4",
         "rxtx5", "rxtx6",
         "rxtx7", "spba";
  dmas = <&edma2 8 0 5>, <&edma2 9 0 4>;
  dma-names = "rx", "tx";
  power-domains = <&pd_spdif0>;
  status = "disabled";
 };

 spdif1: spdif@59030000 {
  compatible = "fsl,imx8qm-spdif";
  reg = <0x0 0x59030000 0x0 0x10000>;
  interrupts = <0 460 4>,
        <0 462 4>;
  clocks = <&clk 246>,
   <&clk 0>,
   <&clk 245>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 558>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "core", "rxtx0",
         "rxtx1", "rxtx2",
         "rxtx3", "rxtx4",
         "rxtx5", "rxtx6",
         "rxtx7", "spba";
  dmas = <&edma2 10 0 5>, <&edma2 11 0 4>;
  dma-names = "rx", "tx";
  power-domains = <&pd_spdif1>;
  status = "disabled";
 };

 sai1: sai@59050000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59050000 0x0 0x10000>;
  interrupts = <0 316 4>;
  clocks = <&clk 190>,
   <&clk 0>,
   <&clk 192>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx", "tx";
  dmas = <&edma2 14 0 1>, <&edma2 15 0 0>;
  status = "disabled";
  power-domains = <&pd_sai1>;
 };


 sai0: sai@59040000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59040000 0x0 0x10000>;
  interrupts = <0 314 4>;
  clocks = <&clk 187>,
   <&clk 0>,
   <&clk 189>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx", "tx";
  dmas = <&edma2 12 0 1>, <&edma2 13 0 0>;
  status = "disabled";
  power-domains = <&pd_sai0>;
 };

 sai2: sai@59060000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59060000 0x0 0x10000>;
  interrupts = <0 318 4>;
  clocks = <&clk 193>,
   <&clk 0>,
   <&clk 195>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx";
  dmas = <&edma2 16 0 1>;
  status = "disabled";
  power-domains = <&pd_sai2>;
 };

 sai3: sai@59070000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59070000 0x0 0x10000>;
  interrupts = <0 323 4>;
  clocks = <&clk 196>,
   <&clk 0>,
   <&clk 198>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx";
  dmas = <&edma2 17 0 1>;
  status = "disabled";
  power-domains = <&pd_sai3>;
 };

 sai_hdmi_rx: sai@59080000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59080000 0x0 0x10000>;
  interrupts = <0 325 4>;
  clocks = <&clk 205>,
   <&clk 0>,
   <&clk 207>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx";
  dmas = <&edma2 18 0 1>;
  fsl,dataline = <0 0xf 0x0>;
  status = "disabled";
  power-domains = <&pd_sai4>;
 };

 sai_hdmi_tx: sai@59090000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59090000 0x0 0x10000>;
  interrupts = <0 327 4>;
  clocks = <&clk 208>,
   <&clk 0>,
   <&clk 210>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "tx";
  dmas = <&edma2 19 0 0>;
  fsl,dataline = <0 0x0 0xf>;
  status = "disabled";
  power-domains = <&pd_sai5>;
 };

 esai1: esai@59810000 {
  compatible = "fsl,imx8qm-esai";
  reg = <0x0 0x59810000 0x0 0x10000>;
  interrupts = <0 411 4>;
  clocks = <&clk 184>,
   <&clk 186>,
   <&clk 184>,
   <&clk 0>;
  clock-names = "core", "extal", "fsys", "spba";
  dmas = <&edma3 6 0 1>, <&edma3 7 0 0>;
  dma-names = "rx", "tx";
  status = "disabled";
  power-domains = <&pd_esai1>;
 };

 sai6: sai@59820000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59820000 0x0 0x10000>;
  interrupts = <0 329 4>;
  clocks = <&clk 199>,
   <&clk 0>,
   <&clk 201>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "rx", "tx";
  dmas = <&edma3 8 0 1>, <&edma3 9 0 0>;
  status = "disabled";
  power-domains = <&pd_sai6>;
 };

 sai7: sai@59830000 {
  compatible = "fsl,imx8qm-sai";
  reg = <0x0 0x59830000 0x0 0x10000>;
  interrupts = <0 331 4>;
  clocks = <&clk 202>,
   <&clk 0>,
   <&clk 204>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
  dma-names = "tx";
  dmas = <&edma3 10 0 0>;
  status = "disabled";
  power-domains = <&pd_sai7>;
 };

 amix: amix@59840000 {
  compatible = "fsl,imx8qm-amix";
  reg = <0x0 0x59840000 0x0 0x10000>;
  clocks = <&clk 182>;
  clock-names = "ipg";
  power-domains = <&pd_amix>;
  status = "disabled";
 };

 asrc0: asrc@59000000 {
  compatible = "fsl,imx8qm-asrc0";
  reg = <0x0 0x59000000 0x0 0x10000>;
  interrupts = <0 372 4>,
   <0 373 4>;
  clocks = <&clk 248>,
   <&clk 249>,
   <&clk 233>,
   <&clk 235>,
   <&clk 614>,
   <&clk 616>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "ipg", "mem",
   "asrck_0", "asrck_1", "asrck_2", "asrck_3",
   "asrck_4", "asrck_5", "asrck_6", "asrck_7",
   "asrck_8", "asrck_9", "asrck_a", "asrck_b",
   "asrck_c", "asrck_d", "asrck_e", "asrck_f",
   "spba";
  dmas = <&edma2 0 0 0>, <&edma2 1 0 0>, <&edma2 2 0 0>,
   <&edma2 3 0 1>, <&edma2 4 0 1>, <&edma2 5 0 1>;
  dma-names = "rxa", "rxb", "rxc",
    "txa", "txb", "txc";
  fsl,asrc-rate = <8000>;
  fsl,asrc-width = <16>;
  power-domains = <&pd_asrc0>;
  status = "disabled";
 };

 asrc1: asrc@59800000 {
  compatible = "fsl,imx8qm-asrc1";
  reg = <0x0 0x59800000 0x0 0x10000>;
  interrupts = <0 380 4>,
   <0 381 4>;
  clocks = <&clk 250>,
   <&clk 251>,
   <&clk 233>,
   <&clk 235>,
   <&clk 614>,
   <&clk 616>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>,
   <&clk 0>;
  clock-names = "ipg", "mem",
   "asrck_0", "asrck_1", "asrck_2", "asrck_3",
   "asrck_4", "asrck_5", "asrck_6", "asrck_7",
   "asrck_8", "asrck_9", "asrck_a", "asrck_b",
   "asrck_c", "asrck_d", "asrck_e", "asrck_f",
   "spba";
  dmas = <&edma3 0 0 0>, <&edma3 1 0 0>, <&edma3 2 0 0>,
   <&edma3 3 0 1>, <&edma3 4 0 1>, <&edma3 5 0 1>;
  dma-names = "rxa", "rxb", "rxc",
    "txa", "txb", "txc";
  fsl,asrc-rate = <8000>;
  fsl,asrc-width = <16>;
  power-domains = <&pd_asrc1>;
  status = "disabled";
 };

 mqs: mqs@59850000 {
  compatible = "fsl,imx8qm-mqs";
  reg = <0x0 0x59850000 0x0 0x10000>;
  clocks = <&clk 211>,
   <&clk 212>;
  clock-names = "core", "mclk";
  power-domains = <&pd_mqs0>;
  status = "disabled";
 };

 flexspi0: flexspi@05d120000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,imx8qm-flexspi";
  reg = <0x0 0x5d120000 0x0 0x10000>,
   <0x0 0x08000000 0x0 0x19ffffff>;
  reg-names = "FlexSPI", "FlexSPI-memory";
  interrupts = <0 92 4>;
  clocks = <&clk 33>;
  assigned-clocks = <&clk 32>;
  assigned-clock-rates = <29000000>;
  power-domains = <&pd_lsio_flexspi0>;
  clock-names = "fspi";
  status = "disabled";
 };

 display: display-subsystem {
  compatible = "fsl,imx-display-subsystem";
  ports = <&dpu1_disp0>, <&dpu1_disp1>,
   <&dpu2_disp0>, <&dpu2_disp1>;
 };

 dma_cap: dma_cap {
  compatible = "dma-capability";
  only-dma-mask32 = <1>;
 };

 hsio: hsio@5f080000 {
  compatible = "fsl,imx8qm-hsio", "syscon";
  reg = <0x0 0x5f080000 0x0 0xF0000>;
 };

 ocotp: ocotp {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "fsl,imx8qm-ocotp", "syscon";
 };

 pciea: pcie@0x5f000000 {
  compatible = "fsl,imx8qm-pcie","snps,dw-pcie";
  reg = <0x0 0x5f000000 0x0 0x10000>,
        <0x0 0x6ff00000 0x0 0x80000>;
  reg-names = "dbi", "config";
  reserved-region = <&rpmsg_reserved>;
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";
  ranges = <0x81000000 0 0x00000000 0x0 0x6ff80000 0 0x00010000
     0x82000000 0 0x60000000 0x0 0x60000000 0 0x0ff00000>;
  num-lanes = <1>;

  #interrupt-cells = <1>;
  interrupts = <0 70 4>,
    <0 72 4>;
  interrupt-names = "msi";





  clocks = <&clk 509>,
    <&clk 510>,
    <&clk 527>,
    <&clk 516>,
    <&clk 511>;
  clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_per", "pcie_inbound_axi";

  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &gic 0 73 4>,
     <0 0 0 2 &gic 0 74 4>,
     <0 0 0 3 &gic 0 75 4>,
     <0 0 0 4 &gic 0 76 4>;
  power-domains = <&pd_pcie1>;
  fsl,max-link-speed = <3>;
  hsio-cfg = <2>;
  hsio = <&hsio>;
  ctrl-id = <0>;
  cpu-base-addr = <0x40000000>;
  status = "disabled";
 };

 pcieb: pcie@0x5f010000 {
  compatible = "fsl,imx8qm-pcie","snps,dw-pcie";
  reg = <0x0 0x5f010000 0x0 0x10000>,
        <0x0 0x7ff00000 0x0 0x80000>;
  reg-names = "dbi", "config";
  reserved-region = <&rpmsg_reserved>;
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";
  ranges = <0x81000000 0 0x00000000 0x0 0x7ff80000 0 0x00010000
     0x82000000 0 0x70000000 0x0 0x70000000 0 0x0ff00000>;
  num-lanes = <1>;

  #interrupt-cells = <1>;
  interrupts = <0 102 4>,
    <0 104 4>;
  interrupt-names = "msi";





  clocks = <&clk 512>,
    <&clk 513>,
    <&clk 528>,
    <&clk 515>,
    <&clk 514>;
  clock-names = "pcie", "pcie_bus", "pcie_phy", "pcie_per", "pcie_inbound_axi";

  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &gic 0 105 4>,
     <0 0 0 2 &gic 0 106 4>,
     <0 0 0 3 &gic 0 107 4>,
     <0 0 0 4 &gic 0 108 4>;
  power-domains = <&pd_pcie1>;
  fsl,max-link-speed = <3>;
  hsio-cfg = <2>;
  hsio = <&hsio>;
  ctrl-id = <1>;
  cpu-base-addr = <0x80000000>;
  status = "disabled";
 };

 sata: sata@5f020000 {
  compatible = "fsl,imx8qm-ahci";
  reg = <0x0 0x5f020000 0x0 0x10000>,
   <0x0 0x5f1a0000 0x0 0x10000>;
  reg-names = "ctl", "phy";
  interrupts = <0 88 4>;
  clocks = <&clk 524>,
    <&clk 526>,
    <&clk 530>,
    <&clk 529>,
    <&clk 527>,
    <&clk 528>,
    <&clk 521>;
  clock-names = "sata", "sata_ref", "epcs_tx", "epcs_rx",
    "phy_pclk0", "phy_pclk1", "phy_apbclk";
  hsio = <&hsio>;
  power-domains = <&pd_sata0>;
  iommus = <&smmu 0x13 0x7f80>;
  status = "disabled";
 };

 intmux_cm40: intmux@37400000 {
  compatible = "nxp,imx-intmux";
  reg = <0x0 0x37400000 0x0 0x1000>;
  interrupts = <0 16 4>,
    <0 17 4>,
    <0 18 4>,
    <0 19 4>,
    <0 20 4>,
    <0 21 4>,
    <0 22 4>,
    <0 23 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 772>;
  clock-names = "ipg";
  power-domains = <&pd_cm40_intmux>;
  status = "disabled";
 };

 intmux_cm41: intmux@3b400000 {
  compatible = "nxp,imx-intmux";
  reg = <0x0 0x3b400000 0x0 0x1000>;
  interrupts = <0 24 4>,
    <0 25 4>,
    <0 26 4>,
    <0 27 4>,
    <0 28 4>,
    <0 29 4>,
    <0 30 4>,
    <0 31 4>;
  interrupt-controller;
  interrupt-parent = <&gic>;
  #interrupt-cells = <2>;
  clocks = <&clk 776>;
  clock-names = "ipg";
  power-domains = <&pd_cm41_intmux>;
  status = "disabled";
 };

 imx_rpmsg: imx_rpmsg {
  compatible = "fsl,rpmsg-bus", "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  mu_rpmsg: mu_rpmsg@5d200000 {
   compatible = "fsl,imx6sx-mu";
   reg = <0x0 0x5d200000 0x0 0x10000>;
   interrupts = <0 184 4>;
   clocks = <&clk 789>;
   clock-names = "ipg";
   power-domains = <&pd_lsio_mu5a>;
   status = "okay";
  };

  rpmsg: rpmsg {
   compatible = "fsl,imx8qm-rpmsg";
   power-domains = <&pd_lsio_mu5a>;
   mub-partition = <3>;
   memory-region = <&rpmsg_dma_reserved>;
   status = "disabled";
  };

  mu_rpmsg1: mu_rpmsg1@5d210000 {
   compatible = "fsl,imx-mu-rpmsg1";
   reg = <0x0 0x5d210000 0x0 0x10000>;
   interrupts = <0 185 4>;
   clocks = <&clk 791>;
   clock-names = "ipg";
   power-domains = <&pd_lsio_mu6a>;
   status = "okay";
  };

  rpmsg1: rpmsg1{
   compatible = "fsl,imx8qm-rpmsg";
   multi-core-id = <1>;
   mub-partition = <4>;
   power-domains = <&pd_lsio_mu6a>;
   memory-region = <&rpmsg_dma_reserved>;
   status = "disabled";
  };
 };

 crypto: caam@0x31400000 {
  compatible = "fsl,sec-v4.0";
  reg = <0 0x31400000 0 0x400000>;
  interrupts = <0 148 4>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0x31400000 0x400000>;
  fsl,first-jr-index = <2>;
  fsl,sec-era = <9>;

  sec_jr1: jr1@0x20000 {
   compatible = "fsl,sec-v4.0-job-ring";
   reg = <0x20000 0x1000>;
   interrupts = <0 452 4>;
   power-domains = <&pd_caam_jr1>;
   status = "disabled";
  };

  sec_jr2: jr2@30000 {
   compatible = "fsl,sec-v4.0-job-ring";
   reg = <0x30000 0x1000>;
   interrupts = <0 453 4>;
   power-domains = <&pd_caam_jr2>;
   status = "okay";
  };

  sec_jr3: jr3@40000 {
   compatible = "fsl,sec-v4.0-job-ring";
   reg = <0x40000 0x1000>;
   interrupts = <0 454 4>;
   power-domains = <&pd_caam_jr3>;
   status = "okay";
  };
 };

 caam_sm: caam-sm@31800000 {
  compatible = "fsl,imx6q-caam-sm";
  reg = <0 0x31800000 0 0x10000>;
 };

 i2c_rpbus_0: i2c-rpbus-0 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 i2c_rpbus_1: i2c-rpbus-1 {
  compatible = "fsl,i2c-rpbus";
  status = "disabled";
 };

 sc_pwrkey: sc-powerkey {
  compatible = "fsl,imx8-pwrkey";
  linux,keycode = <116>;
  wakeup-source;
 };

 wdog: wdog {
  compatible = "fsl,imx8-wdt";
 };
# 332 "arch/arm/dts/fsl-imx8qm.dtsi" 2
};

&A53_0 {
 operating-points = <


  1200000 0
  1104000 0
  900000 0
  600000 0
 >;
 clocks = <&clk 1>;
 clock-latency = <61036>;
 #cooling-cells = <2>;
 /delete-property/ cpu-idle-states;
};

&A72_0 {
 operating-points = <


  1596000 0
  1296000 0
  1056000 0
  600000 0
 >;
 clocks = <&clk 3>;
 clock-latency = <61036>;
 #cooling-cells = <2>;
 /delete-property/ cpu-idle-states;
};


&imx8_gpu_ss {
       operating-points = <
               800000 0
               1000000 0
               650000 0
               700000 0
               400000 0
       >;
};

&A53_1 {
 /delete-property/ cpu-idle-states;
};

&A53_2 {
 /delete-property/ cpu-idle-states;
};

&A53_3 {
 /delete-property/ cpu-idle-states;
};

&A72_1 {
 /delete-property/ cpu-idle-states;
};
# 10 "arch/arm/dts/.fsl-imx8qm-ddr4-arm2.dtb.pre.tmp" 2

/ {
 model = "Freescale i.MX8QM ARM2";
 compatible = "fsl,imx8qm-arm2", "fsl,imx8qm";

 aliases {
  gpio8 = &pca9557_a;
  gpio9 = &pca9557_b;
  gpio10 = &pca9557_c;
  gpio11 = &pca9557_d;
 };

 chosen {
  bootargs = "console=ttyLP0,115200 earlycon=lpuart32,0x5a060000,115200";
  stdout-path = &lpuart0;
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpio_leds>;
  user {
   label = "heartbeat";
   gpios = <&gpio2 15 0>;
   default-state = "on";
   linux,default-trigger = "heartbeat";
  };
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  reg_usb_otg1_vbus: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "usb_otg1_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   gpio = <&gpio4 3 0>;
   enable-active-high;
  };

  reg_usdhc2_vmmc: usdhc2_vmmc {
   compatible = "regulator-fixed";
   regulator-name = "sw-3p3-sd1";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   gpio = <&gpio4 7 0>;
   enable-active-high;
  };

 };

};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog_1>;

 imx8qm-arm2 {
  pinctrl_hog_1: hoggrp-1 {
   fsl,pins = <
    153 3 0x06000048
    52 3 0x06000021
    53 3 0x06000021
    58 3 0x06000021
    96 3 0x06000021
   >;
  };

  pinctrl_fec1: fec1grp {
   fsl,pins = <
    255 0 0x000014a0
    166 0 0x06000020
    165 0 0x06000020
    244 0 0x00000060
    243 0 0x00000060
    245 0 0x00000060
    246 0 0x00000060
    247 0 0x00000060
    248 0 0x00000060
    249 0 0x00000060
    250 0 0x00000060
    251 0 0x00000060
    252 0 0x00000060
    253 0 0x00000060
    254 0 0x00000060
   >;
  };

  pinctrl_fec2: fec2grp {
   fsl,pins = <
    268 0 0x000014a0
    170 0 0x06000020
    169 0 0x06000020
    257 0 0x00000060
    256 0 0x00000060
    258 0 0x00000060
    259 0 0x00000060
    260 0 0x00000060
    261 0 0x00000060
    262 0 0x00000060
    263 0 0x00000060
    264 0 0x00000060
    265 0 0x00000060
    266 0 0x00000060
    267 0 0x00000060
   >;
  };

  pinctrl_lvds0_lpi2c1: lvds0lpi2c1grp {
   fsl,pins = <
    54 0 0xc600004c
    55 0 0xc600004c
   >;
  };

  pinctrl_lvds1_lpi2c1: lvds1lpi2c1grp {
   fsl,pins = <
    60 0 0xc600004c
    61 0 0xc600004c
   >;
  };

  pinctrl_lpuart0: lpuart0grp {
   fsl,pins = <
    21 0 0x06000020
    22 0 0x06000020
   >;
  };



  pinctrl_usdhc3_gpio: usdhc3grpgpio {
   fsl,pins = <
    160 0 0x00000021
   >;
  };

  pinctrl_usdhc3: usdhc3grp {
   fsl,pins = <
    236 0 0x06000041
    237 0 0x00000021
    238 0 0x00000021
    239 0 0x00000021
    240 0 0x00000021
    241 0 0x00000021
                                161 0 0x00000021

    162 3 0x00000021

    163 3 0x00000021
   >;
  };
                pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
                        fsl,pins = <
                                236 0 0x06000040
    237 0 0x00000020
    238 0 0x00000020
    239 0 0x00000020
    240 0 0x00000020
    241 0 0x00000020
                                161 0 0x00000020

    162 3 0x00000020

    163 3 0x00000020
   >;
  };
                pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
                        fsl,pins = <
                                236 0 0x06000040
    237 0 0x00000020
    238 0 0x00000020
    239 0 0x00000020
    240 0 0x00000020
    241 0 0x00000020
                                161 0 0x00000020

    162 3 0x00000020

    163 3 0x00000020
   >;
  };


  pinctrl_lpi2c1: lpi2c1grp {
   fsl,pins = <
    15 1 0x06000020
    16 1 0x06000020




    153 3 0x0700004c
    154 3 0x0700004c
    155 3 0x0700004c
    156 3 0x0700004c
   >;
  };

  pinctrl_lpspi0: lpspi0grp {
   fsl,pins = <
    117 0 0x0600004c
    118 0 0x0600004c
    119 0 0x0600004c
    120 0 0x0600004c
    121 0 0x0600004c
   >;
  };

  pinctrl_flexspi0: flexspi0grp {
   fsl,pins = <
    181 0 0x06000021
    182 0 0x06000021
    183 0 0x06000021
    184 0 0x06000021
    185 0 0x06000021
    186 0 0x06000021
    187 0 0x06000021
    188 0 0x06000021
    189 0 0x06000021
    190 0 0x06000021
    191 0 0x06000021
    192 0 0x06000021
    193 0 0x06000021
    194 0 0x06000021
    195 0 0x06000021
    196 0 0x06000021
   >;
  };

  pinctrl_gpio_leds: gpioledsgrp {
   fsl,pins = <
    96 3 0x00000021
   >;
  };
 };
};

&gpio2 {
 status = "okay";
};

&gpio4 {
 status = "okay";
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz";
 pinctrl-0 = <&pinctrl_usdhc3>,<&pinctrl_usdhc3_gpio>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>,<&pinctrl_usdhc3_gpio>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>,<&pinctrl_usdhc3_gpio>;
 bus-width = <4>;
 cd-gpios = <&gpio4 12 1>;
 wp-gpios = <&gpio4 11 0>;
        no-1-8-v;
 status = "okay";

};

&usbotg1 {
 vbus-supply = <&reg_usb_otg1_vbus>;
 srp-disable;
 hnp-disable;
 adp-disable;
 disable-over-current;
 status = "okay";
};

&usbotg3 {
 status = "okay";
};

&fec1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec1>;
 phy-mode = "rgmii-txid";
 phy-handle = <&ethphy0>;
 fsl,magic-packet;
 fsl,rgmii_rxc_dly;
 status = "okay";
 phy-reset-gpios = <&pca9557_a 1 1>;
 phy-reset-duration = <10>;
 phy-reset-post-delay = <150>;

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  ethphy0: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <0>;
   at803x,eee-disabled;
   at803x,vddio-1p8v;
  };

  ethphy1: ethernet-phy@1 {
   compatible = "ethernet-phy-ieee802.3-c22";
   reg = <1>;
   at803x,eee-disabled;
   at803x,vddio-1p8v;
   status = "disabled";
  };
 };
};

&fec2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec2>;
 phy-mode = "rgmii-txid";
 phy-handle = <&ethphy1>;
 fsl,magic-packet;
 fsl,rgmii_rxc_dly;
 status = "okay";
 phy-reset-gpios = <&pca9557_a 4 1>;
 phy-reset-duration = <10>;
 phy-reset-post-delay = <150>;
};

&flexspi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_flexspi0>;
 status = "okay";

 flash0: mt35xu512aba@0 {
  reg = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "spi-flash";
  spi-max-frequency = <29000000>;
  spi-nor,ddr-quad-read-dummy = <8>;
 };
};

&i2c1 {
 #address-cells = <1>;
 #size-cells = <0>;
 clock-frequency = <100000>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpi2c1>;
 status = "okay";

 pca9557_a: gpio@18 {
  compatible = "nxp,pca9557";
  reg = <0x18>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 pca9557_b: gpio@19 {
  compatible = "nxp,pca9557";
  reg = <0x19>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 pca9557_c: gpio@1b {
  compatible = "nxp,pca9557";
  reg = <0x1b>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 pca9557_d: gpio@1f {
  compatible = "nxp,pca9557";
  reg = <0x1f>;
  gpio-controller;
  #gpio-cells = <2>;
 };
};

&i2c1_lvds0 {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lvds0_lpi2c1>;
 clock-frequency = <100000>;
 status = "okay";

 lvds-to-hdmi-bridge@4c {
  compatible = "ite,it6263";
  reg = <0x4c>;
 };
};

&i2c1_lvds1 {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lvds1_lpi2c1>;
 clock-frequency = <100000>;
 status = "okay";

 lvds-to-hdmi-bridge@4c {
  compatible = "ite,it6263";
  reg = <0x4c>;
 };
};

&lpspi0 {
 #address-cells = <1>;
 #size-cells = <0>;
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpspi0>;
 status = "okay";

 spidev0: spi@0 {
  reg = <0>;
  compatible = "rohm,dh2228fv";
  spi-max-frequency = <4000000>;
 };
};

&lpuart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lpuart0>;
 status = "okay";
};

&lpuart1 {
 status = "okay";
};

# 1 "arch/arm/dts/fsl-imx8qm-ddr4-arm2-u-boot.dtsi" 1





/ {

 aliases {
  usbhost1 = &usbh3;
  usbgadget0 = &usbg1;
 };

 usbh3: usbh3 {
  compatible = "Cadence,usb3-host";
  dr_mode = "host";
  cdns3,usb = <&usbotg3>;
  status = "okay";
 };

 usbg1: usbg1 {
  compatible = "fsl,imx27-usb-gadget";
  dr_mode = "peripheral";
  chipidea,usb = <&usbotg1>;
  status = "okay";
  u-boot,dm-spl;
 };
};

&{/imx8qm-pm} {

 u-boot,dm-spl;
};

&mu {
 u-boot,dm-spl;
};

&clk {
 u-boot,dm-spl;
};

&iomuxc {
 u-boot,dm-spl;
};

&{/mu@5d1c0000/iomuxc/imx8qm-arm2} {
 u-boot,dm-spl;
};

&pinctrl_usdhc3_gpio {
 u-boot,dm-spl;
};

&pinctrl_usdhc3 {
 u-boot,dm-spl;
};

&pinctrl_usdhc3_100mhz {
 u-boot,dm-spl;
};

&pinctrl_usdhc3_200mhz {
 u-boot,dm-spl;
};

&pinctrl_lpuart0 {
 u-boot,dm-spl;
};

&pd_lsio {
 u-boot,dm-spl;
};

&pd_lsio_gpio2 {
 u-boot,dm-spl;
};

&pd_lsio_gpio4 {
 u-boot,dm-spl;
};

&pd_conn {
 u-boot,dm-spl;
};

&pd_conn_usbotg0 {
 u-boot,dm-spl;
};

&pd_conn_usbotg0_phy {
 u-boot,dm-spl;
};

&pd_conn_sdch2 {
 u-boot,dm-spl;
};

&pd_conn_usb2 {
 u-boot,dm-spl;
};

&pd_conn_usb2_phy {
 u-boot,dm-spl;
};

&gpio2 {
 u-boot,dm-spl;
};

&gpio4 {
 u-boot,dm-spl;
};

&lpuart0 {
 u-boot,dm-spl;
};

&usbmisc1 {
 u-boot,dm-spl;
};

&usbphy1 {
 u-boot,dm-spl;
};

&usbotg1 {
 u-boot,dm-spl;
};

&usbotg3 {
 u-boot,dm-spl;
};

&usbphynop1 {
 u-boot,dm-spl;
};

&usdhc3 {
 u-boot,dm-spl;
};

&wu {
 u-boot,dm-spl;
};
# 436 "arch/arm/dts/.fsl-imx8qm-ddr4-arm2.dtb.pre.tmp" 2
