Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d287bf1deb294b52a2f84205f5859d33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_tb_behav xil_defaultlib.FSM_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'state' [C:/Users/BACJA/Verilog/UART/UART_Receiver/UART.srcs/sources_1/new/UART_Receiver.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen_default
Compiling module xil_defaultlib.input_register
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.UART_transmitter
Compiling module xil_defaultlib.UART_Receiver_Baud16Generator
Compiling module xil_defaultlib.UART_Receiver_MidBitGenerator
Compiling module xil_defaultlib.UART_Receiver_FSM
Compiling module xil_defaultlib.UART_Receiver_ShiftRegister
Compiling module xil_defaultlib.UART_Receiver_DataOutRegister
Compiling module xil_defaultlib.UART_Receiver
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.FSM_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_tb_behav
