// Seed: 1682624831
`timescale 1ps / 1ps
module module_0 #(
    parameter id_6 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  output _id_6;
  output id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_4 = id_3;
  logic id_9 = id_3;
  always @* begin
    id_4 = id_9[id_6 : 1] & id_1 | 1 | &id_4;
  end
  assign id_3 = id_8;
  logic id_10, id_11, id_12;
  logic id_13;
endmodule
