{
  "Top": "canny_edge_detection",
  "RtlTop": "canny_edge_detection",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "aartix7",
    "Device": "xa7a12t",
    "Package": "csg325",
    "Speed": "-1q"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "277003",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "canny_edge_detection",
    "Version": "1.0",
    "DisplayName": "Canny_edge_detection",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/HLS-canny-edge-detection-master\/src\/canny_edge_detection.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIS2GrayArray76.vhd",
      "impl\/vhdl\/canny_edge_detectbkb.vhd",
      "impl\/vhdl\/canny_edge_detectcud.vhd",
      "impl\/vhdl\/canny_edge_detectdEe.vhd",
      "impl\/vhdl\/canny_edge_detectg8j.vhd",
      "impl\/vhdl\/canny_edge_detecthbi.vhd",
      "impl\/vhdl\/canny_edge_detectibs.vhd",
      "impl\/vhdl\/canny_edge_detection_1_1.vhd",
      "impl\/vhdl\/canny_edge_detection_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/canny_edge_detectjbC.vhd",
      "impl\/vhdl\/canny_edge_detectkbM.vhd",
      "impl\/vhdl\/fifo_w2_d1_A.vhd",
      "impl\/vhdl\/fifo_w8_d1_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d6_A.vhd",
      "impl\/vhdl\/GaussianBlur.vhd",
      "impl\/vhdl\/GaussianBlur_lineeOg.vhd",
      "impl\/vhdl\/GrayArray2AXIS.vhd",
      "impl\/vhdl\/HystThreshold.vhd",
      "impl\/vhdl\/HystThresholdComp.vhd",
      "impl\/vhdl\/NonMaxSuppression.vhd",
      "impl\/vhdl\/NonMaxSuppressionmb6.vhd",
      "impl\/vhdl\/Sobel_512u_512u_s.vhd",
      "impl\/vhdl\/Sobel_512u_512u_sfYi.vhd",
      "impl\/vhdl\/start_for_Gaussiaocq.vhd",
      "impl\/vhdl\/start_for_GrayArrudo.vhd",
      "impl\/vhdl\/start_for_HystThrpcA.vhd",
      "impl\/vhdl\/start_for_HystThrtde.vhd",
      "impl\/vhdl\/start_for_NonMaxSrcU.vhd",
      "impl\/vhdl\/start_for_Sobel_5qcK.vhd",
      "impl\/vhdl\/start_for_ZeroPadsc4.vhd",
      "impl\/vhdl\/ZeroPadding.vhd",
      "impl\/vhdl\/canny_edge_detection.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIS2GrayArray76.v",
      "impl\/verilog\/canny_edge_detectbkb.v",
      "impl\/verilog\/canny_edge_detectcud.v",
      "impl\/verilog\/canny_edge_detectdEe.v",
      "impl\/verilog\/canny_edge_detectg8j.v",
      "impl\/verilog\/canny_edge_detecthbi.v",
      "impl\/verilog\/canny_edge_detectibs.v",
      "impl\/verilog\/canny_edge_detection_1_1.v",
      "impl\/verilog\/canny_edge_detection_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/canny_edge_detectjbC.v",
      "impl\/verilog\/canny_edge_detectkbM.v",
      "impl\/verilog\/fifo_w2_d1_A.v",
      "impl\/verilog\/fifo_w8_d1_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d6_A.v",
      "impl\/verilog\/GaussianBlur.v",
      "impl\/verilog\/GaussianBlur_lineeOg.v",
      "impl\/verilog\/GrayArray2AXIS.v",
      "impl\/verilog\/HystThreshold.v",
      "impl\/verilog\/HystThresholdComp.v",
      "impl\/verilog\/NonMaxSuppression.v",
      "impl\/verilog\/NonMaxSuppressionmb6.v",
      "impl\/verilog\/Sobel_512u_512u_s.v",
      "impl\/verilog\/Sobel_512u_512u_sfYi.v",
      "impl\/verilog\/start_for_Gaussiaocq.v",
      "impl\/verilog\/start_for_GrayArrudo.v",
      "impl\/verilog\/start_for_HystThrpcA.v",
      "impl\/verilog\/start_for_HystThrtde.v",
      "impl\/verilog\/start_for_NonMaxSrcU.v",
      "impl\/verilog\/start_for_Sobel_5qcK.v",
      "impl\/verilog\/start_for_ZeroPadsc4.v",
      "impl\/verilog\/ZeroPadding.v",
      "impl\/verilog\/canny_edge_detection.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/canny_edge_detection_v1_0\/data\/canny_edge_detection.mdd",
      "impl\/misc\/drivers\/canny_edge_detection_v1_0\/data\/canny_edge_detection.tcl",
      "impl\/misc\/drivers\/canny_edge_detection_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/canny_edge_detection_v1_0\/src\/xcanny_edge_detection.c",
      "impl\/misc\/drivers\/canny_edge_detection_v1_0\/src\/xcanny_edge_detection.h",
      "impl\/misc\/drivers\/canny_edge_detection_v1_0\/src\/xcanny_edge_detection_hw.h",
      "impl\/misc\/drivers\/canny_edge_detection_v1_0\/src\/xcanny_edge_detection_linux.c",
      "impl\/misc\/drivers\/canny_edge_detection_v1_0\/src\/xcanny_edge_detection_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/canny_edge_detection_ap_fsqrt_10_no_dsp_32_ip.tcl",
      "impl\/misc\/canny_edge_detection_ap_sitofp_3_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/Projects\/Verilog\/HLS\/EdgeDetection\/solution1\/.autopilot\/db\/canny_edge_detection.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "canny_edge_detection_ap_fsqrt_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name canny_edge_detection_ap_fsqrt_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "canny_edge_detection_ap_sitofp_3_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name canny_edge_detection_ap_sitofp_3_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "axis_in axis_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "ap_rst_n_s_axi_aclk": {
      "type": "reset",
      "ctype": {"RST": {"Type": "bool"}},
      "polarity": "ACTIVE_LOW"
    },
    "axis_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "axis_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "axis_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "axis_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x10",
          "name": "hist_hthr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of hist_hthr",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "hist_hthr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of hist_hthr"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "hist_lthr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of hist_lthr",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "hist_lthr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of hist_lthr"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "s_axi_aclk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS",
      "reset": "ap_rst_n_s_axi_aclk"
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_aclk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n_s_axi_aclk": {
      "dir": "in",
      "width": "1"
    },
    "axis_in_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "axis_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_out_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "axis_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "axis_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "axis_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "axis_out_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "hist_hthr": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "hist_lthr": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "axis_in_V_data_V": {
      "interfaceRef": "axis_in",
      "dir": "in"
    },
    "axis_in_V_user_V": {
      "interfaceRef": "axis_in",
      "dir": "in"
    },
    "axis_in_V_last_V": {
      "interfaceRef": "axis_in",
      "dir": "in"
    },
    "axis_out_V_data_V": {
      "interfaceRef": "axis_out",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "axis_out_V_user_V": {
      "interfaceRef": "axis_out",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "axis_out_V_last_V": {
      "interfaceRef": "axis_out",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "canny_edge_detection",
      "Instances": [
        {
          "ModuleName": "Sobel_512u_512u_s",
          "InstanceName": "Sobel_512u_512u_U0"
        },
        {
          "ModuleName": "GaussianBlur",
          "InstanceName": "GaussianBlur_U0"
        },
        {
          "ModuleName": "NonMaxSuppression",
          "InstanceName": "NonMaxSuppression_U0"
        },
        {
          "ModuleName": "HystThresholdComp",
          "InstanceName": "HystThresholdComp_U0"
        },
        {
          "ModuleName": "AXIS2GrayArray76",
          "InstanceName": "AXIS2GrayArray76_U0"
        },
        {
          "ModuleName": "ZeroPadding",
          "InstanceName": "ZeroPadding_U0"
        },
        {
          "ModuleName": "GrayArray2AXIS",
          "InstanceName": "GrayArray2AXIS_U0"
        },
        {
          "ModuleName": "HystThreshold",
          "InstanceName": "HystThreshold_U0"
        },
        {
          "ModuleName": "canny_edge_detection_1_1",
          "InstanceName": "canny_edge_detection_1_1_U0"
        }
      ]
    },
    "Metrics": {
      "canny_edge_detection_1_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.908"
        },
        "Area": {
          "FF": "2",
          "LUT": "35",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "AXIS2GrayArray76": {
        "Latency": {
          "LatencyBest": "265731",
          "LatencyAvg": "265731",
          "LatencyWorst": "265731",
          "PipelineII": "265731",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.000"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "512",
            "Latency": "265728",
            "PipelineII": "",
            "PipelineDepth": "519",
            "Loops": [
              {
                "Name": "Loop 2.1",
                "TripCount": "512",
                "Latency": "514",
                "PipelineII": "1",
                "PipelineDepth": "4"
              },
              {
                "Name": "Loop 2.2",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "373",
          "LUT": "628"
        }
      },
      "GaussianBlur": {
        "Latency": {
          "LatencyBest": "265217",
          "LatencyAvg": "265217",
          "LatencyWorst": "265217",
          "PipelineII": "265217",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.298"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "265216",
            "PipelineII": "",
            "PipelineDepth": "518",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "512",
                "Latency": "515",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "FF": "480",
          "LUT": "813",
          "DSP48E": "0"
        }
      },
      "Sobel_512u_512u_s": {
        "Latency": {
          "LatencyBest": "276993",
          "LatencyAvg": "276993",
          "LatencyWorst": "276993",
          "PipelineII": "276993",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.658"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "276992",
            "PipelineII": "",
            "PipelineDepth": "541",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "512",
                "Latency": "538",
                "PipelineII": "1",
                "PipelineDepth": "28"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "DSP48E": "2",
          "FF": "3131",
          "LUT": "3211"
        }
      },
      "NonMaxSuppression": {
        "Latency": {
          "LatencyBest": "264193",
          "LatencyAvg": "264193",
          "LatencyWorst": "264193",
          "PipelineII": "264193",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.018"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "264192",
            "PipelineII": "",
            "PipelineDepth": "516",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "512",
                "Latency": "513",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "FF": "137",
          "LUT": "564",
          "DSP48E": "0"
        }
      },
      "ZeroPadding": {
        "Latency": {
          "LatencyBest": "264193",
          "LatencyAvg": "264193",
          "LatencyWorst": "264193",
          "PipelineII": "264193",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.278"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "264192",
            "PipelineII": "",
            "PipelineDepth": "516",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "512",
                "Latency": "513",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "51",
          "LUT": "282",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "HystThreshold": {
        "Latency": {
          "LatencyBest": "264193",
          "LatencyAvg": "264193",
          "LatencyWorst": "264193",
          "PipelineII": "264193",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.383"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "264192",
            "PipelineII": "",
            "PipelineDepth": "516",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "512",
                "Latency": "513",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "59",
          "LUT": "267",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "HystThresholdComp": {
        "Latency": {
          "LatencyBest": "264193",
          "LatencyAvg": "264193",
          "LatencyWorst": "264193",
          "PipelineII": "264193",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.165"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "264192",
            "PipelineII": "",
            "PipelineDepth": "516",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "512",
                "Latency": "513",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "FF": "103",
          "LUT": "405",
          "DSP48E": "0"
        }
      },
      "GrayArray2AXIS": {
        "Latency": {
          "LatencyBest": "264193",
          "LatencyAvg": "264193",
          "LatencyWorst": "264193",
          "PipelineII": "264193",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.908"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "264192",
            "PipelineII": "",
            "PipelineDepth": "516",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "512",
                "Latency": "513",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "115",
          "LUT": "408",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "canny_edge_detection": {
        "Latency": {
          "LatencyBest": "277003",
          "LatencyAvg": "277003",
          "LatencyWorst": "277003",
          "PipelineII": "276994",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "11.000"
        },
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "5",
          "FF": "4569",
          "LUT": "6931"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "canny_edge_detection",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-01-06 15:36:57 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
