<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<!--Converted with LaTeX2HTML 2002-2-1 (1.71)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>CASPER Library Reference Manual</TITLE>
<META NAME="description" CONTENT="CASPER Library Reference Manual">
<META NAME="keywords" CONTENT="sys_xsg_core_config">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META NAME="Generator" CONTENT="LaTeX2HTML v2002-2-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="sys_xsg_core_config.css">

</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<IMG WIDTH="81" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next_inactive" SRC="nx_grp_g.png"> 
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up_g.png"> 
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev_g.png">   
<BR>
<BR>
<BR></DIV>
<!--End of Navigation Panel-->
<H1 ALIGN="CENTER"><SPAN  CLASS="textbf">CASPER Library</SPAN> 
<BR>
Reference Manual</H1>
<DIV CLASS="author_info">

<P ALIGN="CENTER"><STRONG>Last Updated January 16, 2009</STRONG></P>
</DIV>

<P>

<H1><A NAME="SECTION00010000000000000000"></A> <A NAME="xsgcoreconfig"></A>
<BR>
XSG Core Config <SPAN  CLASS="textit">(XSG core config)</SPAN>
</H1> <SPAN  CLASS="textbf">Block Author</SPAN>: Pierre-Yves Droz 
<BR><SPAN  CLASS="textbf">Document Author</SPAN>: Henry Chen 
<H2><A NAME="SECTION00011000000000000000">
Summary</A>
</H2>The XSG Core Config block is used to configure the System Generator design
for the <EM>bee_xps</EM> toolflow. Settings here are used to configure the
Xilinx System Generator block parameters automatically, and control toolflow
script  execution. It needs to be at the top level of all designs being compiled
with the <EM>bee_xps</EM> toolflow.

<P>

<H2><A NAME="SECTION00012000000000000000">
Mask Parameters</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textbf">Parameter</SPAN></TD>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Variable</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Description</SPAN></TH>
</TR>
<TR><TD ALIGN="LEFT">Hardware Platform</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">hw_sys</SPAN></TD>
<TD ALIGN="LEFT">Selects the board/chip to compile for.</TD>
</TR>
<TR><TD ALIGN="LEFT">Include Linux add-on board support</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">ibob_linux</SPAN></TD>
<TD ALIGN="LEFT">Includes BORPH-capable Linux for IBOB.</TD>
</TR>
<TR><TD ALIGN="LEFT">User IP Clock source</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">clk_src</SPAN></TD>
<TD ALIGN="LEFT">Selects the clock on which to run the System Generator circuit.</TD>
</TR>
<TR><TD ALIGN="LEFT">GPIO Clock Pin I/O group</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">gpio_clk_io_group</SPAN></TD>
<TD ALIGN="LEFT">Selects GPIO type to use as clock input if using user clock on an IBOB.</TD>
</TR>
<TR><TD ALIGN="LEFT">GPIO Clock Pin bit index</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">gpio_clk_bit_index</SPAN></TD>
<TD ALIGN="LEFT">Selects GPIO pin to use as clock input if using user clock on an IBOB.</TD>
</TR>
<TR><TD ALIGN="LEFT">User IP Clock rate (MHz)</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">clk_rate</SPAN></TD>
<TD ALIGN="LEFT">Generates timing constraints for the design.</TD>
</TR>
<TR><TD ALIGN="LEFT">Sample Period</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">sample_period</SPAN></TD>
<TD ALIGN="LEFT">Sample period for Simulink simulations.</TD>
</TR>
<TR><TD ALIGN="LEFT">Synthesis Tool</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">synthesis_tool</SPAN></TD>
<TD ALIGN="LEFT">Selects the tool to use for synthesizing the design's netlist.</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00013000000000000000">
Description</A>
</H2>The function of the XSG Core Config block is to set parameters for
the toolflow scripts. It supercedes the use of the Xilinx System Generator block
and has supplemental options for board-level parameters. Although a System
Generator block is still needed in all designs, the XSG Core Config block
automatically changes the System Generator block settings based on its own
parameters.

<P>
The settings in the XSG Core Config block are used to determine the system-level conditions of the SysGen design. It sets which of the toolflow-supported
boards the design is being compiled for, from which it determines what FPGA to
target, as well as clocking options like clock source and timing constraints.
The Sample Period and Synthesis Tool parameters are included in the block so
that all system-level options available in the System Generator block could
be handled by this single block.

<P>

<H1><A NAME="SECTION00020000000000000000">
About this document ...</A>
</H1>
 <STRONG><SPAN  CLASS="textbf">CASPER Library</SPAN> 
<BR>
Reference Manual</STRONG><P>
This document was generated using the
<A HREF="http://www.latex2html.org/"><STRONG>LaTeX</STRONG>2<tt>HTML</tt></A> translator Version 2002-2-1 (1.71)
<P>
Copyright &#169; 1993, 1994, 1995, 1996,
Nikos Drakos, 
Computer Based Learning Unit, University of Leeds.
<BR>
Copyright &#169; 1997, 1998, 1999,
<A HREF="http://www.maths.mq.edu.au/~ross/">Ross Moore</A>, 
Mathematics Department, Macquarie University, Sydney.
<P>
The command line arguments were: <BR>
 <STRONG>latex2html</STRONG> <TT>-local_icons -split 1 sys_xsg_core_config.tex</TT>
<P>
The translation was initiated by Documentor on 2009-01-16
<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<IMG WIDTH="81" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next_inactive" SRC="nx_grp_g.png"> 
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up_g.png"> 
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev_g.png">   
<BR></DIV>
<!--End of Navigation Panel-->
<ADDRESS>
Documentor
2009-01-16
</ADDRESS>
</BODY>
</HTML>
