//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 31 20:29:38 2014 (1406860178)
// Cuda compilation tools, release 6.5, V6.5.14
//

.version 4.1
.target sm_20
.address_size 64


.visible .entry _Z11IntmaxaddF1PKiS0_Piii(
	.param .u64 _Z11IntmaxaddF1PKiS0_Piii_param_0,
	.param .u64 _Z11IntmaxaddF1PKiS0_Piii_param_1,
	.param .u64 _Z11IntmaxaddF1PKiS0_Piii_param_2,
	.param .u32 _Z11IntmaxaddF1PKiS0_Piii_param_3,
	.param .u32 _Z11IntmaxaddF1PKiS0_Piii_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .s32 	%r<343>;
	.reg .s64 	%rd<23>;


	ld.param.u64 	%rd2, [_Z11IntmaxaddF1PKiS0_Piii_param_0];
	ld.param.u64 	%rd3, [_Z11IntmaxaddF1PKiS0_Piii_param_1];
	ld.param.u64 	%rd1, [_Z11IntmaxaddF1PKiS0_Piii_param_2];
	ld.param.u32 	%r150, [_Z11IntmaxaddF1PKiS0_Piii_param_3];
	ld.param.u32 	%r151, [_Z11IntmaxaddF1PKiS0_Piii_param_4];
	mov.u32 	%r1, %nctaid.y;
	mov.u32 	%r152, %ctaid.x;
	mov.u32 	%r153, %ctaid.y;
	mad.lo.s32 	%r154, %r1, %r152, %r153;
	mul.lo.s32 	%r2, %r154, %r150;
	mov.u32 	%r155, %ntid.y;
	mov.u32 	%r156, %tid.x;
	mov.u32 	%r157, %tid.y;
	mad.lo.s32 	%r158, %r155, %r156, %r157;
	mul.lo.s32 	%r3, %r158, %r150;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r3, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r303, [%rd6];
	ld.global.u32 	%r304, [%rd6+4];
	ld.global.u32 	%r305, [%rd6+8];
	ld.global.u32 	%r306, [%rd6+12];
	ld.global.u32 	%r301, [%rd6+16];
	ld.global.u32 	%r300, [%rd6+20];
	cvta.to.global.u64 	%rd7, %rd3;
	mul.wide.s32 	%rd8, %r2, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ldu.global.u32 	%r299, [%rd9];
	ldu.global.u32 	%r298, [%rd9+4];
	ldu.global.u32 	%r297, [%rd9+8];
	ldu.global.u32 	%r296, [%rd9+12];
	ldu.global.u32 	%r295, [%rd9+16];
	ldu.global.u32 	%r294, [%rd9+20];
	mov.u32 	%r342, 0;
	setp.gt.s32	%p1, %r151, 0;
	@%p1 bra 	BB0_2;

	mov.u32 	%r341, %r342;
	mov.u32 	%r340, %r342;
	mov.u32 	%r339, %r342;
	mov.u32 	%r338, %r342;
	mov.u32 	%r337, %r342;
	mov.u32 	%r336, %r342;
	mov.u32 	%r335, %r342;
	mov.u32 	%r334, %r342;
	mov.u32 	%r333, %r342;
	mov.u32 	%r332, %r342;
	mov.u32 	%r331, %r342;
	mov.u32 	%r330, %r342;
	mov.u32 	%r329, %r342;
	mov.u32 	%r328, %r342;
	mov.u32 	%r327, %r342;
	mov.u32 	%r326, %r342;
	mov.u32 	%r325, %r342;
	mov.u32 	%r324, %r342;
	mov.u32 	%r323, %r342;
	mov.u32 	%r322, %r342;
	mov.u32 	%r321, %r342;
	mov.u32 	%r320, %r342;
	mov.u32 	%r319, %r342;
	mov.u32 	%r318, %r342;
	mov.u32 	%r317, %r342;
	mov.u32 	%r316, %r342;
	mov.u32 	%r315, %r342;
	mov.u32 	%r314, %r342;
	mov.u32 	%r313, %r342;
	mov.u32 	%r312, %r342;
	mov.u32 	%r311, %r342;
	mov.u32 	%r310, %r342;
	mov.u32 	%r309, %r342;
	mov.u32 	%r308, %r342;
	mov.u32 	%r307, %r342;
	bra.uni 	BB0_4;

BB0_2:
	mov.u32 	%r341, %r342;
	mov.u32 	%r340, %r342;
	mov.u32 	%r339, %r342;
	mov.u32 	%r338, %r342;
	mov.u32 	%r337, %r342;
	mov.u32 	%r336, %r342;
	mov.u32 	%r335, %r342;
	mov.u32 	%r334, %r342;
	mov.u32 	%r333, %r342;
	mov.u32 	%r332, %r342;
	mov.u32 	%r331, %r342;
	mov.u32 	%r330, %r342;
	mov.u32 	%r329, %r342;
	mov.u32 	%r328, %r342;
	mov.u32 	%r327, %r342;
	mov.u32 	%r326, %r342;
	mov.u32 	%r325, %r342;
	mov.u32 	%r324, %r342;
	mov.u32 	%r323, %r342;
	mov.u32 	%r322, %r342;
	mov.u32 	%r321, %r342;
	mov.u32 	%r320, %r342;
	mov.u32 	%r319, %r342;
	mov.u32 	%r318, %r342;
	mov.u32 	%r317, %r342;
	mov.u32 	%r316, %r342;
	mov.u32 	%r315, %r342;
	mov.u32 	%r314, %r342;
	mov.u32 	%r313, %r342;
	mov.u32 	%r312, %r342;
	mov.u32 	%r311, %r342;
	mov.u32 	%r310, %r342;
	mov.u32 	%r309, %r342;
	mov.u32 	%r308, %r342;
	mov.u32 	%r307, %r342;
	mov.u32 	%r302, %r342;

BB0_3:
	add.s32 	%r232, %r299, %r307;
	max.s32 	%r307, %r303, %r232;
	add.s32 	%r233, %r298, %r308;
	max.s32 	%r308, %r303, %r233;
	add.s32 	%r234, %r297, %r309;
	max.s32 	%r309, %r303, %r234;
	add.s32 	%r235, %r296, %r310;
	max.s32 	%r310, %r303, %r235;
	add.s32 	%r236, %r295, %r311;
	max.s32 	%r311, %r303, %r236;
	add.s32 	%r237, %r294, %r312;
	max.s32 	%r312, %r303, %r237;
	add.s32 	%r238, %r299, %r313;
	max.s32 	%r313, %r304, %r238;
	add.s32 	%r239, %r298, %r314;
	max.s32 	%r314, %r304, %r239;
	add.s32 	%r240, %r297, %r315;
	max.s32 	%r315, %r304, %r240;
	add.s32 	%r241, %r296, %r316;
	max.s32 	%r316, %r304, %r241;
	add.s32 	%r242, %r295, %r317;
	max.s32 	%r317, %r304, %r242;
	add.s32 	%r243, %r294, %r318;
	max.s32 	%r318, %r304, %r243;
	add.s32 	%r244, %r299, %r319;
	max.s32 	%r319, %r305, %r244;
	add.s32 	%r245, %r298, %r320;
	max.s32 	%r320, %r305, %r245;
	add.s32 	%r246, %r297, %r321;
	max.s32 	%r321, %r305, %r246;
	add.s32 	%r247, %r296, %r322;
	max.s32 	%r322, %r305, %r247;
	add.s32 	%r248, %r295, %r323;
	max.s32 	%r323, %r305, %r248;
	add.s32 	%r249, %r294, %r324;
	max.s32 	%r324, %r305, %r249;
	add.s32 	%r250, %r299, %r325;
	max.s32 	%r325, %r306, %r250;
	add.s32 	%r251, %r298, %r326;
	max.s32 	%r326, %r306, %r251;
	add.s32 	%r252, %r297, %r327;
	max.s32 	%r327, %r306, %r252;
	add.s32 	%r253, %r296, %r328;
	max.s32 	%r328, %r306, %r253;
	add.s32 	%r254, %r295, %r329;
	max.s32 	%r329, %r306, %r254;
	add.s32 	%r255, %r294, %r330;
	max.s32 	%r330, %r306, %r255;
	add.s32 	%r256, %r299, %r331;
	max.s32 	%r331, %r301, %r256;
	add.s32 	%r257, %r298, %r332;
	max.s32 	%r332, %r301, %r257;
	add.s32 	%r258, %r297, %r333;
	max.s32 	%r333, %r301, %r258;
	add.s32 	%r259, %r296, %r334;
	max.s32 	%r334, %r301, %r259;
	add.s32 	%r260, %r295, %r335;
	max.s32 	%r335, %r301, %r260;
	add.s32 	%r261, %r294, %r336;
	max.s32 	%r336, %r301, %r261;
	add.s32 	%r262, %r299, %r337;
	max.s32 	%r337, %r300, %r262;
	add.s32 	%r263, %r298, %r338;
	max.s32 	%r338, %r300, %r263;
	add.s32 	%r264, %r297, %r339;
	max.s32 	%r339, %r300, %r264;
	add.s32 	%r265, %r296, %r340;
	max.s32 	%r340, %r300, %r265;
	add.s32 	%r266, %r295, %r341;
	max.s32 	%r341, %r300, %r266;
	add.s32 	%r267, %r294, %r342;
	max.s32 	%r342, %r300, %r267;
	add.s32 	%r268, %r312, %r294;
	max.s32 	%r303, %r303, %r268;
	add.s32 	%r269, %r317, %r295;
	max.s32 	%r304, %r304, %r269;
	add.s32 	%r270, %r322, %r296;
	max.s32 	%r305, %r305, %r270;
	add.s32 	%r271, %r327, %r297;
	max.s32 	%r306, %r306, %r271;
	add.s32 	%r272, %r332, %r298;
	max.s32 	%r301, %r301, %r272;
	add.s32 	%r273, %r337, %r299;
	max.s32 	%r300, %r300, %r273;
	add.s32 	%r274, %r300, %r312;
	max.s32 	%r299, %r299, %r274;
	add.s32 	%r275, %r301, %r317;
	max.s32 	%r298, %r298, %r275;
	add.s32 	%r276, %r306, %r322;
	max.s32 	%r297, %r297, %r276;
	add.s32 	%r277, %r305, %r327;
	max.s32 	%r296, %r296, %r277;
	add.s32 	%r278, %r304, %r332;
	max.s32 	%r295, %r295, %r278;
	add.s32 	%r279, %r303, %r337;
	max.s32 	%r294, %r294, %r279;
	add.s32 	%r302, %r302, 1;
	setp.lt.s32	%p2, %r302, %r151;
	@%p2 bra 	BB0_3;

BB0_4:
	cvta.to.global.u64 	%rd10, %rd1;
	mul.lo.s32 	%r280, %r1, %r150;
	mov.u32 	%r281, %nctaid.x;
	mul.lo.s32 	%r282, %r280, %r281;
	add.s32 	%r283, %r3, 1;
	add.s32 	%r284, %r3, 2;
	add.s32 	%r285, %r3, 3;
	add.s32 	%r286, %r3, 4;
	add.s32 	%r287, %r3, 5;
	mad.lo.s32 	%r288, %r3, %r282, %r2;
	mul.wide.s32 	%rd11, %r288, 4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.u32 	[%rd12], %r307;
	st.global.u32 	[%rd12+4], %r308;
	st.global.u32 	[%rd12+8], %r309;
	st.global.u32 	[%rd12+12], %r310;
	st.global.u32 	[%rd12+16], %r311;
	st.global.u32 	[%rd12+20], %r312;
	mad.lo.s32 	%r289, %r283, %r282, %r2;
	mul.wide.s32 	%rd13, %r289, 4;
	add.s64 	%rd14, %rd10, %rd13;
	st.global.u32 	[%rd14], %r313;
	st.global.u32 	[%rd14+4], %r314;
	st.global.u32 	[%rd14+8], %r315;
	st.global.u32 	[%rd14+12], %r316;
	st.global.u32 	[%rd14+16], %r317;
	st.global.u32 	[%rd14+20], %r318;
	mad.lo.s32 	%r290, %r284, %r282, %r2;
	mul.wide.s32 	%rd15, %r290, 4;
	add.s64 	%rd16, %rd10, %rd15;
	st.global.u32 	[%rd16], %r319;
	st.global.u32 	[%rd16+4], %r320;
	st.global.u32 	[%rd16+8], %r321;
	st.global.u32 	[%rd16+12], %r322;
	st.global.u32 	[%rd16+16], %r323;
	st.global.u32 	[%rd16+20], %r324;
	mad.lo.s32 	%r291, %r285, %r282, %r2;
	mul.wide.s32 	%rd17, %r291, 4;
	add.s64 	%rd18, %rd10, %rd17;
	st.global.u32 	[%rd18], %r325;
	st.global.u32 	[%rd18+4], %r326;
	st.global.u32 	[%rd18+8], %r327;
	st.global.u32 	[%rd18+12], %r328;
	st.global.u32 	[%rd18+16], %r329;
	st.global.u32 	[%rd18+20], %r330;
	mad.lo.s32 	%r292, %r286, %r282, %r2;
	mul.wide.s32 	%rd19, %r292, 4;
	add.s64 	%rd20, %rd10, %rd19;
	st.global.u32 	[%rd20], %r331;
	st.global.u32 	[%rd20+4], %r332;
	st.global.u32 	[%rd20+8], %r333;
	st.global.u32 	[%rd20+12], %r334;
	st.global.u32 	[%rd20+16], %r335;
	st.global.u32 	[%rd20+20], %r336;
	mad.lo.s32 	%r293, %r287, %r282, %r2;
	mul.wide.s32 	%rd21, %r293, 4;
	add.s64 	%rd22, %rd10, %rd21;
	st.global.u32 	[%rd22], %r337;
	st.global.u32 	[%rd22+4], %r338;
	st.global.u32 	[%rd22+8], %r339;
	st.global.u32 	[%rd22+12], %r340;
	st.global.u32 	[%rd22+16], %r341;
	st.global.u32 	[%rd22+20], %r342;
	ret;
}


