
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b4  00800100  000016ec  00001760  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016ec  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000076  008001b4  000017a0  00001814  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  00001814  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000002b1  00000000  00000000  000018b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001141  00000000  00000000  00001b65  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000077b  00000000  00000000  00002ca6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000e63  00000000  00000000  00003421  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000220  00000000  00000000  00004284  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000427  00000000  00000000  000044a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000300  00000000  00000000  000048cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00004bcb  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4d 00 	jmp	0x9a	; 0x9a <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6f 04 	jmp	0x8de	; 0x8de <__vector_5>
      18:	0c 94 38 04 	jmp	0x870	; 0x870 <__vector_6>
      1c:	0c 94 44 04 	jmp	0x888	; 0x888 <__vector_7>
      20:	0c 94 57 04 	jmp	0x8ae	; 0x8ae <__vector_8>
      24:	0c 94 29 04 	jmp	0x852	; 0x852 <__vector_9>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      34:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      38:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      3c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      40:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      44:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      48:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      4c:	0c 94 cd 01 	jmp	0x39a	; 0x39a <__vector_19>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

0000005c <__c.1605>:
      5c:	50 4f 52 54 45 3a 20 00                             PORTE: .

00000064 <__c.1603>:
      64:	50 4f 52 54 44 3a 20 00                             PORTD: .

0000006c <__c.1601>:
      6c:	50 4f 52 54 42 3a 20 00                             PORTB: .

00000074 <__c.1594>:
      74:	57 68 61 74 20 28 5b 54 5d 65 73 74 2f 5b 46 5d     What ([T]est/[F]
      84:	6f 6c 6c 6f 77 29 3a 20 00                          ollow): .

0000008d <__c.1957>:
      8d:	63 64 69 6e 6f 70 73 75 78 58 5b 00 00              cdinopsuxX[..

0000009a <__ctors_end>:
      9a:	11 24       	eor	r1, r1
      9c:	1f be       	out	0x3f, r1	; 63
      9e:	cf ef       	ldi	r28, 0xFF	; 255
      a0:	d4 e0       	ldi	r29, 0x04	; 4
      a2:	de bf       	out	0x3e, r29	; 62
      a4:	cd bf       	out	0x3d, r28	; 61

000000a6 <__do_copy_data>:
      a6:	11 e0       	ldi	r17, 0x01	; 1
      a8:	a0 e0       	ldi	r26, 0x00	; 0
      aa:	b1 e0       	ldi	r27, 0x01	; 1
      ac:	ec ee       	ldi	r30, 0xEC	; 236
      ae:	f6 e1       	ldi	r31, 0x16	; 22
      b0:	02 c0       	rjmp	.+4      	; 0xb6 <.do_copy_data_start>

000000b2 <.do_copy_data_loop>:
      b2:	05 90       	lpm	r0, Z+
      b4:	0d 92       	st	X+, r0

000000b6 <.do_copy_data_start>:
      b6:	a4 3b       	cpi	r26, 0xB4	; 180
      b8:	b1 07       	cpc	r27, r17
      ba:	d9 f7       	brne	.-10     	; 0xb2 <.do_copy_data_loop>

000000bc <__do_clear_bss>:
      bc:	12 e0       	ldi	r17, 0x02	; 2
      be:	a4 eb       	ldi	r26, 0xB4	; 180
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	aa 32       	cpi	r26, 0x2A	; 42
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <main>
      d0:	0c 94 74 0b 	jmp	0x16e8	; 0x16e8 <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <clock_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>

void clock_init(void) {
      d8:	80 e0       	ldi	r24, 0x00	; 0
      da:	90 e0       	ldi	r25, 0x00	; 0
      dc:	20 e8       	ldi	r18, 0x80	; 128
      de:	0f b6       	in	r0, 0x3f	; 63
      e0:	f8 94       	cli
      e2:	20 93 61 00 	sts	0x0061, r18
      e6:	80 93 61 00 	sts	0x0061, r24
      ea:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
      ec:	08 95       	ret

000000ee <joy_init>:

void joy_init(void) {
      ee:	84 b1       	in	r24, 0x04	; 4
      f0:	8f 72       	andi	r24, 0x2F	; 47
      f2:	84 b9       	out	0x04, r24	; 4
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
      f4:	8d b1       	in	r24, 0x0d	; 13
      f6:	83 7f       	andi	r24, 0xF3	; 243
      f8:	8d b9       	out	0x0d, r24	; 13
	
}
      fa:	08 95       	ret

000000fc <print_bin>:

void  print_bin(uint8_t inp) {
      fc:	ef 92       	push	r14
      fe:	ff 92       	push	r15
     100:	0f 93       	push	r16
     102:	1f 93       	push	r17
     104:	cf 93       	push	r28
     106:	df 93       	push	r29
     108:	c7 e0       	ldi	r28, 0x07	; 7
     10a:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     10c:	91 e0       	ldi	r25, 0x01	; 1
     10e:	e9 2e       	mov	r14, r25
     110:	f1 2c       	mov	r15, r1
     112:	08 2f       	mov	r16, r24
     114:	10 e0       	ldi	r17, 0x00	; 0
     116:	c7 01       	movw	r24, r14
     118:	0c 2e       	mov	r0, r28
     11a:	02 c0       	rjmp	.+4      	; 0x120 <print_bin+0x24>
     11c:	88 0f       	add	r24, r24
     11e:	99 1f       	adc	r25, r25
     120:	0a 94       	dec	r0
     122:	e2 f7       	brpl	.-8      	; 0x11c <print_bin+0x20>
     124:	80 23       	and	r24, r16
     126:	91 23       	and	r25, r17
     128:	0c 2e       	mov	r0, r28
     12a:	02 c0       	rjmp	.+4      	; 0x130 <print_bin+0x34>
     12c:	95 95       	asr	r25
     12e:	87 95       	ror	r24
     130:	0a 94       	dec	r0
     132:	e2 f7       	brpl	.-8      	; 0x12c <print_bin+0x30>
     134:	c0 96       	adiw	r24, 0x30	; 48
     136:	0e 94 66 05 	call	0xacc	; 0xacc <putchar>
     13a:	21 97       	sbiw	r28, 0x01	; 1
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
	
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     13c:	8f ef       	ldi	r24, 0xFF	; 255
     13e:	cf 3f       	cpi	r28, 0xFF	; 255
     140:	d8 07       	cpc	r29, r24
     142:	49 f7       	brne	.-46     	; 0x116 <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     144:	df 91       	pop	r29
     146:	cf 91       	pop	r28
     148:	1f 91       	pop	r17
     14a:	0f 91       	pop	r16
     14c:	ff 90       	pop	r15
     14e:	ef 90       	pop	r14
     150:	08 95       	ret

00000152 <init>:

void init(void) {
     152:	f8 94       	cli
	cli();
	PCMSK1&=(uint8_t)~(1<<PCINT15);
     154:	ec e6       	ldi	r30, 0x6C	; 108
     156:	f0 e0       	ldi	r31, 0x00	; 0
     158:	80 81       	ld	r24, Z
     15a:	8f 77       	andi	r24, 0x7F	; 127
     15c:	80 83       	st	Z, r24
	power_lcd_disable();
     15e:	e4 e6       	ldi	r30, 0x64	; 100
     160:	f0 e0       	ldi	r31, 0x00	; 0
     162:	80 81       	ld	r24, Z
     164:	80 61       	ori	r24, 0x10	; 16
     166:	80 83       	st	Z, r24
	power_spi_disable();
     168:	80 81       	ld	r24, Z
     16a:	84 60       	ori	r24, 0x04	; 4
     16c:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     16e:	80 e0       	ldi	r24, 0x00	; 0
     170:	90 e0       	ldi	r25, 0x00	; 0
     172:	20 e8       	ldi	r18, 0x80	; 128
     174:	0f b6       	in	r0, 0x3f	; 63
     176:	f8 94       	cli
     178:	20 93 61 00 	sts	0x0061, r18
     17c:	80 93 61 00 	sts	0x0061, r24
     180:	0f be       	out	0x3f, r0	; 63
	cli();
	PCMSK1&=(uint8_t)~(1<<PCINT15);
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	usart_init();
     182:	0e 94 9c 03 	call	0x738	; 0x738 <usart_init>
	
	//OSCAL set by the bootloader.
}

void joy_init(void) {
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     186:	84 b1       	in	r24, 0x04	; 4
     188:	8f 72       	andi	r24, 0x2F	; 47
     18a:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     18c:	8d b1       	in	r24, 0x0d	; 13
     18e:	83 7f       	andi	r24, 0xF3	; 243
     190:	8d b9       	out	0x0d, r24	; 13
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	usart_init();
	joy_init();
	adc_init();
     192:	0e 94 1c 02 	call	0x438	; 0x438 <adc_init>
	timers_init();
     196:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <timers_init>
	MOTOR_CTL_DDR|=(uint8_t)((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     19a:	8a b1       	in	r24, 0x0a	; 10
     19c:	8a 6a       	ori	r24, 0xAA	; 170
     19e:	8a b9       	out	0x0a, r24	; 10
	motor_mode_L(MOTOR_L_FWD);
     1a0:	81 e0       	ldi	r24, 0x01	; 1
     1a2:	0e 94 28 05 	call	0xa50	; 0xa50 <motor_mode_L>
	motor_mode_R(MOTOR_R_FWD);
     1a6:	81 e0       	ldi	r24, 0x01	; 1
     1a8:	0e 94 ff 04 	call	0x9fe	; 0x9fe <motor_mode_R>
	sei(); //We use interupts, so enable them.
     1ac:	78 94       	sei
	printf(PSTR(": Init: Done\n\n"));
     1ae:	80 e0       	ldi	r24, 0x00	; 0
     1b0:	91 e0       	ldi	r25, 0x01	; 1
     1b2:	0e 94 6d 05 	call	0xada	; 0xada <puts>
}
     1b6:	08 95       	ret

000001b8 <main>:

int main(void) {
     1b8:	8f 92       	push	r8
     1ba:	9f 92       	push	r9
     1bc:	af 92       	push	r10
     1be:	bf 92       	push	r11
     1c0:	cf 92       	push	r12
     1c2:	df 92       	push	r13
     1c4:	ef 92       	push	r14
     1c6:	ff 92       	push	r15
     1c8:	0f 93       	push	r16
     1ca:	1f 93       	push	r17
     1cc:	df 93       	push	r29
     1ce:	cf 93       	push	r28
     1d0:	0f 92       	push	r0
     1d2:	cd b7       	in	r28, 0x3d	; 61
     1d4:	de b7       	in	r29, 0x3e	; 62
	init();
     1d6:	0e 94 a9 00 	call	0x152	; 0x152 <init>
	set_motor_L(0);
     1da:	80 e0       	ldi	r24, 0x00	; 0
     1dc:	90 e0       	ldi	r25, 0x00	; 0
     1de:	0e 94 b6 04 	call	0x96c	; 0x96c <set_motor_L>
	set_motor_R(0);
     1e2:	80 e0       	ldi	r24, 0x00	; 0
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	0e 94 bd 04 	call	0x97a	; 0x97a <set_motor_R>
		
	char input;
	for(;;) {
		printf(PSTR("What ([T]est/[F]ollow): "));
     1ea:	b4 e7       	ldi	r27, 0x74	; 116
     1ec:	cb 2e       	mov	r12, r27
     1ee:	b0 e0       	ldi	r27, 0x00	; 0
     1f0:	db 2e       	mov	r13, r27
		scanf("%c",&input);
     1f2:	7e 01       	movw	r14, r28
     1f4:	08 94       	sec
     1f6:	e1 1c       	adc	r14, r1
     1f8:	f1 1c       	adc	r15, r1
     1fa:	0e e0       	ldi	r16, 0x0E	; 14
     1fc:	11 e0       	ldi	r17, 0x01	; 1
	set_motor_L(0);
	set_motor_R(0);
		
	char input;
	for(;;) {
		printf(PSTR("What ([T]est/[F]ollow): "));
     1fe:	df 92       	push	r13
     200:	cf 92       	push	r12
     202:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
		scanf("%c",&input);
     206:	ff 92       	push	r15
     208:	ef 92       	push	r14
     20a:	1f 93       	push	r17
     20c:	0f 93       	push	r16
     20e:	0e 94 a2 05 	call	0xb44	; 0xb44 <scanf>
		if (input=='F') {
     212:	89 81       	ldd	r24, Y+1	; 0x01
     214:	2d b7       	in	r18, 0x3d	; 61
     216:	3e b7       	in	r19, 0x3e	; 62
     218:	2a 5f       	subi	r18, 0xFA	; 250
     21a:	3f 4f       	sbci	r19, 0xFF	; 255
     21c:	0f b6       	in	r0, 0x3f	; 63
     21e:	f8 94       	cli
     220:	3e bf       	out	0x3e, r19	; 62
     222:	0f be       	out	0x3f, r0	; 63
     224:	2d bf       	out	0x3d, r18	; 61
     226:	86 34       	cpi	r24, 0x46	; 70
     228:	09 f0       	breq	.+2      	; 0x22c <main+0x74>
     22a:	64 c0       	rjmp	.+200    	; 0x2f4 <main+0x13c>
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
				printf("ML: %X\n",c_speed[0]);
     22c:	a1 e1       	ldi	r26, 0x11	; 17
     22e:	8a 2e       	mov	r8, r26
     230:	a1 e0       	ldi	r26, 0x01	; 1
     232:	9a 2e       	mov	r9, r26
				printf("MR: %X\n",c_speed[1]);
     234:	f9 e1       	ldi	r31, 0x19	; 25
     236:	af 2e       	mov	r10, r31
     238:	f1 e0       	ldi	r31, 0x01	; 1
     23a:	bf 2e       	mov	r11, r31
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     23c:	e8 ec       	ldi	r30, 0xC8	; 200
     23e:	ce 2e       	mov	r12, r30
     240:	d1 2c       	mov	r13, r1
	for(;;) {
		printf(PSTR("What ([T]est/[F]ollow): "));
		scanf("%c",&input);
		if (input=='F') {
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
     242:	0e 94 a6 04 	call	0x94c	; 0x94c <get_motor_L>
     246:	8c 01       	movw	r16, r24
     248:	0e 94 ae 04 	call	0x95c	; 0x95c <get_motor_R>
     24c:	7c 01       	movw	r14, r24
				printf("ML: %X\n",c_speed[0]);
     24e:	1f 93       	push	r17
     250:	0f 93       	push	r16
     252:	9f 92       	push	r9
     254:	8f 92       	push	r8
     256:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
				printf("MR: %X\n",c_speed[1]);
     25a:	ff 92       	push	r15
     25c:	ef 92       	push	r14
     25e:	bf 92       	push	r11
     260:	af 92       	push	r10
     262:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
				print_adc_values();
     266:	0e 94 78 02 	call	0x4f0	; 0x4f0 <print_adc_values>
		
				uint16_t adc_val_mixed [2] = {	adc_val[0] + adc_val[1] * LF_ADC_MIX_WIEGHT,	\
     26a:	80 91 0d 02 	lds	r24, 0x020D
     26e:	90 91 0e 02 	lds	r25, 0x020E
     272:	ac 01       	movw	r20, r24
     274:	44 0f       	add	r20, r20
     276:	55 1f       	adc	r21, r21
     278:	44 0f       	add	r20, r20
     27a:	55 1f       	adc	r21, r21
     27c:	48 0f       	add	r20, r24
     27e:	59 1f       	adc	r21, r25
     280:	80 91 0b 02 	lds	r24, 0x020B
     284:	90 91 0c 02 	lds	r25, 0x020C
     288:	48 0f       	add	r20, r24
     28a:	59 1f       	adc	r21, r25
     28c:	80 91 0f 02 	lds	r24, 0x020F
     290:	90 91 10 02 	lds	r25, 0x0210
     294:	9c 01       	movw	r18, r24
     296:	22 0f       	add	r18, r18
     298:	33 1f       	adc	r19, r19
     29a:	22 0f       	add	r18, r18
     29c:	33 1f       	adc	r19, r19
     29e:	28 0f       	add	r18, r24
     2a0:	39 1f       	adc	r19, r25
     2a2:	80 91 11 02 	lds	r24, 0x0211
     2a6:	90 91 12 02 	lds	r25, 0x0212
     2aa:	28 0f       	add	r18, r24
     2ac:	39 1f       	adc	r19, r25
												adc_val[3] + adc_val[2] * LF_ADC_MIX_WIEGHT	};

				if (adc_val_mixed[0]>adc_val_mixed[1])
     2ae:	8d b7       	in	r24, 0x3d	; 61
     2b0:	9e b7       	in	r25, 0x3e	; 62
     2b2:	08 96       	adiw	r24, 0x08	; 8
     2b4:	0f b6       	in	r0, 0x3f	; 63
     2b6:	f8 94       	cli
     2b8:	9e bf       	out	0x3e, r25	; 62
     2ba:	0f be       	out	0x3f, r0	; 63
     2bc:	8d bf       	out	0x3d, r24	; 61
     2be:	24 17       	cp	r18, r20
     2c0:	35 07       	cpc	r19, r21
     2c2:	28 f4       	brcc	.+10     	; 0x2ce <main+0x116>
					lf_turn_left_inc(LF_INC);
     2c4:	84 e6       	ldi	r24, 0x64	; 100
     2c6:	90 e0       	ldi	r25, 0x00	; 0
     2c8:	0e 94 c4 04 	call	0x988	; 0x988 <lf_turn_left_inc>
     2cc:	0a c0       	rjmp	.+20     	; 0x2e2 <main+0x12a>
				else if (adc_val_mixed[1]>adc_val_mixed[0])
     2ce:	42 17       	cp	r20, r18
     2d0:	53 07       	cpc	r21, r19
     2d2:	28 f4       	brcc	.+10     	; 0x2de <main+0x126>
					lf_turn_right_inc(LF_INC);
     2d4:	84 e6       	ldi	r24, 0x64	; 100
     2d6:	90 e0       	ldi	r25, 0x00	; 0
     2d8:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <lf_turn_right_inc>
     2dc:	02 c0       	rjmp	.+4      	; 0x2e2 <main+0x12a>
				else
					lf_full_speed();
     2de:	0e 94 ee 04 	call	0x9dc	; 0x9dc <lf_full_speed>
     2e2:	88 e5       	ldi	r24, 0x58	; 88
     2e4:	9b e1       	ldi	r25, 0x1B	; 27
     2e6:	f6 01       	movw	r30, r12
     2e8:	31 97       	sbiw	r30, 0x01	; 1
     2ea:	f1 f7       	brne	.-4      	; 0x2e8 <main+0x130>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     2ec:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     2ee:	09 f4       	brne	.+2      	; 0x2f2 <main+0x13a>
     2f0:	a8 cf       	rjmp	.-176    	; 0x242 <main+0x8a>
     2f2:	f9 cf       	rjmp	.-14     	; 0x2e6 <main+0x12e>

				_delay_ms(700);
			}
		}
		else if(input=='T') {
     2f4:	84 35       	cpi	r24, 0x54	; 84
     2f6:	09 f0       	breq	.+2      	; 0x2fa <main+0x142>
     2f8:	3f c0       	rjmp	.+126    	; 0x378 <main+0x1c0>
			motor_mode_L(MOTOR_L_FWD);
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	0e 94 28 05 	call	0xa50	; 0xa50 <motor_mode_L>
			motor_mode_R(MOTOR_R_FWD);	
     300:	81 e0       	ldi	r24, 0x01	; 1
     302:	0e 94 ff 04 	call	0x9fe	; 0x9fe <motor_mode_R>
			for(;;) {
			
				printf(PSTR("       76543210\n"));
				printf(PSTR("PORTB: "));print_bin(PORTB);printf("\n");
     306:	3c e6       	ldi	r19, 0x6C	; 108
     308:	c3 2e       	mov	r12, r19
     30a:	30 e0       	ldi	r19, 0x00	; 0
     30c:	d3 2e       	mov	r13, r19
				printf(PSTR("PORTD: "));print_bin(PORTD);printf("\n");
     30e:	24 e6       	ldi	r18, 0x64	; 100
     310:	e2 2e       	mov	r14, r18
     312:	20 e0       	ldi	r18, 0x00	; 0
     314:	f2 2e       	mov	r15, r18
				printf(PSTR("PORTE: "));print_bin(PORTE);printf("\n");
     316:	0c e5       	ldi	r16, 0x5C	; 92
     318:	10 e0       	ldi	r17, 0x00	; 0
		else if(input=='T') {
			motor_mode_L(MOTOR_L_FWD);
			motor_mode_R(MOTOR_R_FWD);	
			for(;;) {
			
				printf(PSTR("       76543210\n"));
     31a:	81 e2       	ldi	r24, 0x21	; 33
     31c:	91 e0       	ldi	r25, 0x01	; 1
     31e:	0e 94 6d 05 	call	0xada	; 0xada <puts>
				printf(PSTR("PORTB: "));print_bin(PORTB);printf("\n");
     322:	df 92       	push	r13
     324:	cf 92       	push	r12
     326:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     32a:	85 b1       	in	r24, 0x05	; 5
     32c:	0e 94 7e 00 	call	0xfc	; 0xfc <print_bin>
     330:	8a e0       	ldi	r24, 0x0A	; 10
     332:	90 e0       	ldi	r25, 0x00	; 0
     334:	0e 94 66 05 	call	0xacc	; 0xacc <putchar>
				printf(PSTR("PORTD: "));print_bin(PORTD);printf("\n");
     338:	ff 92       	push	r15
     33a:	ef 92       	push	r14
     33c:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     340:	8b b1       	in	r24, 0x0b	; 11
     342:	0e 94 7e 00 	call	0xfc	; 0xfc <print_bin>
     346:	8a e0       	ldi	r24, 0x0A	; 10
     348:	90 e0       	ldi	r25, 0x00	; 0
     34a:	0e 94 66 05 	call	0xacc	; 0xacc <putchar>
				printf(PSTR("PORTE: "));print_bin(PORTE);printf("\n");
     34e:	1f 93       	push	r17
     350:	0f 93       	push	r16
     352:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     356:	8e b1       	in	r24, 0x0e	; 14
     358:	0e 94 7e 00 	call	0xfc	; 0xfc <print_bin>
     35c:	8a e0       	ldi	r24, 0x0A	; 10
     35e:	90 e0       	ldi	r25, 0x00	; 0
     360:	0e 94 66 05 	call	0xacc	; 0xacc <putchar>
     364:	2d b7       	in	r18, 0x3d	; 61
     366:	3e b7       	in	r19, 0x3e	; 62
     368:	2a 5f       	subi	r18, 0xFA	; 250
     36a:	3f 4f       	sbci	r19, 0xFF	; 255
     36c:	0f b6       	in	r0, 0x3f	; 63
     36e:	f8 94       	cli
     370:	3e bf       	out	0x3e, r19	; 62
     372:	0f be       	out	0x3f, r0	; 63
     374:	2d bf       	out	0x3d, r18	; 61
     376:	d1 cf       	rjmp	.-94     	; 0x31a <main+0x162>
				
			}
		}
		else {
			printf(PSTR("\nInvalid Mode.\n"));
     378:	81 e3       	ldi	r24, 0x31	; 49
     37a:	91 e0       	ldi	r25, 0x01	; 1
     37c:	0e 94 6d 05 	call	0xada	; 0xada <puts>
     380:	3e cf       	rjmp	.-388    	; 0x1fe <main+0x46>

00000382 <adc_set_channel>:
	
	//memcopy(adc_offsets,adc_val,sizeof(adc_val));
	
}

void adc_set_channel(uint8_t channel) {
     382:	ac e7       	ldi	r26, 0x7C	; 124
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	9c 91       	ld	r25, X
     388:	e5 e7       	ldi	r30, 0x75	; 117
     38a:	f1 e0       	ldi	r31, 0x01	; 1
     38c:	e8 0f       	add	r30, r24
     38e:	f1 1d       	adc	r31, r1
     390:	90 7e       	andi	r25, 0xE0	; 224
     392:	80 81       	ld	r24, Z
     394:	98 2b       	or	r25, r24
     396:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     398:	08 95       	ret

0000039a <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     39a:	1f 92       	push	r1
     39c:	0f 92       	push	r0
     39e:	0f b6       	in	r0, 0x3f	; 63
     3a0:	0f 92       	push	r0
     3a2:	11 24       	eor	r1, r1
     3a4:	2f 93       	push	r18
     3a6:	3f 93       	push	r19
     3a8:	4f 93       	push	r20
     3aa:	8f 93       	push	r24
     3ac:	9f 93       	push	r25
     3ae:	af 93       	push	r26
     3b0:	bf 93       	push	r27
     3b2:	ef 93       	push	r30
     3b4:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     3b6:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     3ba:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     3be:	20 91 1b 02 	lds	r18, 0x021B
     3c2:	22 23       	and	r18, r18
     3c4:	11 f4       	brne	.+4      	; 0x3ca <__vector_19+0x30>
     3c6:	e3 e0       	ldi	r30, 0x03	; 3
     3c8:	02 c0       	rjmp	.+4      	; 0x3ce <__vector_19+0x34>
	else		real_channel = curr_ch-1;
     3ca:	e2 2f       	mov	r30, r18
     3cc:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     3ce:	f0 e0       	ldi	r31, 0x00	; 0
     3d0:	ee 0f       	add	r30, r30
     3d2:	ff 1f       	adc	r31, r31
     3d4:	df 01       	movw	r26, r30
     3d6:	a5 5f       	subi	r26, 0xF5	; 245
     3d8:	bd 4f       	sbci	r27, 0xFD	; 253
     3da:	93 2f       	mov	r25, r19
     3dc:	80 e0       	ldi	r24, 0x00	; 0
     3de:	84 0f       	add	r24, r20
     3e0:	91 1d       	adc	r25, r1
     3e2:	8d 93       	st	X+, r24
     3e4:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     3e6:	e4 5e       	subi	r30, 0xE4	; 228
     3e8:	fd 4f       	sbci	r31, 0xFD	; 253
     3ea:	80 81       	ld	r24, Z
     3ec:	91 81       	ldd	r25, Z+1	; 0x01
     3ee:	01 96       	adiw	r24, 0x01	; 1
     3f0:	91 83       	std	Z+1, r25	; 0x01
     3f2:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     3f4:	82 2f       	mov	r24, r18
     3f6:	8f 5f       	subi	r24, 0xFF	; 255
     3f8:	80 93 1b 02 	sts	0x021B, r24
     3fc:	84 30       	cpi	r24, 0x04	; 4
     3fe:	10 f0       	brcs	.+4      	; 0x404 <__vector_19+0x6a>
     400:	10 92 1b 02 	sts	0x021B, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     404:	80 91 7c 00 	lds	r24, 0x007C
     408:	e0 91 1b 02 	lds	r30, 0x021B
     40c:	f0 e0       	ldi	r31, 0x00	; 0
     40e:	eb 58       	subi	r30, 0x8B	; 139
     410:	fe 4f       	sbci	r31, 0xFE	; 254
     412:	80 7e       	andi	r24, 0xE0	; 224
     414:	90 81       	ld	r25, Z
     416:	89 2b       	or	r24, r25
     418:	80 93 7c 00 	sts	0x007C, r24
	
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
}
     41c:	ff 91       	pop	r31
     41e:	ef 91       	pop	r30
     420:	bf 91       	pop	r27
     422:	af 91       	pop	r26
     424:	9f 91       	pop	r25
     426:	8f 91       	pop	r24
     428:	4f 91       	pop	r20
     42a:	3f 91       	pop	r19
     42c:	2f 91       	pop	r18
     42e:	0f 90       	pop	r0
     430:	0f be       	out	0x3f, r0	; 63
     432:	0f 90       	pop	r0
     434:	1f 90       	pop	r1
     436:	18 95       	reti

00000438 <adc_init>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	printf("\n");
}

void adc_init() {
     438:	ef 92       	push	r14
     43a:	ff 92       	push	r15
     43c:	0f 93       	push	r16
     43e:	1f 93       	push	r17
	printf("adc: init...\n");
     440:	80 e4       	ldi	r24, 0x40	; 64
     442:	91 e0       	ldi	r25, 0x01	; 1
     444:	0e 94 6d 05 	call	0xada	; 0xada <puts>

	power_adc_enable();
     448:	e4 e6       	ldi	r30, 0x64	; 100
     44a:	f0 e0       	ldi	r31, 0x00	; 0
     44c:	80 81       	ld	r24, Z
     44e:	8e 7f       	andi	r24, 0xFE	; 254
     450:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     452:	0c e7       	ldi	r16, 0x7C	; 124
     454:	10 e0       	ldi	r17, 0x00	; 0
     456:	f8 01       	movw	r30, r16
     458:	80 81       	ld	r24, Z
     45a:	80 64       	ori	r24, 0x40	; 64
     45c:	80 83       	st	Z, r24
	ADMUX&=~(uint8_t)(1<<REFS1);
     45e:	80 81       	ld	r24, Z
     460:	8f 77       	andi	r24, 0x7F	; 127
     462:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     464:	9a e7       	ldi	r25, 0x7A	; 122
     466:	e9 2e       	mov	r14, r25
     468:	f1 2c       	mov	r15, r1
     46a:	f7 01       	movw	r30, r14
     46c:	80 81       	ld	r24, Z
     46e:	88 6a       	ori	r24, 0xA8	; 168
     470:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     472:	80 81       	ld	r24, Z
     474:	88 7f       	andi	r24, 0xF8	; 248
     476:	86 60       	ori	r24, 0x06	; 6
     478:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (uint8_t)(1<<7); //reserved bit.
     47a:	eb e7       	ldi	r30, 0x7B	; 123
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	80 81       	ld	r24, Z
     480:	80 68       	ori	r24, 0x80	; 128
     482:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     484:	80 81       	ld	r24, Z
     486:	88 7f       	andi	r24, 0xF8	; 248
     488:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     48a:	ee e7       	ldi	r30, 0x7E	; 126
     48c:	f0 e0       	ldi	r31, 0x00	; 0
     48e:	80 81       	ld	r24, Z
     490:	80 6f       	ori	r24, 0xF0	; 240
     492:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     494:	83 b7       	in	r24, 0x33	; 51
     496:	81 7f       	andi	r24, 0xF1	; 241
     498:	82 60       	ori	r24, 0x02	; 2
     49a:	83 bf       	out	0x33, r24	; 51
	printf("adc: setup convertions...\n");
     49c:	8d e4       	ldi	r24, 0x4D	; 77
     49e:	91 e0       	ldi	r25, 0x01	; 1
     4a0:	0e 94 6d 05 	call	0xada	; 0xada <puts>
	adc_set_channel(curr_ch);
     4a4:	20 91 1b 02 	lds	r18, 0x021B

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     4a8:	f8 01       	movw	r30, r16
     4aa:	80 81       	ld	r24, Z
     4ac:	a5 e7       	ldi	r26, 0x75	; 117
     4ae:	b1 e0       	ldi	r27, 0x01	; 1
     4b0:	fd 01       	movw	r30, r26
     4b2:	e2 0f       	add	r30, r18
     4b4:	f1 1d       	adc	r31, r1
     4b6:	80 7e       	andi	r24, 0xE0	; 224
     4b8:	90 81       	ld	r25, Z
     4ba:	89 2b       	or	r24, r25
     4bc:	f8 01       	movw	r30, r16
     4be:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf("adc: setup convertions...\n");
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (uint8_t)(1<<ADSC);
     4c0:	f7 01       	movw	r30, r14
     4c2:	80 81       	ld	r24, Z
     4c4:	80 64       	ori	r24, 0x40	; 64
     4c6:	80 83       	st	Z, r24
     4c8:	80 e0       	ldi	r24, 0x00	; 0
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	01 97       	sbiw	r24, 0x01	; 1
     4ce:	f1 f7       	brne	.-4      	; 0x4cc <adc_init+0x94>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     4d0:	2f 5f       	subi	r18, 0xFF	; 255
     4d2:	20 93 1b 02 	sts	0x021B, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     4d6:	f8 01       	movw	r30, r16
     4d8:	80 81       	ld	r24, Z
     4da:	a2 0f       	add	r26, r18
     4dc:	b1 1d       	adc	r27, r1
     4de:	80 7e       	andi	r24, 0xE0	; 224
     4e0:	9c 91       	ld	r25, X
     4e2:	89 2b       	or	r24, r25
     4e4:	80 83       	st	Z, r24
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);
	
	//memcopy(adc_offsets,adc_val,sizeof(adc_val));
	
}
     4e6:	1f 91       	pop	r17
     4e8:	0f 91       	pop	r16
     4ea:	ff 90       	pop	r15
     4ec:	ef 90       	pop	r14
     4ee:	08 95       	ret

000004f0 <print_adc_values>:
#include <avr/power.h>
#include <stdio.h>
#include <math.h>
#include <util/delay_basic.h>

void print_adc_values() {
     4f0:	0f 93       	push	r16
     4f2:	1f 93       	push	r17
	//printf("ADC: ");
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     4f4:	80 91 0b 02 	lds	r24, 0x020B
     4f8:	90 91 0c 02 	lds	r25, 0x020C
     4fc:	9f 93       	push	r25
     4fe:	8f 93       	push	r24
     500:	1f 92       	push	r1
     502:	1f 92       	push	r1
     504:	07 e6       	ldi	r16, 0x67	; 103
     506:	11 e0       	ldi	r17, 0x01	; 1
     508:	1f 93       	push	r17
     50a:	0f 93       	push	r16
     50c:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     510:	80 91 0d 02 	lds	r24, 0x020D
     514:	90 91 0e 02 	lds	r25, 0x020E
     518:	9f 93       	push	r25
     51a:	8f 93       	push	r24
     51c:	81 e0       	ldi	r24, 0x01	; 1
     51e:	90 e0       	ldi	r25, 0x00	; 0
     520:	9f 93       	push	r25
     522:	8f 93       	push	r24
     524:	1f 93       	push	r17
     526:	0f 93       	push	r16
     528:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     52c:	80 91 0f 02 	lds	r24, 0x020F
     530:	90 91 10 02 	lds	r25, 0x0210
     534:	9f 93       	push	r25
     536:	8f 93       	push	r24
     538:	82 e0       	ldi	r24, 0x02	; 2
     53a:	90 e0       	ldi	r25, 0x00	; 0
     53c:	9f 93       	push	r25
     53e:	8f 93       	push	r24
     540:	1f 93       	push	r17
     542:	0f 93       	push	r16
     544:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     548:	80 91 11 02 	lds	r24, 0x0211
     54c:	90 91 12 02 	lds	r25, 0x0212
     550:	9f 93       	push	r25
     552:	8f 93       	push	r24
     554:	83 e0       	ldi	r24, 0x03	; 3
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	9f 93       	push	r25
     55a:	8f 93       	push	r24
     55c:	1f 93       	push	r17
     55e:	0f 93       	push	r16
     560:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
	printf("\n");
     564:	8a e0       	ldi	r24, 0x0A	; 10
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	0e 94 66 05 	call	0xacc	; 0xacc <putchar>
     56c:	8d b7       	in	r24, 0x3d	; 61
     56e:	9e b7       	in	r25, 0x3e	; 62
     570:	48 96       	adiw	r24, 0x18	; 24
     572:	0f b6       	in	r0, 0x3f	; 63
     574:	f8 94       	cli
     576:	9e bf       	out	0x3e, r25	; 62
     578:	0f be       	out	0x3f, r0	; 63
     57a:	8d bf       	out	0x3d, r24	; 61
}
     57c:	1f 91       	pop	r17
     57e:	0f 91       	pop	r16
     580:	08 95       	ret

00000582 <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     582:	1f 93       	push	r17
     584:	18 2f       	mov	r17, r24

  if (c == '\n')
     586:	8a 30       	cpi	r24, 0x0A	; 10
     588:	19 f4       	brne	.+6      	; 0x590 <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     58a:	8d e0       	ldi	r24, 0x0D	; 13
     58c:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     590:	80 91 c0 00 	lds	r24, 0x00C0
     594:	85 ff       	sbrs	r24, 5
     596:	fc cf       	rjmp	.-8      	; 0x590 <usart0_putchar+0xe>
  UDR0 = c;
     598:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     59c:	80 e0       	ldi	r24, 0x00	; 0
     59e:	90 e0       	ldi	r25, 0x00	; 0
     5a0:	1f 91       	pop	r17
     5a2:	08 95       	ret

000005a4 <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     5a4:	ef 92       	push	r14
     5a6:	ff 92       	push	r15
     5a8:	0f 93       	push	r16
     5aa:	1f 93       	push	r17
     5ac:	cf 93       	push	r28
     5ae:	df 93       	push	r29
     5b0:	7c 01       	movw	r14, r24
	uint8_t c;
	char *cp, *cp2;
	static char b[RX_BUFSIZE];
	static char *rxp;

	if (rxp == 0) {
     5b2:	80 91 b4 01 	lds	r24, 0x01B4
     5b6:	90 91 b5 01 	lds	r25, 0x01B5
     5ba:	89 2b       	or	r24, r25
     5bc:	09 f0       	breq	.+2      	; 0x5c0 <usart0_getchar+0x1c>
     5be:	a0 c0       	rjmp	.+320    	; 0x700 <usart0_getchar+0x15c>
     5c0:	06 eb       	ldi	r16, 0xB6	; 182
     5c2:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     5c4:	80 91 c0 00 	lds	r24, 0x00C0
     5c8:	87 ff       	sbrs	r24, 7
     5ca:	fc cf       	rjmp	.-8      	; 0x5c4 <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     5cc:	80 91 c0 00 	lds	r24, 0x00C0
     5d0:	84 ff       	sbrs	r24, 4
     5d2:	03 c0       	rjmp	.+6      	; 0x5da <usart0_getchar+0x36>
     5d4:	2e ef       	ldi	r18, 0xFE	; 254
     5d6:	3f ef       	ldi	r19, 0xFF	; 255
     5d8:	a7 c0       	rjmp	.+334    	; 0x728 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     5da:	80 91 c0 00 	lds	r24, 0x00C0
     5de:	83 fd       	sbrc	r24, 3
     5e0:	a1 c0       	rjmp	.+322    	; 0x724 <usart0_getchar+0x180>
			c = UDR0;
     5e2:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     5e6:	9d 30       	cpi	r25, 0x0D	; 13
     5e8:	11 f0       	breq	.+4      	; 0x5ee <usart0_getchar+0x4a>
			if (c == '\n') {
     5ea:	9a 30       	cpi	r25, 0x0A	; 10
     5ec:	69 f4       	brne	.+26     	; 0x608 <usart0_getchar+0x64>
				*cp = c;
     5ee:	8a e0       	ldi	r24, 0x0A	; 10
     5f0:	f8 01       	movw	r30, r16
     5f2:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     5f4:	b7 01       	movw	r22, r14
     5f6:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
				rxp = b;
     5fa:	86 eb       	ldi	r24, 0xB6	; 182
     5fc:	91 e0       	ldi	r25, 0x01	; 1
     5fe:	90 93 b5 01 	sts	0x01B5, r25
     602:	80 93 b4 01 	sts	0x01B4, r24
     606:	7c c0       	rjmp	.+248    	; 0x700 <usart0_getchar+0x15c>
				break;
			}
			else if (c == '\t') 	c = ' ';
     608:	99 30       	cpi	r25, 0x09	; 9
     60a:	09 f4       	brne	.+2      	; 0x60e <usart0_getchar+0x6a>
     60c:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     60e:	89 2f       	mov	r24, r25
     610:	80 52       	subi	r24, 0x20	; 32
     612:	8f 35       	cpi	r24, 0x5F	; 95
     614:	10 f0       	brcs	.+4      	; 0x61a <usart0_getchar+0x76>
     616:	90 3a       	cpi	r25, 0xA0	; 160
     618:	78 f0       	brcs	.+30     	; 0x638 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     61a:	f2 e0       	ldi	r31, 0x02	; 2
     61c:	05 30       	cpi	r16, 0x05	; 5
     61e:	1f 07       	cpc	r17, r31
     620:	19 f4       	brne	.+6      	; 0x628 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     622:	b7 01       	movw	r22, r14
     624:	87 e0       	ldi	r24, 0x07	; 7
     626:	05 c0       	rjmp	.+10     	; 0x632 <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     628:	f8 01       	movw	r30, r16
     62a:	91 93       	st	Z+, r25
     62c:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     62e:	b7 01       	movw	r22, r14
     630:	89 2f       	mov	r24, r25
     632:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
     636:	c6 cf       	rjmp	.-116    	; 0x5c4 <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     638:	92 31       	cpi	r25, 0x12	; 18
     63a:	39 f1       	breq	.+78     	; 0x68a <usart0_getchar+0xe6>
     63c:	93 31       	cpi	r25, 0x13	; 19
     63e:	38 f4       	brcc	.+14     	; 0x64e <usart0_getchar+0xaa>
     640:	93 30       	cpi	r25, 0x03	; 3
     642:	09 f4       	brne	.+2      	; 0x646 <usart0_getchar+0xa2>
     644:	6f c0       	rjmp	.+222    	; 0x724 <usart0_getchar+0x180>
     646:	98 30       	cpi	r25, 0x08	; 8
     648:	09 f0       	breq	.+2      	; 0x64c <usart0_getchar+0xa8>
     64a:	bc cf       	rjmp	.-136    	; 0x5c4 <usart0_getchar+0x20>
     64c:	09 c0       	rjmp	.+18     	; 0x660 <usart0_getchar+0xbc>
     64e:	97 31       	cpi	r25, 0x17	; 23
     650:	09 f4       	brne	.+2      	; 0x654 <usart0_getchar+0xb0>
     652:	4b c0       	rjmp	.+150    	; 0x6ea <usart0_getchar+0x146>
     654:	9f 37       	cpi	r25, 0x7F	; 127
     656:	21 f0       	breq	.+8      	; 0x660 <usart0_getchar+0xbc>
     658:	95 31       	cpi	r25, 0x15	; 21
     65a:	09 f0       	breq	.+2      	; 0x65e <usart0_getchar+0xba>
     65c:	b3 cf       	rjmp	.-154    	; 0x5c4 <usart0_getchar+0x20>
     65e:	32 c0       	rjmp	.+100    	; 0x6c4 <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     660:	f1 e0       	ldi	r31, 0x01	; 1
     662:	06 3b       	cpi	r16, 0xB6	; 182
     664:	1f 07       	cpc	r17, r31
     666:	09 f0       	breq	.+2      	; 0x66a <usart0_getchar+0xc6>
     668:	08 f4       	brcc	.+2      	; 0x66c <usart0_getchar+0xc8>
     66a:	ac cf       	rjmp	.-168    	; 0x5c4 <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     66c:	b7 01       	movw	r22, r14
     66e:	88 e0       	ldi	r24, 0x08	; 8
     670:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
					usart0_putchar(' ', stream);
     674:	b7 01       	movw	r22, r14
     676:	80 e2       	ldi	r24, 0x20	; 32
     678:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
					usart0_putchar('\b', stream);
     67c:	b7 01       	movw	r22, r14
     67e:	88 e0       	ldi	r24, 0x08	; 8
     680:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
					cp--;
     684:	01 50       	subi	r16, 0x01	; 1
     686:	10 40       	sbci	r17, 0x00	; 0
     688:	9d cf       	rjmp	.-198    	; 0x5c4 <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     68a:	b7 01       	movw	r22, r14
     68c:	8d e0       	ldi	r24, 0x0D	; 13
     68e:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
     692:	c6 eb       	ldi	r28, 0xB6	; 182
     694:	d1 e0       	ldi	r29, 0x01	; 1
     696:	04 c0       	rjmp	.+8      	; 0x6a0 <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     698:	b7 01       	movw	r22, r14
     69a:	89 91       	ld	r24, Y+
     69c:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     6a0:	c0 17       	cp	r28, r16
     6a2:	d1 07       	cpc	r29, r17
     6a4:	c8 f3       	brcs	.-14     	; 0x698 <usart0_getchar+0xf4>
     6a6:	8e cf       	rjmp	.-228    	; 0x5c4 <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     6a8:	b7 01       	movw	r22, r14
     6aa:	88 e0       	ldi	r24, 0x08	; 8
     6ac:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
					usart0_putchar(' ', stream);
     6b0:	b7 01       	movw	r22, r14
     6b2:	80 e2       	ldi	r24, 0x20	; 32
     6b4:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
					usart0_putchar('\b', stream);
     6b8:	b7 01       	movw	r22, r14
     6ba:	88 e0       	ldi	r24, 0x08	; 8
     6bc:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
					cp--;
     6c0:	01 50       	subi	r16, 0x01	; 1
     6c2:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     6c4:	81 e0       	ldi	r24, 0x01	; 1
     6c6:	06 3b       	cpi	r16, 0xB6	; 182
     6c8:	18 07       	cpc	r17, r24
     6ca:	09 f0       	breq	.+2      	; 0x6ce <usart0_getchar+0x12a>
     6cc:	68 f7       	brcc	.-38     	; 0x6a8 <usart0_getchar+0x104>
     6ce:	7a cf       	rjmp	.-268    	; 0x5c4 <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     6d0:	b7 01       	movw	r22, r14
     6d2:	88 e0       	ldi	r24, 0x08	; 8
     6d4:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
					usart0_putchar(' ', stream);
     6d8:	b7 01       	movw	r22, r14
     6da:	80 e2       	ldi	r24, 0x20	; 32
     6dc:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
					usart0_putchar('\b', stream);
     6e0:	b7 01       	movw	r22, r14
     6e2:	88 e0       	ldi	r24, 0x08	; 8
     6e4:	0e 94 c1 02 	call	0x582	; 0x582 <usart0_putchar>
     6e8:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     6ea:	e1 e0       	ldi	r30, 0x01	; 1
     6ec:	06 3b       	cpi	r16, 0xB6	; 182
     6ee:	1e 07       	cpc	r17, r30
     6f0:	09 f0       	breq	.+2      	; 0x6f4 <usart0_getchar+0x150>
     6f2:	08 f4       	brcc	.+2      	; 0x6f6 <usart0_getchar+0x152>
     6f4:	67 cf       	rjmp	.-306    	; 0x5c4 <usart0_getchar+0x20>
     6f6:	e8 01       	movw	r28, r16
     6f8:	8a 91       	ld	r24, -Y
     6fa:	80 32       	cpi	r24, 0x20	; 32
     6fc:	49 f7       	brne	.-46     	; 0x6d0 <usart0_getchar+0x12c>
     6fe:	62 cf       	rjmp	.-316    	; 0x5c4 <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     700:	e0 91 b4 01 	lds	r30, 0x01B4
     704:	f0 91 b5 01 	lds	r31, 0x01B5
     708:	81 91       	ld	r24, Z+
     70a:	f0 93 b5 01 	sts	0x01B5, r31
     70e:	e0 93 b4 01 	sts	0x01B4, r30
	if (c == '\n')	rxp = 0;
     712:	8a 30       	cpi	r24, 0x0A	; 10
     714:	21 f4       	brne	.+8      	; 0x71e <usart0_getchar+0x17a>
     716:	10 92 b5 01 	sts	0x01B5, r1
     71a:	10 92 b4 01 	sts	0x01B4, r1
	return c;
     71e:	28 2f       	mov	r18, r24
     720:	30 e0       	ldi	r19, 0x00	; 0
     722:	02 c0       	rjmp	.+4      	; 0x728 <usart0_getchar+0x184>
     724:	2f ef       	ldi	r18, 0xFF	; 255
     726:	3f ef       	ldi	r19, 0xFF	; 255
}
     728:	c9 01       	movw	r24, r18
     72a:	df 91       	pop	r29
     72c:	cf 91       	pop	r28
     72e:	1f 91       	pop	r17
     730:	0f 91       	pop	r16
     732:	ff 90       	pop	r15
     734:	ef 90       	pop	r14
     736:	08 95       	ret

00000738 <usart_init>:

ISR(USART0_TX_vect) {
}
*/

void usart_init(void) {
     738:	e4 e6       	ldi	r30, 0x64	; 100
     73a:	f0 e0       	ldi	r31, 0x00	; 0
     73c:	80 81       	ld	r24, Z
     73e:	8d 7f       	andi	r24, 0xFD	; 253
     740:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     742:	89 e1       	ldi	r24, 0x19	; 25
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	90 93 c5 00 	sts	0x00C5, r25
     74a:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &= ~(1 << U2X0);
     74e:	e0 ec       	ldi	r30, 0xC0	; 192
     750:	f0 e0       	ldi	r31, 0x00	; 0
     752:	80 81       	ld	r24, Z
     754:	8d 7f       	andi	r24, 0xFD	; 253
     756:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     758:	88 e1       	ldi	r24, 0x18	; 24
     75a:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0)|(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     75e:	86 e0       	ldi	r24, 0x06	; 6
     760:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     764:	89 e7       	ldi	r24, 0x79	; 121
     766:	91 e0       	ldi	r25, 0x01	; 1
     768:	90 93 25 02 	sts	0x0225, r25
     76c:	80 93 24 02 	sts	0x0224, r24
     770:	90 93 27 02 	sts	0x0227, r25
     774:	80 93 26 02 	sts	0x0226, r24
}
     778:	08 95       	ret

0000077a <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>



void timer2_init(void) {
     77a:	80 91 70 00 	lds	r24, 0x0070
     77e:	8c 7f       	andi	r24, 0xFC	; 252
     780:	80 93 70 00 	sts	0x0070, r24
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
	
	// Enable asyncronous clocking.
	ASSR&=~(uint8_t)(1<<EXCLK);
     784:	80 91 b6 00 	lds	r24, 0x00B6
     788:	8f 7e       	andi	r24, 0xEF	; 239
     78a:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     78e:	80 91 b6 00 	lds	r24, 0x00B6
     792:	88 60       	ori	r24, 0x08	; 8
     794:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     798:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     79c:	80 91 b0 00 	lds	r24, 0x00B0
     7a0:	8f 77       	andi	r24, 0x7F	; 127
     7a2:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
     7a6:	80 91 b0 00 	lds	r24, 0x00B0
     7aa:	87 7b       	andi	r24, 0xB7	; 183
     7ac:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
     7b0:	80 91 b0 00 	lds	r24, 0x00B0
     7b4:	8f 7c       	andi	r24, 0xCF	; 207
     7b6:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
     7ba:	80 91 b0 00 	lds	r24, 0x00B0
     7be:	85 60       	ori	r24, 0x05	; 5
     7c0:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=~(1<<CS21);
     7c4:	80 91 b0 00 	lds	r24, 0x00B0
     7c8:	8d 7f       	andi	r24, 0xFD	; 253
     7ca:	80 93 b0 00 	sts	0x00B0, r24

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
     7ce:	80 91 b6 00 	lds	r24, 0x00B6
     7d2:	82 fd       	sbrc	r24, 2
     7d4:	fc cf       	rjmp	.-8      	; 0x7ce <timer2_init+0x54>
	loop_until_bit_is_clear(ASSR,OCR2UB);
     7d6:	80 91 b6 00 	lds	r24, 0x00B6
     7da:	81 fd       	sbrc	r24, 1
     7dc:	fc cf       	rjmp	.-8      	; 0x7d6 <timer2_init+0x5c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
     7de:	80 91 b6 00 	lds	r24, 0x00B6
     7e2:	80 fd       	sbrc	r24, 0
     7e4:	fc cf       	rjmp	.-8      	; 0x7de <timer2_init+0x64>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (uint8_t)(1<<TOIE2);
     7e6:	80 91 70 00 	lds	r24, 0x0070
     7ea:	81 60       	ori	r24, 0x01	; 1
     7ec:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
}
     7f0:	08 95       	ret

000007f2 <timer1_init>:
	printf("\tT: %ds\n",sec);
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     7f2:	e0 e8       	ldi	r30, 0x80	; 128
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	80 81       	ld	r24, Z
     7f8:	8f 70       	andi	r24, 0x0F	; 15
     7fa:	80 83       	st	Z, r24

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     7fc:	80 81       	ld	r24, Z
     7fe:	8c 7f       	andi	r24, 0xFC	; 252
     800:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     802:	e1 e8       	ldi	r30, 0x81	; 129
     804:	f0 e0       	ldi	r31, 0x00	; 0
     806:	80 81       	ld	r24, Z
     808:	80 62       	ori	r24, 0x20	; 32
     80a:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     80c:	80 81       	ld	r24, Z
     80e:	80 61       	ori	r24, 0x10	; 16
     810:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     812:	80 81       	ld	r24, Z
     814:	87 7f       	andi	r24, 0xF7	; 247
     816:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     818:	80 81       	ld	r24, Z
     81a:	80 68       	ori	r24, 0x80	; 128
     81c:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     81e:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     820:	f8 94       	cli
		ICR1=0xFFFF;
     822:	8f ef       	ldi	r24, 0xFF	; 255
     824:	9f ef       	ldi	r25, 0xFF	; 255
     826:	90 93 87 00 	sts	0x0087, r25
     82a:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     82e:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     830:	e1 e8       	ldi	r30, 0x81	; 129
     832:	f0 e0       	ldi	r31, 0x00	; 0
     834:	80 81       	ld	r24, Z
     836:	89 7f       	andi	r24, 0xF9	; 249
     838:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     83a:	80 81       	ld	r24, Z
     83c:	81 60       	ori	r24, 0x01	; 1
     83e:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// disable the interupts (probably done by default).
	TIMSK1&= (uint8_t)~((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     840:	ef e6       	ldi	r30, 0x6F	; 111
     842:	f0 e0       	ldi	r31, 0x00	; 0
     844:	80 81       	ld	r24, Z
     846:	88 7d       	andi	r24, 0xD8	; 216
     848:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= (uint8_t)(1<<M_PWMA_PIN)|(1<<M_PWMB_PIN);
     84a:	84 b1       	in	r24, 0x04	; 4
     84c:	8c 60       	ori	r24, 0x0C	; 12
     84e:	84 b9       	out	0x04, r24	; 4
}
     850:	08 95       	ret

00000852 <__vector_9>:

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     852:	1f 92       	push	r1
     854:	0f 92       	push	r0
     856:	0f b6       	in	r0, 0x3f	; 63
     858:	0f 92       	push	r0
     85a:	11 24       	eor	r1, r1
     85c:	8f 93       	push	r24
	timer_2_dir=UP;
     85e:	81 e0       	ldi	r24, 0x01	; 1
     860:	80 93 08 02 	sts	0x0208, r24
}
     864:	8f 91       	pop	r24
     866:	0f 90       	pop	r0
     868:	0f be       	out	0x3f, r0	; 63
     86a:	0f 90       	pop	r0
     86c:	1f 90       	pop	r1
     86e:	18 95       	reti

00000870 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     870:	1f 92       	push	r1
     872:	0f 92       	push	r0
     874:	0f b6       	in	r0, 0x3f	; 63
     876:	0f 92       	push	r0
     878:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     87a:	10 92 08 02 	sts	0x0208, r1
}
     87e:	0f 90       	pop	r0
     880:	0f be       	out	0x3f, r0	; 63
     882:	0f 90       	pop	r0
     884:	1f 90       	pop	r1
     886:	18 95       	reti

00000888 <__vector_7>:

/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     888:	1f 92       	push	r1
     88a:	0f 92       	push	r0
     88c:	0f b6       	in	r0, 0x3f	; 63
     88e:	0f 92       	push	r0
     890:	11 24       	eor	r1, r1
     892:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     894:	80 91 08 02 	lds	r24, 0x0208
     898:	88 23       	and	r24, r24
     89a:	11 f4       	brne	.+4      	; 0x8a0 <__vector_7+0x18>
		MOTOR_PWM_PORT&=~(1<<M_PWMA_PIN);
     89c:	2a 98       	cbi	0x05, 2	; 5
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     8a0:	2a 9a       	sbi	0x05, 2	; 5
		
}
     8a2:	8f 91       	pop	r24
     8a4:	0f 90       	pop	r0
     8a6:	0f be       	out	0x3f, r0	; 63
     8a8:	0f 90       	pop	r0
     8aa:	1f 90       	pop	r1
     8ac:	18 95       	reti

000008ae <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     8ae:	1f 92       	push	r1
     8b0:	0f 92       	push	r0
     8b2:	0f b6       	in	r0, 0x3f	; 63
     8b4:	0f 92       	push	r0
     8b6:	11 24       	eor	r1, r1
     8b8:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     8ba:	80 91 08 02 	lds	r24, 0x0208
     8be:	88 23       	and	r24, r24
     8c0:	11 f4       	brne	.+4      	; 0x8c6 <__vector_8+0x18>
		MOTOR_PWM_PORT&=~(1<<M_PWMB_PIN);
     8c2:	2b 98       	cbi	0x05, 3	; 5
     8c4:	01 c0       	rjmp	.+2      	; 0x8c8 <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     8c6:	2b 9a       	sbi	0x05, 3	; 5
}
     8c8:	8f 91       	pop	r24
     8ca:	0f 90       	pop	r0
     8cc:	0f be       	out	0x3f, r0	; 63
     8ce:	0f 90       	pop	r0
     8d0:	1f 90       	pop	r1
     8d2:	18 95       	reti

000008d4 <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
     8d4:	0e 94 f9 03 	call	0x7f2	; 0x7f2 <timer1_init>
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
	timer2_init(); //RTC
     8d8:	0e 94 bd 03 	call	0x77a	; 0x77a <timer2_init>
}
     8dc:	08 95       	ret

000008de <__vector_5>:
	//TIMSK2&=~(1<<OCIE2A); // Disabled
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     8de:	1f 92       	push	r1
     8e0:	0f 92       	push	r0
     8e2:	0f b6       	in	r0, 0x3f	; 63
     8e4:	0f 92       	push	r0
     8e6:	11 24       	eor	r1, r1
     8e8:	2f 93       	push	r18
     8ea:	3f 93       	push	r19
     8ec:	4f 93       	push	r20
     8ee:	5f 93       	push	r21
     8f0:	6f 93       	push	r22
     8f2:	7f 93       	push	r23
     8f4:	8f 93       	push	r24
     8f6:	9f 93       	push	r25
     8f8:	af 93       	push	r26
     8fa:	bf 93       	push	r27
     8fc:	ef 93       	push	r30
     8fe:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     900:	80 91 06 02 	lds	r24, 0x0206
     904:	90 91 07 02 	lds	r25, 0x0207
     908:	01 96       	adiw	r24, 0x01	; 1
     90a:	90 93 07 02 	sts	0x0207, r25
     90e:	80 93 06 02 	sts	0x0206, r24
	//1 Hz (16/16)
	printf("\tT: %ds\n",sec);
     912:	9f 93       	push	r25
     914:	8f 93       	push	r24
     916:	87 e8       	ldi	r24, 0x87	; 135
     918:	91 e0       	ldi	r25, 0x01	; 1
     91a:	9f 93       	push	r25
     91c:	8f 93       	push	r24
     91e:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     922:	0f 90       	pop	r0
     924:	0f 90       	pop	r0
     926:	0f 90       	pop	r0
     928:	0f 90       	pop	r0
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
     92a:	ff 91       	pop	r31
     92c:	ef 91       	pop	r30
     92e:	bf 91       	pop	r27
     930:	af 91       	pop	r26
     932:	9f 91       	pop	r25
     934:	8f 91       	pop	r24
     936:	7f 91       	pop	r23
     938:	6f 91       	pop	r22
     93a:	5f 91       	pop	r21
     93c:	4f 91       	pop	r20
     93e:	3f 91       	pop	r19
     940:	2f 91       	pop	r18
     942:	0f 90       	pop	r0
     944:	0f be       	out	0x3f, r0	; 63
     946:	0f 90       	pop	r0
     948:	1f 90       	pop	r1
     94a:	18 95       	reti

0000094c <get_motor_L>:
#include <stdio.h>
#include <inttypes.h>
#include <util/atomic.h>


uint16_t get_motor_L(void) {
     94c:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
     94e:	20 91 88 00 	lds	r18, 0x0088
     952:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     956:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     958:	c9 01       	movw	r24, r18
     95a:	08 95       	ret

0000095c <get_motor_R>:
	}
	return temp;
}

uint16_t get_motor_R(void) {
     95c:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
     95e:	20 91 8a 00 	lds	r18, 0x008A
     962:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     966:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     968:	c9 01       	movw	r24, r18
     96a:	08 95       	ret

0000096c <set_motor_L>:
	}
	return temp;
}

void set_motor_L(uint16_t speed) {
     96c:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
     96e:	90 93 89 00 	sts	0x0089, r25
     972:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     976:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     978:	08 95       	ret

0000097a <set_motor_R>:
	}
}

void set_motor_R(uint16_t speed) {
     97a:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
     97c:	90 93 8b 00 	sts	0x008B, r25
     980:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     984:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     986:	08 95       	ret

00000988 <lf_turn_left_inc>:
	
}
*/

enum {LEFT,RIGHT};
void lf_turn_left_inc(uint16_t inc) {
     988:	f8 94       	cli


uint16_t get_motor_L(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
     98a:	20 91 88 00 	lds	r18, 0x0088
     98e:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     992:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     994:	f8 94       	cli
}

uint16_t get_motor_R(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
     996:	40 91 8a 00 	lds	r20, 0x008A
     99a:	50 91 8b 00 	lds	r21, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     99e:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     9a0:	28 0f       	add	r18, r24
     9a2:	39 1f       	adc	r19, r25
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     9a4:	f8 94       	cli
	return temp;
}

void set_motor_L(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
     9a6:	30 93 89 00 	sts	0x0089, r19
     9aa:	20 93 88 00 	sts	0x0088, r18
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     9ae:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     9b0:	08 95       	ret

000009b2 <lf_turn_right_inc>:
	else
		set_motor_L(c_speed[LEFT]+inc);
	//TODO: case when ((c_speed[RIGHT]-inc) < LF_MIN_SPEED)?
		
}
void lf_turn_right_inc(uint16_t inc) {
     9b2:	f8 94       	cli


uint16_t get_motor_L(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
     9b4:	20 91 88 00 	lds	r18, 0x0088
     9b8:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     9bc:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     9be:	f8 94       	cli
}

uint16_t get_motor_R(void) {
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
     9c0:	20 91 8a 00 	lds	r18, 0x008A
     9c4:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     9c8:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     9ca:	28 0f       	add	r18, r24
     9cc:	39 1f       	adc	r19, r25
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     9ce:	f8 94       	cli
	}
}

void set_motor_R(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
     9d0:	30 93 8b 00 	sts	0x008B, r19
     9d4:	20 93 8a 00 	sts	0x008A, r18
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     9d8:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     9da:	08 95       	ret

000009dc <lf_full_speed>:
	}
	else
		set_motor_R(c_speed[RIGHT]+inc);
	//TODO: case when ((c_speed[RIGHT]-inc) < LF_MIN_SPEED)?
}
void lf_full_speed(void) {
     9dc:	f8 94       	cli
	return temp;
}

void set_motor_L(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
     9de:	8f ef       	ldi	r24, 0xFF	; 255
     9e0:	9f ef       	ldi	r25, 0xFF	; 255
     9e2:	90 93 89 00 	sts	0x0089, r25
     9e6:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     9ea:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     9ec:	f8 94       	cli
	}
}

void set_motor_R(uint16_t speed) {
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
     9ee:	8f ef       	ldi	r24, 0xFF	; 255
     9f0:	9f ef       	ldi	r25, 0xFF	; 255
     9f2:	90 93 8b 00 	sts	0x008B, r25
     9f6:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     9fa:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     9fc:	08 95       	ret

000009fe <motor_mode_R>:
//		return c_mode;
	printf("motor L mode: %d\n",c_mode);
	return c_mode;
}

uint8_t motor_mode_R(uint8_t mode) {
     9fe:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
     a00:	82 30       	cpi	r24, 0x02	; 2
     a02:	19 f4       	brne	.+6      	; 0xa0a <motor_mode_R+0xc>
		MOTOR_CTL_PORT&=~(1<<M_RIN1); // IN1 = L, IN2 = H
     a04:	5d 98       	cbi	0x0b, 5	; 11
		MOTOR_CTL_PORT|=(1<<M_RIN2);
     a06:	5f 9a       	sbi	0x0b, 7	; 11
     a08:	0f c0       	rjmp	.+30     	; 0xa28 <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
     a0a:	81 30       	cpi	r24, 0x01	; 1
     a0c:	19 f4       	brne	.+6      	; 0xa14 <motor_mode_R+0x16>
		MOTOR_CTL_PORT|=(1<<M_RIN1);
     a0e:	5d 9a       	sbi	0x0b, 5	; 11
		MOTOR_CTL_PORT&=~(1<<M_RIN2); // IN1 = H, IN2 = L
     a10:	5f 98       	cbi	0x0b, 7	; 11
     a12:	0a c0       	rjmp	.+20     	; 0xa28 <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
     a14:	83 30       	cpi	r24, 0x03	; 3
     a16:	19 f4       	brne	.+6      	; 0xa1e <motor_mode_R+0x20>
		MOTOR_CTL_PORT&=~((1<<M_RIN1)|(1<<M_RIN2)); // IN1 = L, IN2 = L
     a18:	8b b1       	in	r24, 0x0b	; 11
     a1a:	8f 75       	andi	r24, 0x5F	; 95
     a1c:	04 c0       	rjmp	.+8      	; 0xa26 <motor_mode_R+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
     a1e:	84 30       	cpi	r24, 0x04	; 4
     a20:	29 f4       	brne	.+10     	; 0xa2c <motor_mode_R+0x2e>
		MOTOR_CTL_PORT|=(1<<M_RIN1)|(1<<M_RIN2); // IN1 = H, IN2 = H
     a22:	8b b1       	in	r24, 0x0b	; 11
     a24:	80 6a       	ori	r24, 0xA0	; 160
     a26:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
     a28:	90 93 09 02 	sts	0x0209, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("motor R mode: %d\n",c_mode);
     a2c:	80 91 09 02 	lds	r24, 0x0209
     a30:	90 e0       	ldi	r25, 0x00	; 0
     a32:	9f 93       	push	r25
     a34:	8f 93       	push	r24
     a36:	80 e9       	ldi	r24, 0x90	; 144
     a38:	91 e0       	ldi	r25, 0x01	; 1
     a3a:	9f 93       	push	r25
     a3c:	8f 93       	push	r24
     a3e:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     a42:	0f 90       	pop	r0
     a44:	0f 90       	pop	r0
     a46:	0f 90       	pop	r0
     a48:	0f 90       	pop	r0
	return c_mode;
}
     a4a:	80 91 09 02 	lds	r24, 0x0209
     a4e:	08 95       	ret

00000a50 <motor_mode_L>:
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
	}
}

uint8_t motor_mode_L(uint8_t mode) {
     a50:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
     a52:	82 30       	cpi	r24, 0x02	; 2
     a54:	19 f4       	brne	.+6      	; 0xa5c <motor_mode_L+0xc>
		MOTOR_CTL_PORT&=~(1<<M_LIN1); // IN1 = L, IN2 = H
     a56:	59 98       	cbi	0x0b, 1	; 11
		MOTOR_CTL_PORT|=(1<<M_LIN2);
     a58:	5b 9a       	sbi	0x0b, 3	; 11
     a5a:	0f c0       	rjmp	.+30     	; 0xa7a <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
     a5c:	81 30       	cpi	r24, 0x01	; 1
     a5e:	19 f4       	brne	.+6      	; 0xa66 <motor_mode_L+0x16>
		MOTOR_CTL_PORT|=(1<<M_LIN1);
     a60:	59 9a       	sbi	0x0b, 1	; 11
		MOTOR_CTL_PORT&=~(1<<M_LIN2); // IN1 = H, IN2 = L
     a62:	5b 98       	cbi	0x0b, 3	; 11
     a64:	0a c0       	rjmp	.+20     	; 0xa7a <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
     a66:	83 30       	cpi	r24, 0x03	; 3
     a68:	19 f4       	brne	.+6      	; 0xa70 <motor_mode_L+0x20>
		MOTOR_CTL_PORT&=~((1<<M_LIN1)|(1<<M_LIN2)); // IN1 = L, IN2 = L
     a6a:	8b b1       	in	r24, 0x0b	; 11
     a6c:	85 7f       	andi	r24, 0xF5	; 245
     a6e:	04 c0       	rjmp	.+8      	; 0xa78 <motor_mode_L+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
     a70:	84 30       	cpi	r24, 0x04	; 4
     a72:	29 f4       	brne	.+10     	; 0xa7e <motor_mode_L+0x2e>
		MOTOR_CTL_PORT|=(1<<M_LIN1)|(1<<M_LIN2); // IN1 = H, IN2 = H
     a74:	8b b1       	in	r24, 0x0b	; 11
     a76:	8a 60       	ori	r24, 0x0A	; 10
     a78:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
     a7a:	90 93 0a 02 	sts	0x020A, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("motor L mode: %d\n",c_mode);
     a7e:	80 91 0a 02 	lds	r24, 0x020A
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	9f 93       	push	r25
     a86:	8f 93       	push	r24
     a88:	82 ea       	ldi	r24, 0xA2	; 162
     a8a:	91 e0       	ldi	r25, 0x01	; 1
     a8c:	9f 93       	push	r25
     a8e:	8f 93       	push	r24
     a90:	0e 94 51 05 	call	0xaa2	; 0xaa2 <printf>
     a94:	0f 90       	pop	r0
     a96:	0f 90       	pop	r0
     a98:	0f 90       	pop	r0
     a9a:	0f 90       	pop	r0
	return c_mode;
}
     a9c:	80 91 0a 02 	lds	r24, 0x020A
     aa0:	08 95       	ret

00000aa2 <printf>:
     aa2:	a0 e0       	ldi	r26, 0x00	; 0
     aa4:	b0 e0       	ldi	r27, 0x00	; 0
     aa6:	e7 e5       	ldi	r30, 0x57	; 87
     aa8:	f5 e0       	ldi	r31, 0x05	; 5
     aaa:	0c 94 4d 0b 	jmp	0x169a	; 0x169a <__prologue_saves__+0x20>
     aae:	fe 01       	movw	r30, r28
     ab0:	35 96       	adiw	r30, 0x05	; 5
     ab2:	61 91       	ld	r22, Z+
     ab4:	71 91       	ld	r23, Z+
     ab6:	af 01       	movw	r20, r30
     ab8:	80 91 26 02 	lds	r24, 0x0226
     abc:	90 91 27 02 	lds	r25, 0x0227
     ac0:	0e 94 b7 05 	call	0xb6e	; 0xb6e <vfprintf>
     ac4:	20 96       	adiw	r28, 0x00	; 0
     ac6:	e2 e0       	ldi	r30, 0x02	; 2
     ac8:	0c 94 69 0b 	jmp	0x16d2	; 0x16d2 <__epilogue_restores__+0x20>

00000acc <putchar>:
     acc:	60 91 26 02 	lds	r22, 0x0226
     ad0:	70 91 27 02 	lds	r23, 0x0227
     ad4:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     ad8:	08 95       	ret

00000ada <puts>:
     ada:	0f 93       	push	r16
     adc:	1f 93       	push	r17
     ade:	cf 93       	push	r28
     ae0:	df 93       	push	r29
     ae2:	8c 01       	movw	r16, r24
     ae4:	e0 91 26 02 	lds	r30, 0x0226
     ae8:	f0 91 27 02 	lds	r31, 0x0227
     aec:	83 81       	ldd	r24, Z+3	; 0x03
     aee:	81 ff       	sbrs	r24, 1
     af0:	21 c0       	rjmp	.+66     	; 0xb34 <puts+0x5a>
     af2:	c0 e0       	ldi	r28, 0x00	; 0
     af4:	d0 e0       	ldi	r29, 0x00	; 0
     af6:	0d c0       	rjmp	.+26     	; 0xb12 <puts+0x38>
     af8:	e0 91 26 02 	lds	r30, 0x0226
     afc:	f0 91 27 02 	lds	r31, 0x0227
     b00:	20 85       	ldd	r18, Z+8	; 0x08
     b02:	31 85       	ldd	r19, Z+9	; 0x09
     b04:	bf 01       	movw	r22, r30
     b06:	f9 01       	movw	r30, r18
     b08:	09 95       	icall
     b0a:	89 2b       	or	r24, r25
     b0c:	11 f0       	breq	.+4      	; 0xb12 <puts+0x38>
     b0e:	cf ef       	ldi	r28, 0xFF	; 255
     b10:	df ef       	ldi	r29, 0xFF	; 255
     b12:	f8 01       	movw	r30, r16
     b14:	81 91       	ld	r24, Z+
     b16:	8f 01       	movw	r16, r30
     b18:	88 23       	and	r24, r24
     b1a:	71 f7       	brne	.-36     	; 0xaf8 <puts+0x1e>
     b1c:	e0 91 26 02 	lds	r30, 0x0226
     b20:	f0 91 27 02 	lds	r31, 0x0227
     b24:	20 85       	ldd	r18, Z+8	; 0x08
     b26:	31 85       	ldd	r19, Z+9	; 0x09
     b28:	bf 01       	movw	r22, r30
     b2a:	8a e0       	ldi	r24, 0x0A	; 10
     b2c:	f9 01       	movw	r30, r18
     b2e:	09 95       	icall
     b30:	89 2b       	or	r24, r25
     b32:	11 f0       	breq	.+4      	; 0xb38 <puts+0x5e>
     b34:	cf ef       	ldi	r28, 0xFF	; 255
     b36:	df ef       	ldi	r29, 0xFF	; 255
     b38:	ce 01       	movw	r24, r28
     b3a:	df 91       	pop	r29
     b3c:	cf 91       	pop	r28
     b3e:	1f 91       	pop	r17
     b40:	0f 91       	pop	r16
     b42:	08 95       	ret

00000b44 <scanf>:
     b44:	a0 e0       	ldi	r26, 0x00	; 0
     b46:	b0 e0       	ldi	r27, 0x00	; 0
     b48:	e8 ea       	ldi	r30, 0xA8	; 168
     b4a:	f5 e0       	ldi	r31, 0x05	; 5
     b4c:	0c 94 4d 0b 	jmp	0x169a	; 0x169a <__prologue_saves__+0x20>
     b50:	fe 01       	movw	r30, r28
     b52:	35 96       	adiw	r30, 0x05	; 5
     b54:	61 91       	ld	r22, Z+
     b56:	71 91       	ld	r23, Z+
     b58:	af 01       	movw	r20, r30
     b5a:	80 91 24 02 	lds	r24, 0x0224
     b5e:	90 91 25 02 	lds	r25, 0x0225
     b62:	0e 94 1a 09 	call	0x1234	; 0x1234 <vfscanf>
     b66:	20 96       	adiw	r28, 0x00	; 0
     b68:	e2 e0       	ldi	r30, 0x02	; 2
     b6a:	0c 94 69 0b 	jmp	0x16d2	; 0x16d2 <__epilogue_restores__+0x20>

00000b6e <vfprintf>:
     b6e:	ab e0       	ldi	r26, 0x0B	; 11
     b70:	b0 e0       	ldi	r27, 0x00	; 0
     b72:	ed eb       	ldi	r30, 0xBD	; 189
     b74:	f5 e0       	ldi	r31, 0x05	; 5
     b76:	0c 94 3d 0b 	jmp	0x167a	; 0x167a <__prologue_saves__>
     b7a:	3c 01       	movw	r6, r24
     b7c:	2b 01       	movw	r4, r22
     b7e:	5a 01       	movw	r10, r20
     b80:	fc 01       	movw	r30, r24
     b82:	17 82       	std	Z+7, r1	; 0x07
     b84:	16 82       	std	Z+6, r1	; 0x06
     b86:	83 81       	ldd	r24, Z+3	; 0x03
     b88:	81 fd       	sbrc	r24, 1
     b8a:	03 c0       	rjmp	.+6      	; 0xb92 <vfprintf+0x24>
     b8c:	6f ef       	ldi	r22, 0xFF	; 255
     b8e:	7f ef       	ldi	r23, 0xFF	; 255
     b90:	c8 c1       	rjmp	.+912    	; 0xf22 <vfprintf+0x3b4>
     b92:	9a e0       	ldi	r25, 0x0A	; 10
     b94:	89 2e       	mov	r8, r25
     b96:	1e 01       	movw	r2, r28
     b98:	08 94       	sec
     b9a:	21 1c       	adc	r2, r1
     b9c:	31 1c       	adc	r3, r1
     b9e:	f3 01       	movw	r30, r6
     ba0:	23 81       	ldd	r18, Z+3	; 0x03
     ba2:	f2 01       	movw	r30, r4
     ba4:	23 fd       	sbrc	r18, 3
     ba6:	85 91       	lpm	r24, Z+
     ba8:	23 ff       	sbrs	r18, 3
     baa:	81 91       	ld	r24, Z+
     bac:	2f 01       	movw	r4, r30
     bae:	88 23       	and	r24, r24
     bb0:	09 f4       	brne	.+2      	; 0xbb4 <vfprintf+0x46>
     bb2:	b4 c1       	rjmp	.+872    	; 0xf1c <vfprintf+0x3ae>
     bb4:	85 32       	cpi	r24, 0x25	; 37
     bb6:	39 f4       	brne	.+14     	; 0xbc6 <vfprintf+0x58>
     bb8:	23 fd       	sbrc	r18, 3
     bba:	85 91       	lpm	r24, Z+
     bbc:	23 ff       	sbrs	r18, 3
     bbe:	81 91       	ld	r24, Z+
     bc0:	2f 01       	movw	r4, r30
     bc2:	85 32       	cpi	r24, 0x25	; 37
     bc4:	29 f4       	brne	.+10     	; 0xbd0 <vfprintf+0x62>
     bc6:	b3 01       	movw	r22, r6
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     bce:	e7 cf       	rjmp	.-50     	; 0xb9e <vfprintf+0x30>
     bd0:	98 2f       	mov	r25, r24
     bd2:	dd 24       	eor	r13, r13
     bd4:	cc 24       	eor	r12, r12
     bd6:	99 24       	eor	r9, r9
     bd8:	ff e1       	ldi	r31, 0x1F	; 31
     bda:	fd 15       	cp	r31, r13
     bdc:	d0 f0       	brcs	.+52     	; 0xc12 <vfprintf+0xa4>
     bde:	9b 32       	cpi	r25, 0x2B	; 43
     be0:	69 f0       	breq	.+26     	; 0xbfc <vfprintf+0x8e>
     be2:	9c 32       	cpi	r25, 0x2C	; 44
     be4:	28 f4       	brcc	.+10     	; 0xbf0 <vfprintf+0x82>
     be6:	90 32       	cpi	r25, 0x20	; 32
     be8:	59 f0       	breq	.+22     	; 0xc00 <vfprintf+0x92>
     bea:	93 32       	cpi	r25, 0x23	; 35
     bec:	91 f4       	brne	.+36     	; 0xc12 <vfprintf+0xa4>
     bee:	0e c0       	rjmp	.+28     	; 0xc0c <vfprintf+0x9e>
     bf0:	9d 32       	cpi	r25, 0x2D	; 45
     bf2:	49 f0       	breq	.+18     	; 0xc06 <vfprintf+0x98>
     bf4:	90 33       	cpi	r25, 0x30	; 48
     bf6:	69 f4       	brne	.+26     	; 0xc12 <vfprintf+0xa4>
     bf8:	41 e0       	ldi	r20, 0x01	; 1
     bfa:	24 c0       	rjmp	.+72     	; 0xc44 <vfprintf+0xd6>
     bfc:	52 e0       	ldi	r21, 0x02	; 2
     bfe:	d5 2a       	or	r13, r21
     c00:	84 e0       	ldi	r24, 0x04	; 4
     c02:	d8 2a       	or	r13, r24
     c04:	28 c0       	rjmp	.+80     	; 0xc56 <vfprintf+0xe8>
     c06:	98 e0       	ldi	r25, 0x08	; 8
     c08:	d9 2a       	or	r13, r25
     c0a:	25 c0       	rjmp	.+74     	; 0xc56 <vfprintf+0xe8>
     c0c:	e0 e1       	ldi	r30, 0x10	; 16
     c0e:	de 2a       	or	r13, r30
     c10:	22 c0       	rjmp	.+68     	; 0xc56 <vfprintf+0xe8>
     c12:	d7 fc       	sbrc	r13, 7
     c14:	29 c0       	rjmp	.+82     	; 0xc68 <vfprintf+0xfa>
     c16:	89 2f       	mov	r24, r25
     c18:	80 53       	subi	r24, 0x30	; 48
     c1a:	8a 30       	cpi	r24, 0x0A	; 10
     c1c:	70 f4       	brcc	.+28     	; 0xc3a <vfprintf+0xcc>
     c1e:	d6 fe       	sbrs	r13, 6
     c20:	05 c0       	rjmp	.+10     	; 0xc2c <vfprintf+0xbe>
     c22:	98 9c       	mul	r9, r8
     c24:	90 2c       	mov	r9, r0
     c26:	11 24       	eor	r1, r1
     c28:	98 0e       	add	r9, r24
     c2a:	15 c0       	rjmp	.+42     	; 0xc56 <vfprintf+0xe8>
     c2c:	c8 9c       	mul	r12, r8
     c2e:	c0 2c       	mov	r12, r0
     c30:	11 24       	eor	r1, r1
     c32:	c8 0e       	add	r12, r24
     c34:	f0 e2       	ldi	r31, 0x20	; 32
     c36:	df 2a       	or	r13, r31
     c38:	0e c0       	rjmp	.+28     	; 0xc56 <vfprintf+0xe8>
     c3a:	9e 32       	cpi	r25, 0x2E	; 46
     c3c:	29 f4       	brne	.+10     	; 0xc48 <vfprintf+0xda>
     c3e:	d6 fc       	sbrc	r13, 6
     c40:	6d c1       	rjmp	.+730    	; 0xf1c <vfprintf+0x3ae>
     c42:	40 e4       	ldi	r20, 0x40	; 64
     c44:	d4 2a       	or	r13, r20
     c46:	07 c0       	rjmp	.+14     	; 0xc56 <vfprintf+0xe8>
     c48:	9c 36       	cpi	r25, 0x6C	; 108
     c4a:	19 f4       	brne	.+6      	; 0xc52 <vfprintf+0xe4>
     c4c:	50 e8       	ldi	r21, 0x80	; 128
     c4e:	d5 2a       	or	r13, r21
     c50:	02 c0       	rjmp	.+4      	; 0xc56 <vfprintf+0xe8>
     c52:	98 36       	cpi	r25, 0x68	; 104
     c54:	49 f4       	brne	.+18     	; 0xc68 <vfprintf+0xfa>
     c56:	f2 01       	movw	r30, r4
     c58:	23 fd       	sbrc	r18, 3
     c5a:	95 91       	lpm	r25, Z+
     c5c:	23 ff       	sbrs	r18, 3
     c5e:	91 91       	ld	r25, Z+
     c60:	2f 01       	movw	r4, r30
     c62:	99 23       	and	r25, r25
     c64:	09 f0       	breq	.+2      	; 0xc68 <vfprintf+0xfa>
     c66:	b8 cf       	rjmp	.-144    	; 0xbd8 <vfprintf+0x6a>
     c68:	89 2f       	mov	r24, r25
     c6a:	85 54       	subi	r24, 0x45	; 69
     c6c:	83 30       	cpi	r24, 0x03	; 3
     c6e:	18 f0       	brcs	.+6      	; 0xc76 <vfprintf+0x108>
     c70:	80 52       	subi	r24, 0x20	; 32
     c72:	83 30       	cpi	r24, 0x03	; 3
     c74:	38 f4       	brcc	.+14     	; 0xc84 <vfprintf+0x116>
     c76:	44 e0       	ldi	r20, 0x04	; 4
     c78:	50 e0       	ldi	r21, 0x00	; 0
     c7a:	a4 0e       	add	r10, r20
     c7c:	b5 1e       	adc	r11, r21
     c7e:	5f e3       	ldi	r21, 0x3F	; 63
     c80:	59 83       	std	Y+1, r21	; 0x01
     c82:	0f c0       	rjmp	.+30     	; 0xca2 <vfprintf+0x134>
     c84:	93 36       	cpi	r25, 0x63	; 99
     c86:	31 f0       	breq	.+12     	; 0xc94 <vfprintf+0x126>
     c88:	93 37       	cpi	r25, 0x73	; 115
     c8a:	79 f0       	breq	.+30     	; 0xcaa <vfprintf+0x13c>
     c8c:	93 35       	cpi	r25, 0x53	; 83
     c8e:	09 f0       	breq	.+2      	; 0xc92 <vfprintf+0x124>
     c90:	56 c0       	rjmp	.+172    	; 0xd3e <vfprintf+0x1d0>
     c92:	20 c0       	rjmp	.+64     	; 0xcd4 <vfprintf+0x166>
     c94:	f5 01       	movw	r30, r10
     c96:	80 81       	ld	r24, Z
     c98:	89 83       	std	Y+1, r24	; 0x01
     c9a:	42 e0       	ldi	r20, 0x02	; 2
     c9c:	50 e0       	ldi	r21, 0x00	; 0
     c9e:	a4 0e       	add	r10, r20
     ca0:	b5 1e       	adc	r11, r21
     ca2:	71 01       	movw	r14, r2
     ca4:	01 e0       	ldi	r16, 0x01	; 1
     ca6:	10 e0       	ldi	r17, 0x00	; 0
     ca8:	12 c0       	rjmp	.+36     	; 0xcce <vfprintf+0x160>
     caa:	f5 01       	movw	r30, r10
     cac:	e0 80       	ld	r14, Z
     cae:	f1 80       	ldd	r15, Z+1	; 0x01
     cb0:	d6 fc       	sbrc	r13, 6
     cb2:	03 c0       	rjmp	.+6      	; 0xcba <vfprintf+0x14c>
     cb4:	6f ef       	ldi	r22, 0xFF	; 255
     cb6:	7f ef       	ldi	r23, 0xFF	; 255
     cb8:	02 c0       	rjmp	.+4      	; 0xcbe <vfprintf+0x150>
     cba:	69 2d       	mov	r22, r9
     cbc:	70 e0       	ldi	r23, 0x00	; 0
     cbe:	42 e0       	ldi	r20, 0x02	; 2
     cc0:	50 e0       	ldi	r21, 0x00	; 0
     cc2:	a4 0e       	add	r10, r20
     cc4:	b5 1e       	adc	r11, r21
     cc6:	c7 01       	movw	r24, r14
     cc8:	0e 94 41 0a 	call	0x1482	; 0x1482 <strnlen>
     ccc:	8c 01       	movw	r16, r24
     cce:	5f e7       	ldi	r21, 0x7F	; 127
     cd0:	d5 22       	and	r13, r21
     cd2:	14 c0       	rjmp	.+40     	; 0xcfc <vfprintf+0x18e>
     cd4:	f5 01       	movw	r30, r10
     cd6:	e0 80       	ld	r14, Z
     cd8:	f1 80       	ldd	r15, Z+1	; 0x01
     cda:	d6 fc       	sbrc	r13, 6
     cdc:	03 c0       	rjmp	.+6      	; 0xce4 <vfprintf+0x176>
     cde:	6f ef       	ldi	r22, 0xFF	; 255
     ce0:	7f ef       	ldi	r23, 0xFF	; 255
     ce2:	02 c0       	rjmp	.+4      	; 0xce8 <vfprintf+0x17a>
     ce4:	69 2d       	mov	r22, r9
     ce6:	70 e0       	ldi	r23, 0x00	; 0
     ce8:	42 e0       	ldi	r20, 0x02	; 2
     cea:	50 e0       	ldi	r21, 0x00	; 0
     cec:	a4 0e       	add	r10, r20
     cee:	b5 1e       	adc	r11, r21
     cf0:	c7 01       	movw	r24, r14
     cf2:	0e 94 36 0a 	call	0x146c	; 0x146c <strnlen_P>
     cf6:	8c 01       	movw	r16, r24
     cf8:	50 e8       	ldi	r21, 0x80	; 128
     cfa:	d5 2a       	or	r13, r21
     cfc:	d3 fe       	sbrs	r13, 3
     cfe:	07 c0       	rjmp	.+14     	; 0xd0e <vfprintf+0x1a0>
     d00:	1a c0       	rjmp	.+52     	; 0xd36 <vfprintf+0x1c8>
     d02:	b3 01       	movw	r22, r6
     d04:	80 e2       	ldi	r24, 0x20	; 32
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     d0c:	ca 94       	dec	r12
     d0e:	8c 2d       	mov	r24, r12
     d10:	90 e0       	ldi	r25, 0x00	; 0
     d12:	08 17       	cp	r16, r24
     d14:	19 07       	cpc	r17, r25
     d16:	a8 f3       	brcs	.-22     	; 0xd02 <vfprintf+0x194>
     d18:	0e c0       	rjmp	.+28     	; 0xd36 <vfprintf+0x1c8>
     d1a:	f7 01       	movw	r30, r14
     d1c:	d7 fc       	sbrc	r13, 7
     d1e:	85 91       	lpm	r24, Z+
     d20:	d7 fe       	sbrs	r13, 7
     d22:	81 91       	ld	r24, Z+
     d24:	7f 01       	movw	r14, r30
     d26:	b3 01       	movw	r22, r6
     d28:	90 e0       	ldi	r25, 0x00	; 0
     d2a:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     d2e:	c1 10       	cpse	r12, r1
     d30:	ca 94       	dec	r12
     d32:	01 50       	subi	r16, 0x01	; 1
     d34:	10 40       	sbci	r17, 0x00	; 0
     d36:	01 15       	cp	r16, r1
     d38:	11 05       	cpc	r17, r1
     d3a:	79 f7       	brne	.-34     	; 0xd1a <vfprintf+0x1ac>
     d3c:	ec c0       	rjmp	.+472    	; 0xf16 <vfprintf+0x3a8>
     d3e:	94 36       	cpi	r25, 0x64	; 100
     d40:	11 f0       	breq	.+4      	; 0xd46 <vfprintf+0x1d8>
     d42:	99 36       	cpi	r25, 0x69	; 105
     d44:	71 f5       	brne	.+92     	; 0xda2 <vfprintf+0x234>
     d46:	d7 fe       	sbrs	r13, 7
     d48:	08 c0       	rjmp	.+16     	; 0xd5a <vfprintf+0x1ec>
     d4a:	f5 01       	movw	r30, r10
     d4c:	e0 80       	ld	r14, Z
     d4e:	f1 80       	ldd	r15, Z+1	; 0x01
     d50:	02 81       	ldd	r16, Z+2	; 0x02
     d52:	13 81       	ldd	r17, Z+3	; 0x03
     d54:	44 e0       	ldi	r20, 0x04	; 4
     d56:	50 e0       	ldi	r21, 0x00	; 0
     d58:	0a c0       	rjmp	.+20     	; 0xd6e <vfprintf+0x200>
     d5a:	f5 01       	movw	r30, r10
     d5c:	80 81       	ld	r24, Z
     d5e:	91 81       	ldd	r25, Z+1	; 0x01
     d60:	7c 01       	movw	r14, r24
     d62:	00 27       	eor	r16, r16
     d64:	f7 fc       	sbrc	r15, 7
     d66:	00 95       	com	r16
     d68:	10 2f       	mov	r17, r16
     d6a:	42 e0       	ldi	r20, 0x02	; 2
     d6c:	50 e0       	ldi	r21, 0x00	; 0
     d6e:	a4 0e       	add	r10, r20
     d70:	b5 1e       	adc	r11, r21
     d72:	5f e6       	ldi	r21, 0x6F	; 111
     d74:	d5 22       	and	r13, r21
     d76:	17 ff       	sbrs	r17, 7
     d78:	0a c0       	rjmp	.+20     	; 0xd8e <vfprintf+0x220>
     d7a:	10 95       	com	r17
     d7c:	00 95       	com	r16
     d7e:	f0 94       	com	r15
     d80:	e0 94       	com	r14
     d82:	e1 1c       	adc	r14, r1
     d84:	f1 1c       	adc	r15, r1
     d86:	01 1d       	adc	r16, r1
     d88:	11 1d       	adc	r17, r1
     d8a:	80 e8       	ldi	r24, 0x80	; 128
     d8c:	d8 2a       	or	r13, r24
     d8e:	2a e0       	ldi	r18, 0x0A	; 10
     d90:	30 e0       	ldi	r19, 0x00	; 0
     d92:	a1 01       	movw	r20, r2
     d94:	c8 01       	movw	r24, r16
     d96:	b7 01       	movw	r22, r14
     d98:	0e 94 d4 0a 	call	0x15a8	; 0x15a8 <__ultoa_invert>
     d9c:	f8 2e       	mov	r15, r24
     d9e:	f2 18       	sub	r15, r2
     da0:	40 c0       	rjmp	.+128    	; 0xe22 <vfprintf+0x2b4>
     da2:	95 37       	cpi	r25, 0x75	; 117
     da4:	29 f4       	brne	.+10     	; 0xdb0 <vfprintf+0x242>
     da6:	1d 2d       	mov	r17, r13
     da8:	1f 7e       	andi	r17, 0xEF	; 239
     daa:	2a e0       	ldi	r18, 0x0A	; 10
     dac:	30 e0       	ldi	r19, 0x00	; 0
     dae:	1d c0       	rjmp	.+58     	; 0xdea <vfprintf+0x27c>
     db0:	1d 2d       	mov	r17, r13
     db2:	19 7f       	andi	r17, 0xF9	; 249
     db4:	9f 36       	cpi	r25, 0x6F	; 111
     db6:	61 f0       	breq	.+24     	; 0xdd0 <vfprintf+0x262>
     db8:	90 37       	cpi	r25, 0x70	; 112
     dba:	20 f4       	brcc	.+8      	; 0xdc4 <vfprintf+0x256>
     dbc:	98 35       	cpi	r25, 0x58	; 88
     dbe:	09 f0       	breq	.+2      	; 0xdc2 <vfprintf+0x254>
     dc0:	ad c0       	rjmp	.+346    	; 0xf1c <vfprintf+0x3ae>
     dc2:	0f c0       	rjmp	.+30     	; 0xde2 <vfprintf+0x274>
     dc4:	90 37       	cpi	r25, 0x70	; 112
     dc6:	39 f0       	breq	.+14     	; 0xdd6 <vfprintf+0x268>
     dc8:	98 37       	cpi	r25, 0x78	; 120
     dca:	09 f0       	breq	.+2      	; 0xdce <vfprintf+0x260>
     dcc:	a7 c0       	rjmp	.+334    	; 0xf1c <vfprintf+0x3ae>
     dce:	04 c0       	rjmp	.+8      	; 0xdd8 <vfprintf+0x26a>
     dd0:	28 e0       	ldi	r18, 0x08	; 8
     dd2:	30 e0       	ldi	r19, 0x00	; 0
     dd4:	0a c0       	rjmp	.+20     	; 0xdea <vfprintf+0x27c>
     dd6:	10 61       	ori	r17, 0x10	; 16
     dd8:	14 fd       	sbrc	r17, 4
     dda:	14 60       	ori	r17, 0x04	; 4
     ddc:	20 e1       	ldi	r18, 0x10	; 16
     dde:	30 e0       	ldi	r19, 0x00	; 0
     de0:	04 c0       	rjmp	.+8      	; 0xdea <vfprintf+0x27c>
     de2:	14 fd       	sbrc	r17, 4
     de4:	16 60       	ori	r17, 0x06	; 6
     de6:	20 e1       	ldi	r18, 0x10	; 16
     de8:	32 e0       	ldi	r19, 0x02	; 2
     dea:	17 ff       	sbrs	r17, 7
     dec:	08 c0       	rjmp	.+16     	; 0xdfe <vfprintf+0x290>
     dee:	f5 01       	movw	r30, r10
     df0:	60 81       	ld	r22, Z
     df2:	71 81       	ldd	r23, Z+1	; 0x01
     df4:	82 81       	ldd	r24, Z+2	; 0x02
     df6:	93 81       	ldd	r25, Z+3	; 0x03
     df8:	44 e0       	ldi	r20, 0x04	; 4
     dfa:	50 e0       	ldi	r21, 0x00	; 0
     dfc:	08 c0       	rjmp	.+16     	; 0xe0e <vfprintf+0x2a0>
     dfe:	f5 01       	movw	r30, r10
     e00:	80 81       	ld	r24, Z
     e02:	91 81       	ldd	r25, Z+1	; 0x01
     e04:	bc 01       	movw	r22, r24
     e06:	80 e0       	ldi	r24, 0x00	; 0
     e08:	90 e0       	ldi	r25, 0x00	; 0
     e0a:	42 e0       	ldi	r20, 0x02	; 2
     e0c:	50 e0       	ldi	r21, 0x00	; 0
     e0e:	a4 0e       	add	r10, r20
     e10:	b5 1e       	adc	r11, r21
     e12:	a1 01       	movw	r20, r2
     e14:	0e 94 d4 0a 	call	0x15a8	; 0x15a8 <__ultoa_invert>
     e18:	f8 2e       	mov	r15, r24
     e1a:	f2 18       	sub	r15, r2
     e1c:	8f e7       	ldi	r24, 0x7F	; 127
     e1e:	d8 2e       	mov	r13, r24
     e20:	d1 22       	and	r13, r17
     e22:	d6 fe       	sbrs	r13, 6
     e24:	0b c0       	rjmp	.+22     	; 0xe3c <vfprintf+0x2ce>
     e26:	5e ef       	ldi	r21, 0xFE	; 254
     e28:	d5 22       	and	r13, r21
     e2a:	f9 14       	cp	r15, r9
     e2c:	38 f4       	brcc	.+14     	; 0xe3c <vfprintf+0x2ce>
     e2e:	d4 fe       	sbrs	r13, 4
     e30:	07 c0       	rjmp	.+14     	; 0xe40 <vfprintf+0x2d2>
     e32:	d2 fc       	sbrc	r13, 2
     e34:	05 c0       	rjmp	.+10     	; 0xe40 <vfprintf+0x2d2>
     e36:	8f ee       	ldi	r24, 0xEF	; 239
     e38:	d8 22       	and	r13, r24
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <vfprintf+0x2d2>
     e3c:	1f 2d       	mov	r17, r15
     e3e:	01 c0       	rjmp	.+2      	; 0xe42 <vfprintf+0x2d4>
     e40:	19 2d       	mov	r17, r9
     e42:	d4 fe       	sbrs	r13, 4
     e44:	0d c0       	rjmp	.+26     	; 0xe60 <vfprintf+0x2f2>
     e46:	fe 01       	movw	r30, r28
     e48:	ef 0d       	add	r30, r15
     e4a:	f1 1d       	adc	r31, r1
     e4c:	80 81       	ld	r24, Z
     e4e:	80 33       	cpi	r24, 0x30	; 48
     e50:	19 f4       	brne	.+6      	; 0xe58 <vfprintf+0x2ea>
     e52:	99 ee       	ldi	r25, 0xE9	; 233
     e54:	d9 22       	and	r13, r25
     e56:	08 c0       	rjmp	.+16     	; 0xe68 <vfprintf+0x2fa>
     e58:	1f 5f       	subi	r17, 0xFF	; 255
     e5a:	d2 fe       	sbrs	r13, 2
     e5c:	05 c0       	rjmp	.+10     	; 0xe68 <vfprintf+0x2fa>
     e5e:	03 c0       	rjmp	.+6      	; 0xe66 <vfprintf+0x2f8>
     e60:	8d 2d       	mov	r24, r13
     e62:	86 78       	andi	r24, 0x86	; 134
     e64:	09 f0       	breq	.+2      	; 0xe68 <vfprintf+0x2fa>
     e66:	1f 5f       	subi	r17, 0xFF	; 255
     e68:	0d 2d       	mov	r16, r13
     e6a:	d3 fc       	sbrc	r13, 3
     e6c:	14 c0       	rjmp	.+40     	; 0xe96 <vfprintf+0x328>
     e6e:	d0 fe       	sbrs	r13, 0
     e70:	0f c0       	rjmp	.+30     	; 0xe90 <vfprintf+0x322>
     e72:	1c 15       	cp	r17, r12
     e74:	10 f0       	brcs	.+4      	; 0xe7a <vfprintf+0x30c>
     e76:	9f 2c       	mov	r9, r15
     e78:	0b c0       	rjmp	.+22     	; 0xe90 <vfprintf+0x322>
     e7a:	9f 2c       	mov	r9, r15
     e7c:	9c 0c       	add	r9, r12
     e7e:	91 1a       	sub	r9, r17
     e80:	1c 2d       	mov	r17, r12
     e82:	06 c0       	rjmp	.+12     	; 0xe90 <vfprintf+0x322>
     e84:	b3 01       	movw	r22, r6
     e86:	80 e2       	ldi	r24, 0x20	; 32
     e88:	90 e0       	ldi	r25, 0x00	; 0
     e8a:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     e8e:	1f 5f       	subi	r17, 0xFF	; 255
     e90:	1c 15       	cp	r17, r12
     e92:	c0 f3       	brcs	.-16     	; 0xe84 <vfprintf+0x316>
     e94:	04 c0       	rjmp	.+8      	; 0xe9e <vfprintf+0x330>
     e96:	1c 15       	cp	r17, r12
     e98:	10 f4       	brcc	.+4      	; 0xe9e <vfprintf+0x330>
     e9a:	c1 1a       	sub	r12, r17
     e9c:	01 c0       	rjmp	.+2      	; 0xea0 <vfprintf+0x332>
     e9e:	cc 24       	eor	r12, r12
     ea0:	04 ff       	sbrs	r16, 4
     ea2:	10 c0       	rjmp	.+32     	; 0xec4 <vfprintf+0x356>
     ea4:	b3 01       	movw	r22, r6
     ea6:	80 e3       	ldi	r24, 0x30	; 48
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     eae:	02 ff       	sbrs	r16, 2
     eb0:	1e c0       	rjmp	.+60     	; 0xeee <vfprintf+0x380>
     eb2:	01 fd       	sbrc	r16, 1
     eb4:	03 c0       	rjmp	.+6      	; 0xebc <vfprintf+0x34e>
     eb6:	88 e7       	ldi	r24, 0x78	; 120
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	02 c0       	rjmp	.+4      	; 0xec0 <vfprintf+0x352>
     ebc:	88 e5       	ldi	r24, 0x58	; 88
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	b3 01       	movw	r22, r6
     ec2:	0c c0       	rjmp	.+24     	; 0xedc <vfprintf+0x36e>
     ec4:	80 2f       	mov	r24, r16
     ec6:	86 78       	andi	r24, 0x86	; 134
     ec8:	91 f0       	breq	.+36     	; 0xeee <vfprintf+0x380>
     eca:	01 ff       	sbrs	r16, 1
     ecc:	02 c0       	rjmp	.+4      	; 0xed2 <vfprintf+0x364>
     ece:	8b e2       	ldi	r24, 0x2B	; 43
     ed0:	01 c0       	rjmp	.+2      	; 0xed4 <vfprintf+0x366>
     ed2:	80 e2       	ldi	r24, 0x20	; 32
     ed4:	d7 fc       	sbrc	r13, 7
     ed6:	8d e2       	ldi	r24, 0x2D	; 45
     ed8:	b3 01       	movw	r22, r6
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     ee0:	06 c0       	rjmp	.+12     	; 0xeee <vfprintf+0x380>
     ee2:	b3 01       	movw	r22, r6
     ee4:	80 e3       	ldi	r24, 0x30	; 48
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     eec:	9a 94       	dec	r9
     eee:	f9 14       	cp	r15, r9
     ef0:	c0 f3       	brcs	.-16     	; 0xee2 <vfprintf+0x374>
     ef2:	fa 94       	dec	r15
     ef4:	f1 01       	movw	r30, r2
     ef6:	ef 0d       	add	r30, r15
     ef8:	f1 1d       	adc	r31, r1
     efa:	b3 01       	movw	r22, r6
     efc:	80 81       	ld	r24, Z
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     f04:	ff 20       	and	r15, r15
     f06:	a9 f7       	brne	.-22     	; 0xef2 <vfprintf+0x384>
     f08:	06 c0       	rjmp	.+12     	; 0xf16 <vfprintf+0x3a8>
     f0a:	b3 01       	movw	r22, r6
     f0c:	80 e2       	ldi	r24, 0x20	; 32
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	0e 94 8e 0a 	call	0x151c	; 0x151c <fputc>
     f14:	ca 94       	dec	r12
     f16:	cc 20       	and	r12, r12
     f18:	c1 f7       	brne	.-16     	; 0xf0a <vfprintf+0x39c>
     f1a:	41 ce       	rjmp	.-894    	; 0xb9e <vfprintf+0x30>
     f1c:	f3 01       	movw	r30, r6
     f1e:	66 81       	ldd	r22, Z+6	; 0x06
     f20:	77 81       	ldd	r23, Z+7	; 0x07
     f22:	cb 01       	movw	r24, r22
     f24:	2b 96       	adiw	r28, 0x0b	; 11
     f26:	e2 e1       	ldi	r30, 0x12	; 18
     f28:	0c 94 59 0b 	jmp	0x16b2	; 0x16b2 <__epilogue_restores__>

00000f2c <putval>:
     f2c:	fc 01       	movw	r30, r24
     f2e:	20 fd       	sbrc	r18, 0
     f30:	08 c0       	rjmp	.+16     	; 0xf42 <putval+0x16>
     f32:	23 fd       	sbrc	r18, 3
     f34:	05 c0       	rjmp	.+10     	; 0xf40 <putval+0x14>
     f36:	22 ff       	sbrs	r18, 2
     f38:	02 c0       	rjmp	.+4      	; 0xf3e <putval+0x12>
     f3a:	73 83       	std	Z+3, r23	; 0x03
     f3c:	62 83       	std	Z+2, r22	; 0x02
     f3e:	51 83       	std	Z+1, r21	; 0x01
     f40:	40 83       	st	Z, r20
     f42:	08 95       	ret

00000f44 <mulacc>:
     f44:	ef 92       	push	r14
     f46:	ff 92       	push	r15
     f48:	0f 93       	push	r16
     f4a:	1f 93       	push	r17
     f4c:	44 ff       	sbrs	r20, 4
     f4e:	02 c0       	rjmp	.+4      	; 0xf54 <mulacc+0x10>
     f50:	33 e0       	ldi	r19, 0x03	; 3
     f52:	11 c0       	rjmp	.+34     	; 0xf76 <mulacc+0x32>
     f54:	46 ff       	sbrs	r20, 6
     f56:	02 c0       	rjmp	.+4      	; 0xf5c <mulacc+0x18>
     f58:	34 e0       	ldi	r19, 0x04	; 4
     f5a:	0d c0       	rjmp	.+26     	; 0xf76 <mulacc+0x32>
     f5c:	db 01       	movw	r26, r22
     f5e:	fc 01       	movw	r30, r24
     f60:	aa 0f       	add	r26, r26
     f62:	bb 1f       	adc	r27, r27
     f64:	ee 1f       	adc	r30, r30
     f66:	ff 1f       	adc	r31, r31
     f68:	10 94       	com	r1
     f6a:	d1 f7       	brne	.-12     	; 0xf60 <mulacc+0x1c>
     f6c:	6a 0f       	add	r22, r26
     f6e:	7b 1f       	adc	r23, r27
     f70:	8e 1f       	adc	r24, r30
     f72:	9f 1f       	adc	r25, r31
     f74:	31 e0       	ldi	r19, 0x01	; 1
     f76:	66 0f       	add	r22, r22
     f78:	77 1f       	adc	r23, r23
     f7a:	88 1f       	adc	r24, r24
     f7c:	99 1f       	adc	r25, r25
     f7e:	31 50       	subi	r19, 0x01	; 1
     f80:	d1 f7       	brne	.-12     	; 0xf76 <mulacc+0x32>
     f82:	7b 01       	movw	r14, r22
     f84:	8c 01       	movw	r16, r24
     f86:	e2 0e       	add	r14, r18
     f88:	f1 1c       	adc	r15, r1
     f8a:	01 1d       	adc	r16, r1
     f8c:	11 1d       	adc	r17, r1
     f8e:	a8 01       	movw	r20, r16
     f90:	97 01       	movw	r18, r14
     f92:	b7 01       	movw	r22, r14
     f94:	ca 01       	movw	r24, r20
     f96:	1f 91       	pop	r17
     f98:	0f 91       	pop	r16
     f9a:	ff 90       	pop	r15
     f9c:	ef 90       	pop	r14
     f9e:	08 95       	ret

00000fa0 <skip_spaces>:
     fa0:	0f 93       	push	r16
     fa2:	1f 93       	push	r17
     fa4:	cf 93       	push	r28
     fa6:	df 93       	push	r29
     fa8:	8c 01       	movw	r16, r24
     faa:	c8 01       	movw	r24, r16
     fac:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
     fb0:	ec 01       	movw	r28, r24
     fb2:	97 fd       	sbrc	r25, 7
     fb4:	08 c0       	rjmp	.+16     	; 0xfc6 <skip_spaces+0x26>
     fb6:	0e 94 32 0b 	call	0x1664	; 0x1664 <isspace>
     fba:	89 2b       	or	r24, r25
     fbc:	b1 f7       	brne	.-20     	; 0xfaa <skip_spaces+0xa>
     fbe:	b8 01       	movw	r22, r16
     fc0:	ce 01       	movw	r24, r28
     fc2:	0e 94 ba 0a 	call	0x1574	; 0x1574 <ungetc>
     fc6:	ce 01       	movw	r24, r28
     fc8:	df 91       	pop	r29
     fca:	cf 91       	pop	r28
     fcc:	1f 91       	pop	r17
     fce:	0f 91       	pop	r16
     fd0:	08 95       	ret

00000fd2 <conv_int>:
     fd2:	a0 e0       	ldi	r26, 0x00	; 0
     fd4:	b0 e0       	ldi	r27, 0x00	; 0
     fd6:	ef ee       	ldi	r30, 0xEF	; 239
     fd8:	f7 e0       	ldi	r31, 0x07	; 7
     fda:	0c 94 45 0b 	jmp	0x168a	; 0x168a <__prologue_saves__+0x10>
     fde:	ec 01       	movw	r28, r24
     fe0:	c6 2e       	mov	r12, r22
     fe2:	5a 01       	movw	r10, r20
     fe4:	12 2f       	mov	r17, r18
     fe6:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
     fea:	ac 01       	movw	r20, r24
     fec:	8b 32       	cpi	r24, 0x2B	; 43
     fee:	19 f0       	breq	.+6      	; 0xff6 <conv_int+0x24>
     ff0:	8d 32       	cpi	r24, 0x2D	; 45
     ff2:	51 f4       	brne	.+20     	; 0x1008 <conv_int+0x36>
     ff4:	10 68       	ori	r17, 0x80	; 128
     ff6:	ca 94       	dec	r12
     ff8:	09 f4       	brne	.+2      	; 0xffc <conv_int+0x2a>
     ffa:	6d c0       	rjmp	.+218    	; 0x10d6 <conv_int+0x104>
     ffc:	ce 01       	movw	r24, r28
     ffe:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
    1002:	ac 01       	movw	r20, r24
    1004:	97 fd       	sbrc	r25, 7
    1006:	67 c0       	rjmp	.+206    	; 0x10d6 <conv_int+0x104>
    1008:	6d ef       	ldi	r22, 0xFD	; 253
    100a:	d6 2e       	mov	r13, r22
    100c:	d1 22       	and	r13, r17
    100e:	8d 2d       	mov	r24, r13
    1010:	80 73       	andi	r24, 0x30	; 48
    1012:	01 f5       	brne	.+64     	; 0x1054 <conv_int+0x82>
    1014:	40 33       	cpi	r20, 0x30	; 48
    1016:	f1 f4       	brne	.+60     	; 0x1054 <conv_int+0x82>
    1018:	ca 94       	dec	r12
    101a:	09 f4       	brne	.+2      	; 0x101e <conv_int+0x4c>
    101c:	47 c0       	rjmp	.+142    	; 0x10ac <conv_int+0xda>
    101e:	ce 01       	movw	r24, r28
    1020:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
    1024:	ac 01       	movw	r20, r24
    1026:	97 fd       	sbrc	r25, 7
    1028:	41 c0       	rjmp	.+130    	; 0x10ac <conv_int+0xda>
    102a:	82 e0       	ldi	r24, 0x02	; 2
    102c:	d8 2a       	or	r13, r24
    102e:	48 37       	cpi	r20, 0x78	; 120
    1030:	11 f0       	breq	.+4      	; 0x1036 <conv_int+0x64>
    1032:	48 35       	cpi	r20, 0x58	; 88
    1034:	59 f4       	brne	.+22     	; 0x104c <conv_int+0x7a>
    1036:	80 e4       	ldi	r24, 0x40	; 64
    1038:	d8 2a       	or	r13, r24
    103a:	ca 94       	dec	r12
    103c:	b9 f1       	breq	.+110    	; 0x10ac <conv_int+0xda>
    103e:	ce 01       	movw	r24, r28
    1040:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
    1044:	ac 01       	movw	r20, r24
    1046:	99 23       	and	r25, r25
    1048:	2c f4       	brge	.+10     	; 0x1054 <conv_int+0x82>
    104a:	30 c0       	rjmp	.+96     	; 0x10ac <conv_int+0xda>
    104c:	d6 fc       	sbrc	r13, 6
    104e:	02 c0       	rjmp	.+4      	; 0x1054 <conv_int+0x82>
    1050:	80 e1       	ldi	r24, 0x10	; 16
    1052:	d8 2a       	or	r13, r24
    1054:	ee 24       	eor	r14, r14
    1056:	ff 24       	eor	r15, r15
    1058:	87 01       	movw	r16, r14
    105a:	24 2f       	mov	r18, r20
    105c:	20 53       	subi	r18, 0x30	; 48
    105e:	28 30       	cpi	r18, 0x08	; 8
    1060:	88 f0       	brcs	.+34     	; 0x1084 <conv_int+0xb2>
    1062:	d4 fc       	sbrc	r13, 4
    1064:	09 c0       	rjmp	.+18     	; 0x1078 <conv_int+0xa6>
    1066:	2a 30       	cpi	r18, 0x0A	; 10
    1068:	68 f0       	brcs	.+26     	; 0x1084 <conv_int+0xb2>
    106a:	d6 fe       	sbrs	r13, 6
    106c:	05 c0       	rjmp	.+10     	; 0x1078 <conv_int+0xa6>
    106e:	2f 7d       	andi	r18, 0xDF	; 223
    1070:	82 2f       	mov	r24, r18
    1072:	81 51       	subi	r24, 0x11	; 17
    1074:	86 30       	cpi	r24, 0x06	; 6
    1076:	28 f0       	brcs	.+10     	; 0x1082 <conv_int+0xb0>
    1078:	be 01       	movw	r22, r28
    107a:	ca 01       	movw	r24, r20
    107c:	0e 94 ba 0a 	call	0x1574	; 0x1574 <ungetc>
    1080:	12 c0       	rjmp	.+36     	; 0x10a6 <conv_int+0xd4>
    1082:	27 50       	subi	r18, 0x07	; 7
    1084:	4d 2d       	mov	r20, r13
    1086:	c8 01       	movw	r24, r16
    1088:	b7 01       	movw	r22, r14
    108a:	0e 94 a2 07 	call	0xf44	; 0xf44 <mulacc>
    108e:	7b 01       	movw	r14, r22
    1090:	8c 01       	movw	r16, r24
    1092:	82 e0       	ldi	r24, 0x02	; 2
    1094:	d8 2a       	or	r13, r24
    1096:	ca 94       	dec	r12
    1098:	61 f0       	breq	.+24     	; 0x10b2 <conv_int+0xe0>
    109a:	ce 01       	movw	r24, r28
    109c:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
    10a0:	ac 01       	movw	r20, r24
    10a2:	97 ff       	sbrs	r25, 7
    10a4:	da cf       	rjmp	.-76     	; 0x105a <conv_int+0x88>
    10a6:	d1 fc       	sbrc	r13, 1
    10a8:	04 c0       	rjmp	.+8      	; 0x10b2 <conv_int+0xe0>
    10aa:	15 c0       	rjmp	.+42     	; 0x10d6 <conv_int+0x104>
    10ac:	ee 24       	eor	r14, r14
    10ae:	ff 24       	eor	r15, r15
    10b0:	87 01       	movw	r16, r14
    10b2:	d7 fe       	sbrs	r13, 7
    10b4:	08 c0       	rjmp	.+16     	; 0x10c6 <conv_int+0xf4>
    10b6:	10 95       	com	r17
    10b8:	00 95       	com	r16
    10ba:	f0 94       	com	r15
    10bc:	e0 94       	com	r14
    10be:	e1 1c       	adc	r14, r1
    10c0:	f1 1c       	adc	r15, r1
    10c2:	01 1d       	adc	r16, r1
    10c4:	11 1d       	adc	r17, r1
    10c6:	2d 2d       	mov	r18, r13
    10c8:	b8 01       	movw	r22, r16
    10ca:	a7 01       	movw	r20, r14
    10cc:	c5 01       	movw	r24, r10
    10ce:	0e 94 96 07 	call	0xf2c	; 0xf2c <putval>
    10d2:	81 e0       	ldi	r24, 0x01	; 1
    10d4:	01 c0       	rjmp	.+2      	; 0x10d8 <conv_int+0x106>
    10d6:	80 e0       	ldi	r24, 0x00	; 0
    10d8:	cd b7       	in	r28, 0x3d	; 61
    10da:	de b7       	in	r29, 0x3e	; 62
    10dc:	ea e0       	ldi	r30, 0x0A	; 10
    10de:	0c 94 61 0b 	jmp	0x16c2	; 0x16c2 <__epilogue_restores__+0x10>

000010e2 <conv_brk>:
    10e2:	a0 e2       	ldi	r26, 0x20	; 32
    10e4:	b0 e0       	ldi	r27, 0x00	; 0
    10e6:	e7 e7       	ldi	r30, 0x77	; 119
    10e8:	f8 e0       	ldi	r31, 0x08	; 8
    10ea:	0c 94 41 0b 	jmp	0x1682	; 0x1682 <__prologue_saves__+0x8>
    10ee:	6c 01       	movw	r12, r24
    10f0:	a6 2e       	mov	r10, r22
    10f2:	8a 01       	movw	r16, r20
    10f4:	79 01       	movw	r14, r18
    10f6:	fe 01       	movw	r30, r28
    10f8:	31 96       	adiw	r30, 0x01	; 1
    10fa:	80 e2       	ldi	r24, 0x20	; 32
    10fc:	df 01       	movw	r26, r30
    10fe:	1d 92       	st	X+, r1
    1100:	8a 95       	dec	r24
    1102:	e9 f7       	brne	.-6      	; 0x10fe <conv_brk+0x1c>
    1104:	70 e0       	ldi	r23, 0x00	; 0
    1106:	30 e0       	ldi	r19, 0x00	; 0
    1108:	60 e0       	ldi	r22, 0x00	; 0
    110a:	40 e0       	ldi	r20, 0x00	; 0
    110c:	50 e0       	ldi	r21, 0x00	; 0
    110e:	4f 01       	movw	r8, r30
    1110:	a1 e0       	ldi	r26, 0x01	; 1
    1112:	b0 e0       	ldi	r27, 0x00	; 0
    1114:	f6 01       	movw	r30, r12
    1116:	83 81       	ldd	r24, Z+3	; 0x03
    1118:	f7 01       	movw	r30, r14
    111a:	83 fd       	sbrc	r24, 3
    111c:	25 91       	lpm	r18, Z+
    111e:	83 ff       	sbrs	r24, 3
    1120:	21 91       	ld	r18, Z+
    1122:	7f 01       	movw	r14, r30
    1124:	22 23       	and	r18, r18
    1126:	09 f4       	brne	.+2      	; 0x112a <conv_brk+0x48>
    1128:	7e c0       	rjmp	.+252    	; 0x1226 <conv_brk+0x144>
    112a:	2e 35       	cpi	r18, 0x5E	; 94
    112c:	19 f4       	brne	.+6      	; 0x1134 <conv_brk+0x52>
    112e:	41 15       	cp	r20, r1
    1130:	51 05       	cpc	r21, r1
    1132:	69 f1       	breq	.+90     	; 0x118e <conv_brk+0xac>
    1134:	87 2f       	mov	r24, r23
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	84 17       	cp	r24, r20
    113a:	95 07       	cpc	r25, r21
    113c:	44 f4       	brge	.+16     	; 0x114e <conv_brk+0x6c>
    113e:	2d 35       	cpi	r18, 0x5D	; 93
    1140:	51 f1       	breq	.+84     	; 0x1196 <conv_brk+0xb4>
    1142:	2d 32       	cpi	r18, 0x2D	; 45
    1144:	21 f4       	brne	.+8      	; 0x114e <conv_brk+0x6c>
    1146:	33 23       	and	r19, r19
    1148:	29 f4       	brne	.+10     	; 0x1154 <conv_brk+0x72>
    114a:	31 e0       	ldi	r19, 0x01	; 1
    114c:	21 c0       	rjmp	.+66     	; 0x1190 <conv_brk+0xae>
    114e:	33 23       	and	r19, r19
    1150:	09 f4       	brne	.+2      	; 0x1154 <conv_brk+0x72>
    1152:	62 2f       	mov	r22, r18
    1154:	32 2f       	mov	r19, r18
    1156:	83 2f       	mov	r24, r19
    1158:	86 95       	lsr	r24
    115a:	86 95       	lsr	r24
    115c:	86 95       	lsr	r24
    115e:	f4 01       	movw	r30, r8
    1160:	e8 0f       	add	r30, r24
    1162:	f1 1d       	adc	r31, r1
    1164:	83 2f       	mov	r24, r19
    1166:	87 70       	andi	r24, 0x07	; 7
    1168:	3d 01       	movw	r6, r26
    116a:	02 c0       	rjmp	.+4      	; 0x1170 <conv_brk+0x8e>
    116c:	66 0c       	add	r6, r6
    116e:	77 1c       	adc	r7, r7
    1170:	8a 95       	dec	r24
    1172:	e2 f7       	brpl	.-8      	; 0x116c <conv_brk+0x8a>
    1174:	20 81       	ld	r18, Z
    1176:	26 29       	or	r18, r6
    1178:	20 83       	st	Z, r18
    117a:	36 17       	cp	r19, r22
    117c:	11 f4       	brne	.+4      	; 0x1182 <conv_brk+0xa0>
    117e:	30 e0       	ldi	r19, 0x00	; 0
    1180:	07 c0       	rjmp	.+14     	; 0x1190 <conv_brk+0xae>
    1182:	36 17       	cp	r19, r22
    1184:	10 f4       	brcc	.+4      	; 0x118a <conv_brk+0xa8>
    1186:	3f 5f       	subi	r19, 0xFF	; 255
    1188:	e6 cf       	rjmp	.-52     	; 0x1156 <conv_brk+0x74>
    118a:	31 50       	subi	r19, 0x01	; 1
    118c:	e4 cf       	rjmp	.-56     	; 0x1156 <conv_brk+0x74>
    118e:	71 e0       	ldi	r23, 0x01	; 1
    1190:	4f 5f       	subi	r20, 0xFF	; 255
    1192:	5f 4f       	sbci	r21, 0xFF	; 255
    1194:	bf cf       	rjmp	.-130    	; 0x1114 <conv_brk+0x32>
    1196:	33 23       	and	r19, r19
    1198:	19 f0       	breq	.+6      	; 0x11a0 <conv_brk+0xbe>
    119a:	8e 81       	ldd	r24, Y+6	; 0x06
    119c:	80 62       	ori	r24, 0x20	; 32
    119e:	8e 83       	std	Y+6, r24	; 0x06
    11a0:	77 23       	and	r23, r23
    11a2:	59 f0       	breq	.+22     	; 0x11ba <conv_brk+0xd8>
    11a4:	fe 01       	movw	r30, r28
    11a6:	31 96       	adiw	r30, 0x01	; 1
    11a8:	9e 01       	movw	r18, r28
    11aa:	2f 5d       	subi	r18, 0xDF	; 223
    11ac:	3f 4f       	sbci	r19, 0xFF	; 255
    11ae:	80 81       	ld	r24, Z
    11b0:	80 95       	com	r24
    11b2:	81 93       	st	Z+, r24
    11b4:	e2 17       	cp	r30, r18
    11b6:	f3 07       	cpc	r31, r19
    11b8:	d1 f7       	brne	.-12     	; 0x11ae <conv_brk+0xcc>
    11ba:	bb 24       	eor	r11, r11
    11bc:	b3 94       	inc	r11
    11be:	4e 01       	movw	r8, r28
    11c0:	08 94       	sec
    11c2:	81 1c       	adc	r8, r1
    11c4:	91 1c       	adc	r9, r1
    11c6:	c6 01       	movw	r24, r12
    11c8:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
    11cc:	ac 01       	movw	r20, r24
    11ce:	97 fd       	sbrc	r25, 7
    11d0:	22 c0       	rjmp	.+68     	; 0x1216 <conv_brk+0x134>
    11d2:	86 95       	lsr	r24
    11d4:	86 95       	lsr	r24
    11d6:	86 95       	lsr	r24
    11d8:	f4 01       	movw	r30, r8
    11da:	e8 0f       	add	r30, r24
    11dc:	f1 1d       	adc	r31, r1
    11de:	80 81       	ld	r24, Z
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	9a 01       	movw	r18, r20
    11e4:	27 70       	andi	r18, 0x07	; 7
    11e6:	30 70       	andi	r19, 0x00	; 0
    11e8:	02 c0       	rjmp	.+4      	; 0x11ee <conv_brk+0x10c>
    11ea:	95 95       	asr	r25
    11ec:	87 95       	ror	r24
    11ee:	2a 95       	dec	r18
    11f0:	e2 f7       	brpl	.-8      	; 0x11ea <conv_brk+0x108>
    11f2:	80 fd       	sbrc	r24, 0
    11f4:	05 c0       	rjmp	.+10     	; 0x1200 <conv_brk+0x11e>
    11f6:	b6 01       	movw	r22, r12
    11f8:	ca 01       	movw	r24, r20
    11fa:	0e 94 ba 0a 	call	0x1574	; 0x1574 <ungetc>
    11fe:	0b c0       	rjmp	.+22     	; 0x1216 <conv_brk+0x134>
    1200:	01 15       	cp	r16, r1
    1202:	11 05       	cpc	r17, r1
    1204:	19 f0       	breq	.+6      	; 0x120c <conv_brk+0x12a>
    1206:	d8 01       	movw	r26, r16
    1208:	4d 93       	st	X+, r20
    120a:	8d 01       	movw	r16, r26
    120c:	aa 94       	dec	r10
    120e:	bb 24       	eor	r11, r11
    1210:	aa 20       	and	r10, r10
    1212:	c9 f6       	brne	.-78     	; 0x11c6 <conv_brk+0xe4>
    1214:	02 c0       	rjmp	.+4      	; 0x121a <conv_brk+0x138>
    1216:	bb 20       	and	r11, r11
    1218:	31 f4       	brne	.+12     	; 0x1226 <conv_brk+0x144>
    121a:	01 15       	cp	r16, r1
    121c:	11 05       	cpc	r17, r1
    121e:	29 f0       	breq	.+10     	; 0x122a <conv_brk+0x148>
    1220:	f8 01       	movw	r30, r16
    1222:	10 82       	st	Z, r1
    1224:	02 c0       	rjmp	.+4      	; 0x122a <conv_brk+0x148>
    1226:	ee 24       	eor	r14, r14
    1228:	ff 24       	eor	r15, r15
    122a:	c7 01       	movw	r24, r14
    122c:	a0 96       	adiw	r28, 0x20	; 32
    122e:	ee e0       	ldi	r30, 0x0E	; 14
    1230:	0c 94 5d 0b 	jmp	0x16ba	; 0x16ba <__epilogue_restores__+0x8>

00001234 <vfscanf>:
    1234:	a0 e0       	ldi	r26, 0x00	; 0
    1236:	b0 e0       	ldi	r27, 0x00	; 0
    1238:	e0 e2       	ldi	r30, 0x20	; 32
    123a:	f9 e0       	ldi	r31, 0x09	; 9
    123c:	0c 94 41 0b 	jmp	0x1682	; 0x1682 <__prologue_saves__+0x8>
    1240:	5c 01       	movw	r10, r24
    1242:	6b 01       	movw	r12, r22
    1244:	3a 01       	movw	r6, r20
    1246:	fc 01       	movw	r30, r24
    1248:	17 82       	std	Z+7, r1	; 0x07
    124a:	16 82       	std	Z+6, r1	; 0x06
    124c:	88 24       	eor	r8, r8
    124e:	ea c0       	rjmp	.+468    	; 0x1424 <vfscanf+0x1f0>
    1250:	81 2f       	mov	r24, r17
    1252:	90 e0       	ldi	r25, 0x00	; 0
    1254:	0e 94 32 0b 	call	0x1664	; 0x1664 <isspace>
    1258:	89 2b       	or	r24, r25
    125a:	21 f0       	breq	.+8      	; 0x1264 <vfscanf+0x30>
    125c:	c5 01       	movw	r24, r10
    125e:	0e 94 d0 07 	call	0xfa0	; 0xfa0 <skip_spaces>
    1262:	e0 c0       	rjmp	.+448    	; 0x1424 <vfscanf+0x1f0>
    1264:	15 32       	cpi	r17, 0x25	; 37
    1266:	49 f4       	brne	.+18     	; 0x127a <vfscanf+0x46>
    1268:	f6 01       	movw	r30, r12
    126a:	f3 fc       	sbrc	r15, 3
    126c:	65 91       	lpm	r22, Z+
    126e:	f3 fe       	sbrs	r15, 3
    1270:	61 91       	ld	r22, Z+
    1272:	6f 01       	movw	r12, r30
    1274:	65 32       	cpi	r22, 0x25	; 37
    1276:	69 f4       	brne	.+26     	; 0x1292 <vfscanf+0x5e>
    1278:	15 e2       	ldi	r17, 0x25	; 37
    127a:	c5 01       	movw	r24, r10
    127c:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
    1280:	97 fd       	sbrc	r25, 7
    1282:	dc c0       	rjmp	.+440    	; 0x143c <vfscanf+0x208>
    1284:	18 17       	cp	r17, r24
    1286:	09 f4       	brne	.+2      	; 0x128a <vfscanf+0x56>
    1288:	cd c0       	rjmp	.+410    	; 0x1424 <vfscanf+0x1f0>
    128a:	b5 01       	movw	r22, r10
    128c:	0e 94 ba 0a 	call	0x1574	; 0x1574 <ungetc>
    1290:	da c0       	rjmp	.+436    	; 0x1446 <vfscanf+0x212>
    1292:	6a 32       	cpi	r22, 0x2A	; 42
    1294:	19 f0       	breq	.+6      	; 0x129c <vfscanf+0x68>
    1296:	16 2f       	mov	r17, r22
    1298:	00 e0       	ldi	r16, 0x00	; 0
    129a:	06 c0       	rjmp	.+12     	; 0x12a8 <vfscanf+0x74>
    129c:	f3 fc       	sbrc	r15, 3
    129e:	15 91       	lpm	r17, Z+
    12a0:	f3 fe       	sbrs	r15, 3
    12a2:	11 91       	ld	r17, Z+
    12a4:	6f 01       	movw	r12, r30
    12a6:	01 e0       	ldi	r16, 0x01	; 1
    12a8:	99 24       	eor	r9, r9
    12aa:	0f c0       	rjmp	.+30     	; 0x12ca <vfscanf+0x96>
    12ac:	02 60       	ori	r16, 0x02	; 2
    12ae:	69 2d       	mov	r22, r9
    12b0:	70 e0       	ldi	r23, 0x00	; 0
    12b2:	80 e0       	ldi	r24, 0x00	; 0
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	40 e2       	ldi	r20, 0x20	; 32
    12b8:	0e 94 a2 07 	call	0xf44	; 0xf44 <mulacc>
    12bc:	96 2e       	mov	r9, r22
    12be:	f6 01       	movw	r30, r12
    12c0:	f3 fc       	sbrc	r15, 3
    12c2:	15 91       	lpm	r17, Z+
    12c4:	f3 fe       	sbrs	r15, 3
    12c6:	11 91       	ld	r17, Z+
    12c8:	6f 01       	movw	r12, r30
    12ca:	21 2f       	mov	r18, r17
    12cc:	20 53       	subi	r18, 0x30	; 48
    12ce:	2a 30       	cpi	r18, 0x0A	; 10
    12d0:	68 f3       	brcs	.-38     	; 0x12ac <vfscanf+0x78>
    12d2:	01 fd       	sbrc	r16, 1
    12d4:	03 c0       	rjmp	.+6      	; 0x12dc <vfscanf+0xa8>
    12d6:	99 24       	eor	r9, r9
    12d8:	9a 94       	dec	r9
    12da:	03 c0       	rjmp	.+6      	; 0x12e2 <vfscanf+0xae>
    12dc:	99 20       	and	r9, r9
    12de:	09 f4       	brne	.+2      	; 0x12e2 <vfscanf+0xae>
    12e0:	b2 c0       	rjmp	.+356    	; 0x1446 <vfscanf+0x212>
    12e2:	18 36       	cpi	r17, 0x68	; 104
    12e4:	21 f0       	breq	.+8      	; 0x12ee <vfscanf+0xba>
    12e6:	1c 36       	cpi	r17, 0x6C	; 108
    12e8:	99 f4       	brne	.+38     	; 0x1310 <vfscanf+0xdc>
    12ea:	f6 01       	movw	r30, r12
    12ec:	0b c0       	rjmp	.+22     	; 0x1304 <vfscanf+0xd0>
    12ee:	f6 01       	movw	r30, r12
    12f0:	f3 fc       	sbrc	r15, 3
    12f2:	65 91       	lpm	r22, Z+
    12f4:	f3 fe       	sbrs	r15, 3
    12f6:	61 91       	ld	r22, Z+
    12f8:	68 36       	cpi	r22, 0x68	; 104
    12fa:	19 f0       	breq	.+6      	; 0x1302 <vfscanf+0xce>
    12fc:	6f 01       	movw	r12, r30
    12fe:	16 2f       	mov	r17, r22
    1300:	07 c0       	rjmp	.+14     	; 0x1310 <vfscanf+0xdc>
    1302:	08 60       	ori	r16, 0x08	; 8
    1304:	04 60       	ori	r16, 0x04	; 4
    1306:	f3 fc       	sbrc	r15, 3
    1308:	15 91       	lpm	r17, Z+
    130a:	f3 fe       	sbrs	r15, 3
    130c:	11 91       	ld	r17, Z+
    130e:	6f 01       	movw	r12, r30
    1310:	11 23       	and	r17, r17
    1312:	09 f4       	brne	.+2      	; 0x1316 <vfscanf+0xe2>
    1314:	98 c0       	rjmp	.+304    	; 0x1446 <vfscanf+0x212>
    1316:	61 2f       	mov	r22, r17
    1318:	70 e0       	ldi	r23, 0x00	; 0
    131a:	8d e8       	ldi	r24, 0x8D	; 141
    131c:	90 e0       	ldi	r25, 0x00	; 0
    131e:	0e 94 2b 0a 	call	0x1456	; 0x1456 <strchr_P>
    1322:	89 2b       	or	r24, r25
    1324:	09 f4       	brne	.+2      	; 0x1328 <vfscanf+0xf4>
    1326:	8f c0       	rjmp	.+286    	; 0x1446 <vfscanf+0x212>
    1328:	80 2f       	mov	r24, r16
    132a:	00 ff       	sbrs	r16, 0
    132c:	03 c0       	rjmp	.+6      	; 0x1334 <vfscanf+0x100>
    132e:	ee 24       	eor	r14, r14
    1330:	ff 24       	eor	r15, r15
    1332:	07 c0       	rjmp	.+14     	; 0x1342 <vfscanf+0x10e>
    1334:	f3 01       	movw	r30, r6
    1336:	e0 80       	ld	r14, Z
    1338:	f1 80       	ldd	r15, Z+1	; 0x01
    133a:	22 e0       	ldi	r18, 0x02	; 2
    133c:	30 e0       	ldi	r19, 0x00	; 0
    133e:	62 0e       	add	r6, r18
    1340:	73 1e       	adc	r7, r19
    1342:	1e 36       	cpi	r17, 0x6E	; 110
    1344:	51 f4       	brne	.+20     	; 0x135a <vfscanf+0x126>
    1346:	f5 01       	movw	r30, r10
    1348:	46 81       	ldd	r20, Z+6	; 0x06
    134a:	57 81       	ldd	r21, Z+7	; 0x07
    134c:	60 e0       	ldi	r22, 0x00	; 0
    134e:	70 e0       	ldi	r23, 0x00	; 0
    1350:	20 2f       	mov	r18, r16
    1352:	c7 01       	movw	r24, r14
    1354:	0e 94 96 07 	call	0xf2c	; 0xf2c <putval>
    1358:	65 c0       	rjmp	.+202    	; 0x1424 <vfscanf+0x1f0>
    135a:	13 36       	cpi	r17, 0x63	; 99
    135c:	91 f4       	brne	.+36     	; 0x1382 <vfscanf+0x14e>
    135e:	81 fd       	sbrc	r24, 1
    1360:	02 c0       	rjmp	.+4      	; 0x1366 <vfscanf+0x132>
    1362:	99 24       	eor	r9, r9
    1364:	93 94       	inc	r9
    1366:	c5 01       	movw	r24, r10
    1368:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
    136c:	97 fd       	sbrc	r25, 7
    136e:	66 c0       	rjmp	.+204    	; 0x143c <vfscanf+0x208>
    1370:	e1 14       	cp	r14, r1
    1372:	f1 04       	cpc	r15, r1
    1374:	19 f0       	breq	.+6      	; 0x137c <vfscanf+0x148>
    1376:	f7 01       	movw	r30, r14
    1378:	81 93       	st	Z+, r24
    137a:	7f 01       	movw	r14, r30
    137c:	9a 94       	dec	r9
    137e:	99 f7       	brne	.-26     	; 0x1366 <vfscanf+0x132>
    1380:	4f c0       	rjmp	.+158    	; 0x1420 <vfscanf+0x1ec>
    1382:	1b 35       	cpi	r17, 0x5B	; 91
    1384:	59 f4       	brne	.+22     	; 0x139c <vfscanf+0x168>
    1386:	96 01       	movw	r18, r12
    1388:	a7 01       	movw	r20, r14
    138a:	69 2d       	mov	r22, r9
    138c:	c5 01       	movw	r24, r10
    138e:	0e 94 71 08 	call	0x10e2	; 0x10e2 <conv_brk>
    1392:	6c 01       	movw	r12, r24
    1394:	00 97       	sbiw	r24, 0x00	; 0
    1396:	09 f0       	breq	.+2      	; 0x139a <vfscanf+0x166>
    1398:	43 c0       	rjmp	.+134    	; 0x1420 <vfscanf+0x1ec>
    139a:	3d c0       	rjmp	.+122    	; 0x1416 <vfscanf+0x1e2>
    139c:	c5 01       	movw	r24, r10
    139e:	0e 94 d0 07 	call	0xfa0	; 0xfa0 <skip_spaces>
    13a2:	97 fd       	sbrc	r25, 7
    13a4:	4b c0       	rjmp	.+150    	; 0x143c <vfscanf+0x208>
    13a6:	1f 36       	cpi	r17, 0x6F	; 111
    13a8:	59 f1       	breq	.+86     	; 0x1400 <vfscanf+0x1cc>
    13aa:	10 37       	cpi	r17, 0x70	; 112
    13ac:	28 f4       	brcc	.+10     	; 0x13b8 <vfscanf+0x184>
    13ae:	14 36       	cpi	r17, 0x64	; 100
    13b0:	29 f1       	breq	.+74     	; 0x13fc <vfscanf+0x1c8>
    13b2:	19 36       	cpi	r17, 0x69	; 105
    13b4:	39 f5       	brne	.+78     	; 0x1404 <vfscanf+0x1d0>
    13b6:	27 c0       	rjmp	.+78     	; 0x1406 <vfscanf+0x1d2>
    13b8:	13 37       	cpi	r17, 0x73	; 115
    13ba:	19 f0       	breq	.+6      	; 0x13c2 <vfscanf+0x18e>
    13bc:	15 37       	cpi	r17, 0x75	; 117
    13be:	11 f5       	brne	.+68     	; 0x1404 <vfscanf+0x1d0>
    13c0:	1d c0       	rjmp	.+58     	; 0x13fc <vfscanf+0x1c8>
    13c2:	c5 01       	movw	r24, r10
    13c4:	0e 94 4c 0a 	call	0x1498	; 0x1498 <fgetc>
    13c8:	ec 01       	movw	r28, r24
    13ca:	97 fd       	sbrc	r25, 7
    13cc:	11 c0       	rjmp	.+34     	; 0x13f0 <vfscanf+0x1bc>
    13ce:	0e 94 32 0b 	call	0x1664	; 0x1664 <isspace>
    13d2:	89 2b       	or	r24, r25
    13d4:	29 f0       	breq	.+10     	; 0x13e0 <vfscanf+0x1ac>
    13d6:	b5 01       	movw	r22, r10
    13d8:	ce 01       	movw	r24, r28
    13da:	0e 94 ba 0a 	call	0x1574	; 0x1574 <ungetc>
    13de:	08 c0       	rjmp	.+16     	; 0x13f0 <vfscanf+0x1bc>
    13e0:	e1 14       	cp	r14, r1
    13e2:	f1 04       	cpc	r15, r1
    13e4:	19 f0       	breq	.+6      	; 0x13ec <vfscanf+0x1b8>
    13e6:	f7 01       	movw	r30, r14
    13e8:	c1 93       	st	Z+, r28
    13ea:	7f 01       	movw	r14, r30
    13ec:	9a 94       	dec	r9
    13ee:	49 f7       	brne	.-46     	; 0x13c2 <vfscanf+0x18e>
    13f0:	e1 14       	cp	r14, r1
    13f2:	f1 04       	cpc	r15, r1
    13f4:	a9 f0       	breq	.+42     	; 0x1420 <vfscanf+0x1ec>
    13f6:	f7 01       	movw	r30, r14
    13f8:	10 82       	st	Z, r1
    13fa:	12 c0       	rjmp	.+36     	; 0x1420 <vfscanf+0x1ec>
    13fc:	00 62       	ori	r16, 0x20	; 32
    13fe:	03 c0       	rjmp	.+6      	; 0x1406 <vfscanf+0x1d2>
    1400:	00 61       	ori	r16, 0x10	; 16
    1402:	01 c0       	rjmp	.+2      	; 0x1406 <vfscanf+0x1d2>
    1404:	00 64       	ori	r16, 0x40	; 64
    1406:	20 2f       	mov	r18, r16
    1408:	a7 01       	movw	r20, r14
    140a:	69 2d       	mov	r22, r9
    140c:	c5 01       	movw	r24, r10
    140e:	0e 94 e9 07 	call	0xfd2	; 0xfd2 <conv_int>
    1412:	88 23       	and	r24, r24
    1414:	29 f4       	brne	.+10     	; 0x1420 <vfscanf+0x1ec>
    1416:	f5 01       	movw	r30, r10
    1418:	83 81       	ldd	r24, Z+3	; 0x03
    141a:	80 73       	andi	r24, 0x30	; 48
    141c:	79 f4       	brne	.+30     	; 0x143c <vfscanf+0x208>
    141e:	13 c0       	rjmp	.+38     	; 0x1446 <vfscanf+0x212>
    1420:	00 ff       	sbrs	r16, 0
    1422:	83 94       	inc	r8
    1424:	f5 01       	movw	r30, r10
    1426:	f3 80       	ldd	r15, Z+3	; 0x03
    1428:	f6 01       	movw	r30, r12
    142a:	f3 fc       	sbrc	r15, 3
    142c:	15 91       	lpm	r17, Z+
    142e:	f3 fe       	sbrs	r15, 3
    1430:	11 91       	ld	r17, Z+
    1432:	6f 01       	movw	r12, r30
    1434:	11 23       	and	r17, r17
    1436:	09 f0       	breq	.+2      	; 0x143a <vfscanf+0x206>
    1438:	0b cf       	rjmp	.-490    	; 0x1250 <vfscanf+0x1c>
    143a:	05 c0       	rjmp	.+10     	; 0x1446 <vfscanf+0x212>
    143c:	88 20       	and	r8, r8
    143e:	19 f4       	brne	.+6      	; 0x1446 <vfscanf+0x212>
    1440:	2f ef       	ldi	r18, 0xFF	; 255
    1442:	3f ef       	ldi	r19, 0xFF	; 255
    1444:	02 c0       	rjmp	.+4      	; 0x144a <vfscanf+0x216>
    1446:	28 2d       	mov	r18, r8
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	c9 01       	movw	r24, r18
    144c:	cd b7       	in	r28, 0x3d	; 61
    144e:	de b7       	in	r29, 0x3e	; 62
    1450:	ee e0       	ldi	r30, 0x0E	; 14
    1452:	0c 94 5d 0b 	jmp	0x16ba	; 0x16ba <__epilogue_restores__+0x8>

00001456 <strchr_P>:
    1456:	fc 01       	movw	r30, r24
    1458:	05 90       	lpm	r0, Z+
    145a:	06 16       	cp	r0, r22
    145c:	21 f0       	breq	.+8      	; 0x1466 <strchr_P+0x10>
    145e:	00 20       	and	r0, r0
    1460:	d9 f7       	brne	.-10     	; 0x1458 <strchr_P+0x2>
    1462:	c0 01       	movw	r24, r0
    1464:	08 95       	ret
    1466:	31 97       	sbiw	r30, 0x01	; 1
    1468:	cf 01       	movw	r24, r30
    146a:	08 95       	ret

0000146c <strnlen_P>:
    146c:	fc 01       	movw	r30, r24
    146e:	05 90       	lpm	r0, Z+
    1470:	61 50       	subi	r22, 0x01	; 1
    1472:	70 40       	sbci	r23, 0x00	; 0
    1474:	01 10       	cpse	r0, r1
    1476:	d8 f7       	brcc	.-10     	; 0x146e <strnlen_P+0x2>
    1478:	80 95       	com	r24
    147a:	90 95       	com	r25
    147c:	8e 0f       	add	r24, r30
    147e:	9f 1f       	adc	r25, r31
    1480:	08 95       	ret

00001482 <strnlen>:
    1482:	fc 01       	movw	r30, r24
    1484:	61 50       	subi	r22, 0x01	; 1
    1486:	70 40       	sbci	r23, 0x00	; 0
    1488:	01 90       	ld	r0, Z+
    148a:	01 10       	cpse	r0, r1
    148c:	d8 f7       	brcc	.-10     	; 0x1484 <strnlen+0x2>
    148e:	80 95       	com	r24
    1490:	90 95       	com	r25
    1492:	8e 0f       	add	r24, r30
    1494:	9f 1f       	adc	r25, r31
    1496:	08 95       	ret

00001498 <fgetc>:
    1498:	cf 93       	push	r28
    149a:	df 93       	push	r29
    149c:	ec 01       	movw	r28, r24
    149e:	4b 81       	ldd	r20, Y+3	; 0x03
    14a0:	40 ff       	sbrs	r20, 0
    14a2:	1a c0       	rjmp	.+52     	; 0x14d8 <fgetc+0x40>
    14a4:	46 ff       	sbrs	r20, 6
    14a6:	0a c0       	rjmp	.+20     	; 0x14bc <fgetc+0x24>
    14a8:	4f 7b       	andi	r20, 0xBF	; 191
    14aa:	4b 83       	std	Y+3, r20	; 0x03
    14ac:	8e 81       	ldd	r24, Y+6	; 0x06
    14ae:	9f 81       	ldd	r25, Y+7	; 0x07
    14b0:	01 96       	adiw	r24, 0x01	; 1
    14b2:	9f 83       	std	Y+7, r25	; 0x07
    14b4:	8e 83       	std	Y+6, r24	; 0x06
    14b6:	8a 81       	ldd	r24, Y+2	; 0x02
    14b8:	28 2f       	mov	r18, r24
    14ba:	2b c0       	rjmp	.+86     	; 0x1512 <fgetc+0x7a>
    14bc:	42 ff       	sbrs	r20, 2
    14be:	13 c0       	rjmp	.+38     	; 0x14e6 <fgetc+0x4e>
    14c0:	e8 81       	ld	r30, Y
    14c2:	f9 81       	ldd	r31, Y+1	; 0x01
    14c4:	80 81       	ld	r24, Z
    14c6:	28 2f       	mov	r18, r24
    14c8:	33 27       	eor	r19, r19
    14ca:	27 fd       	sbrc	r18, 7
    14cc:	30 95       	com	r19
    14ce:	21 15       	cp	r18, r1
    14d0:	31 05       	cpc	r19, r1
    14d2:	29 f4       	brne	.+10     	; 0x14de <fgetc+0x46>
    14d4:	40 62       	ori	r20, 0x20	; 32
    14d6:	4b 83       	std	Y+3, r20	; 0x03
    14d8:	2f ef       	ldi	r18, 0xFF	; 255
    14da:	3f ef       	ldi	r19, 0xFF	; 255
    14dc:	1b c0       	rjmp	.+54     	; 0x1514 <fgetc+0x7c>
    14de:	31 96       	adiw	r30, 0x01	; 1
    14e0:	f9 83       	std	Y+1, r31	; 0x01
    14e2:	e8 83       	st	Y, r30
    14e4:	11 c0       	rjmp	.+34     	; 0x1508 <fgetc+0x70>
    14e6:	ea 85       	ldd	r30, Y+10	; 0x0a
    14e8:	fb 85       	ldd	r31, Y+11	; 0x0b
    14ea:	ce 01       	movw	r24, r28
    14ec:	09 95       	icall
    14ee:	9c 01       	movw	r18, r24
    14f0:	97 ff       	sbrs	r25, 7
    14f2:	0a c0       	rjmp	.+20     	; 0x1508 <fgetc+0x70>
    14f4:	9b 81       	ldd	r25, Y+3	; 0x03
    14f6:	2f 5f       	subi	r18, 0xFF	; 255
    14f8:	3f 4f       	sbci	r19, 0xFF	; 255
    14fa:	11 f0       	breq	.+4      	; 0x1500 <fgetc+0x68>
    14fc:	80 e2       	ldi	r24, 0x20	; 32
    14fe:	01 c0       	rjmp	.+2      	; 0x1502 <fgetc+0x6a>
    1500:	80 e1       	ldi	r24, 0x10	; 16
    1502:	89 2b       	or	r24, r25
    1504:	8b 83       	std	Y+3, r24	; 0x03
    1506:	e8 cf       	rjmp	.-48     	; 0x14d8 <fgetc+0x40>
    1508:	8e 81       	ldd	r24, Y+6	; 0x06
    150a:	9f 81       	ldd	r25, Y+7	; 0x07
    150c:	01 96       	adiw	r24, 0x01	; 1
    150e:	9f 83       	std	Y+7, r25	; 0x07
    1510:	8e 83       	std	Y+6, r24	; 0x06
    1512:	30 e0       	ldi	r19, 0x00	; 0
    1514:	c9 01       	movw	r24, r18
    1516:	df 91       	pop	r29
    1518:	cf 91       	pop	r28
    151a:	08 95       	ret

0000151c <fputc>:
    151c:	0f 93       	push	r16
    151e:	1f 93       	push	r17
    1520:	cf 93       	push	r28
    1522:	df 93       	push	r29
    1524:	8c 01       	movw	r16, r24
    1526:	eb 01       	movw	r28, r22
    1528:	8b 81       	ldd	r24, Y+3	; 0x03
    152a:	81 ff       	sbrs	r24, 1
    152c:	1b c0       	rjmp	.+54     	; 0x1564 <fputc+0x48>
    152e:	82 ff       	sbrs	r24, 2
    1530:	0d c0       	rjmp	.+26     	; 0x154c <fputc+0x30>
    1532:	2e 81       	ldd	r18, Y+6	; 0x06
    1534:	3f 81       	ldd	r19, Y+7	; 0x07
    1536:	8c 81       	ldd	r24, Y+4	; 0x04
    1538:	9d 81       	ldd	r25, Y+5	; 0x05
    153a:	28 17       	cp	r18, r24
    153c:	39 07       	cpc	r19, r25
    153e:	64 f4       	brge	.+24     	; 0x1558 <fputc+0x3c>
    1540:	e8 81       	ld	r30, Y
    1542:	f9 81       	ldd	r31, Y+1	; 0x01
    1544:	01 93       	st	Z+, r16
    1546:	f9 83       	std	Y+1, r31	; 0x01
    1548:	e8 83       	st	Y, r30
    154a:	06 c0       	rjmp	.+12     	; 0x1558 <fputc+0x3c>
    154c:	e8 85       	ldd	r30, Y+8	; 0x08
    154e:	f9 85       	ldd	r31, Y+9	; 0x09
    1550:	80 2f       	mov	r24, r16
    1552:	09 95       	icall
    1554:	89 2b       	or	r24, r25
    1556:	31 f4       	brne	.+12     	; 0x1564 <fputc+0x48>
    1558:	8e 81       	ldd	r24, Y+6	; 0x06
    155a:	9f 81       	ldd	r25, Y+7	; 0x07
    155c:	01 96       	adiw	r24, 0x01	; 1
    155e:	9f 83       	std	Y+7, r25	; 0x07
    1560:	8e 83       	std	Y+6, r24	; 0x06
    1562:	02 c0       	rjmp	.+4      	; 0x1568 <fputc+0x4c>
    1564:	0f ef       	ldi	r16, 0xFF	; 255
    1566:	1f ef       	ldi	r17, 0xFF	; 255
    1568:	c8 01       	movw	r24, r16
    156a:	df 91       	pop	r29
    156c:	cf 91       	pop	r28
    156e:	1f 91       	pop	r17
    1570:	0f 91       	pop	r16
    1572:	08 95       	ret

00001574 <ungetc>:
    1574:	9c 01       	movw	r18, r24
    1576:	fb 01       	movw	r30, r22
    1578:	83 81       	ldd	r24, Z+3	; 0x03
    157a:	80 ff       	sbrs	r24, 0
    157c:	11 c0       	rjmp	.+34     	; 0x15a0 <ungetc+0x2c>
    157e:	86 fd       	sbrc	r24, 6
    1580:	0f c0       	rjmp	.+30     	; 0x15a0 <ungetc+0x2c>
    1582:	9f ef       	ldi	r25, 0xFF	; 255
    1584:	2f 3f       	cpi	r18, 0xFF	; 255
    1586:	39 07       	cpc	r19, r25
    1588:	59 f0       	breq	.+22     	; 0x15a0 <ungetc+0x2c>
    158a:	22 83       	std	Z+2, r18	; 0x02
    158c:	80 64       	ori	r24, 0x40	; 64
    158e:	8f 7d       	andi	r24, 0xDF	; 223
    1590:	83 83       	std	Z+3, r24	; 0x03
    1592:	86 81       	ldd	r24, Z+6	; 0x06
    1594:	97 81       	ldd	r25, Z+7	; 0x07
    1596:	01 97       	sbiw	r24, 0x01	; 1
    1598:	97 83       	std	Z+7, r25	; 0x07
    159a:	86 83       	std	Z+6, r24	; 0x06
    159c:	30 e0       	ldi	r19, 0x00	; 0
    159e:	02 c0       	rjmp	.+4      	; 0x15a4 <ungetc+0x30>
    15a0:	2f ef       	ldi	r18, 0xFF	; 255
    15a2:	3f ef       	ldi	r19, 0xFF	; 255
    15a4:	c9 01       	movw	r24, r18
    15a6:	08 95       	ret

000015a8 <__ultoa_invert>:
    15a8:	fa 01       	movw	r30, r20
    15aa:	aa 27       	eor	r26, r26
    15ac:	28 30       	cpi	r18, 0x08	; 8
    15ae:	51 f1       	breq	.+84     	; 0x1604 <__ultoa_invert+0x5c>
    15b0:	20 31       	cpi	r18, 0x10	; 16
    15b2:	81 f1       	breq	.+96     	; 0x1614 <__ultoa_invert+0x6c>
    15b4:	e8 94       	clt
    15b6:	6f 93       	push	r22
    15b8:	6e 7f       	andi	r22, 0xFE	; 254
    15ba:	6e 5f       	subi	r22, 0xFE	; 254
    15bc:	7f 4f       	sbci	r23, 0xFF	; 255
    15be:	8f 4f       	sbci	r24, 0xFF	; 255
    15c0:	9f 4f       	sbci	r25, 0xFF	; 255
    15c2:	af 4f       	sbci	r26, 0xFF	; 255
    15c4:	b1 e0       	ldi	r27, 0x01	; 1
    15c6:	3e d0       	rcall	.+124    	; 0x1644 <__ultoa_invert+0x9c>
    15c8:	b4 e0       	ldi	r27, 0x04	; 4
    15ca:	3c d0       	rcall	.+120    	; 0x1644 <__ultoa_invert+0x9c>
    15cc:	67 0f       	add	r22, r23
    15ce:	78 1f       	adc	r23, r24
    15d0:	89 1f       	adc	r24, r25
    15d2:	9a 1f       	adc	r25, r26
    15d4:	a1 1d       	adc	r26, r1
    15d6:	68 0f       	add	r22, r24
    15d8:	79 1f       	adc	r23, r25
    15da:	8a 1f       	adc	r24, r26
    15dc:	91 1d       	adc	r25, r1
    15de:	a1 1d       	adc	r26, r1
    15e0:	6a 0f       	add	r22, r26
    15e2:	71 1d       	adc	r23, r1
    15e4:	81 1d       	adc	r24, r1
    15e6:	91 1d       	adc	r25, r1
    15e8:	a1 1d       	adc	r26, r1
    15ea:	20 d0       	rcall	.+64     	; 0x162c <__ultoa_invert+0x84>
    15ec:	09 f4       	brne	.+2      	; 0x15f0 <__ultoa_invert+0x48>
    15ee:	68 94       	set
    15f0:	3f 91       	pop	r19
    15f2:	2a e0       	ldi	r18, 0x0A	; 10
    15f4:	26 9f       	mul	r18, r22
    15f6:	11 24       	eor	r1, r1
    15f8:	30 19       	sub	r19, r0
    15fa:	30 5d       	subi	r19, 0xD0	; 208
    15fc:	31 93       	st	Z+, r19
    15fe:	de f6       	brtc	.-74     	; 0x15b6 <__ultoa_invert+0xe>
    1600:	cf 01       	movw	r24, r30
    1602:	08 95       	ret
    1604:	46 2f       	mov	r20, r22
    1606:	47 70       	andi	r20, 0x07	; 7
    1608:	40 5d       	subi	r20, 0xD0	; 208
    160a:	41 93       	st	Z+, r20
    160c:	b3 e0       	ldi	r27, 0x03	; 3
    160e:	0f d0       	rcall	.+30     	; 0x162e <__ultoa_invert+0x86>
    1610:	c9 f7       	brne	.-14     	; 0x1604 <__ultoa_invert+0x5c>
    1612:	f6 cf       	rjmp	.-20     	; 0x1600 <__ultoa_invert+0x58>
    1614:	46 2f       	mov	r20, r22
    1616:	4f 70       	andi	r20, 0x0F	; 15
    1618:	40 5d       	subi	r20, 0xD0	; 208
    161a:	4a 33       	cpi	r20, 0x3A	; 58
    161c:	18 f0       	brcs	.+6      	; 0x1624 <__ultoa_invert+0x7c>
    161e:	49 5d       	subi	r20, 0xD9	; 217
    1620:	31 fd       	sbrc	r19, 1
    1622:	40 52       	subi	r20, 0x20	; 32
    1624:	41 93       	st	Z+, r20
    1626:	02 d0       	rcall	.+4      	; 0x162c <__ultoa_invert+0x84>
    1628:	a9 f7       	brne	.-22     	; 0x1614 <__ultoa_invert+0x6c>
    162a:	ea cf       	rjmp	.-44     	; 0x1600 <__ultoa_invert+0x58>
    162c:	b4 e0       	ldi	r27, 0x04	; 4
    162e:	a6 95       	lsr	r26
    1630:	97 95       	ror	r25
    1632:	87 95       	ror	r24
    1634:	77 95       	ror	r23
    1636:	67 95       	ror	r22
    1638:	ba 95       	dec	r27
    163a:	c9 f7       	brne	.-14     	; 0x162e <__ultoa_invert+0x86>
    163c:	00 97       	sbiw	r24, 0x00	; 0
    163e:	61 05       	cpc	r22, r1
    1640:	71 05       	cpc	r23, r1
    1642:	08 95       	ret
    1644:	9b 01       	movw	r18, r22
    1646:	ac 01       	movw	r20, r24
    1648:	0a 2e       	mov	r0, r26
    164a:	06 94       	lsr	r0
    164c:	57 95       	ror	r21
    164e:	47 95       	ror	r20
    1650:	37 95       	ror	r19
    1652:	27 95       	ror	r18
    1654:	ba 95       	dec	r27
    1656:	c9 f7       	brne	.-14     	; 0x164a <__ultoa_invert+0xa2>
    1658:	62 0f       	add	r22, r18
    165a:	73 1f       	adc	r23, r19
    165c:	84 1f       	adc	r24, r20
    165e:	95 1f       	adc	r25, r21
    1660:	a0 1d       	adc	r26, r0
    1662:	08 95       	ret

00001664 <isspace>:
    1664:	91 11       	cpse	r25, r1
    1666:	06 c0       	rjmp	.+12     	; 0x1674 <__ctype_isfalse>
    1668:	80 32       	cpi	r24, 0x20	; 32
    166a:	19 f0       	breq	.+6      	; 0x1672 <isspace+0xe>
    166c:	89 50       	subi	r24, 0x09	; 9
    166e:	85 50       	subi	r24, 0x05	; 5
    1670:	d0 f7       	brcc	.-12     	; 0x1666 <isspace+0x2>
    1672:	08 95       	ret

00001674 <__ctype_isfalse>:
    1674:	99 27       	eor	r25, r25
    1676:	88 27       	eor	r24, r24

00001678 <__ctype_istrue>:
    1678:	08 95       	ret

0000167a <__prologue_saves__>:
    167a:	2f 92       	push	r2
    167c:	3f 92       	push	r3
    167e:	4f 92       	push	r4
    1680:	5f 92       	push	r5
    1682:	6f 92       	push	r6
    1684:	7f 92       	push	r7
    1686:	8f 92       	push	r8
    1688:	9f 92       	push	r9
    168a:	af 92       	push	r10
    168c:	bf 92       	push	r11
    168e:	cf 92       	push	r12
    1690:	df 92       	push	r13
    1692:	ef 92       	push	r14
    1694:	ff 92       	push	r15
    1696:	0f 93       	push	r16
    1698:	1f 93       	push	r17
    169a:	cf 93       	push	r28
    169c:	df 93       	push	r29
    169e:	cd b7       	in	r28, 0x3d	; 61
    16a0:	de b7       	in	r29, 0x3e	; 62
    16a2:	ca 1b       	sub	r28, r26
    16a4:	db 0b       	sbc	r29, r27
    16a6:	0f b6       	in	r0, 0x3f	; 63
    16a8:	f8 94       	cli
    16aa:	de bf       	out	0x3e, r29	; 62
    16ac:	0f be       	out	0x3f, r0	; 63
    16ae:	cd bf       	out	0x3d, r28	; 61
    16b0:	09 94       	ijmp

000016b2 <__epilogue_restores__>:
    16b2:	2a 88       	ldd	r2, Y+18	; 0x12
    16b4:	39 88       	ldd	r3, Y+17	; 0x11
    16b6:	48 88       	ldd	r4, Y+16	; 0x10
    16b8:	5f 84       	ldd	r5, Y+15	; 0x0f
    16ba:	6e 84       	ldd	r6, Y+14	; 0x0e
    16bc:	7d 84       	ldd	r7, Y+13	; 0x0d
    16be:	8c 84       	ldd	r8, Y+12	; 0x0c
    16c0:	9b 84       	ldd	r9, Y+11	; 0x0b
    16c2:	aa 84       	ldd	r10, Y+10	; 0x0a
    16c4:	b9 84       	ldd	r11, Y+9	; 0x09
    16c6:	c8 84       	ldd	r12, Y+8	; 0x08
    16c8:	df 80       	ldd	r13, Y+7	; 0x07
    16ca:	ee 80       	ldd	r14, Y+6	; 0x06
    16cc:	fd 80       	ldd	r15, Y+5	; 0x05
    16ce:	0c 81       	ldd	r16, Y+4	; 0x04
    16d0:	1b 81       	ldd	r17, Y+3	; 0x03
    16d2:	aa 81       	ldd	r26, Y+2	; 0x02
    16d4:	b9 81       	ldd	r27, Y+1	; 0x01
    16d6:	ce 0f       	add	r28, r30
    16d8:	d1 1d       	adc	r29, r1
    16da:	0f b6       	in	r0, 0x3f	; 63
    16dc:	f8 94       	cli
    16de:	de bf       	out	0x3e, r29	; 62
    16e0:	0f be       	out	0x3f, r0	; 63
    16e2:	cd bf       	out	0x3d, r28	; 61
    16e4:	ed 01       	movw	r28, r26
    16e6:	08 95       	ret

000016e8 <_exit>:
    16e8:	f8 94       	cli

000016ea <__stop_program>:
    16ea:	ff cf       	rjmp	.-2      	; 0x16ea <__stop_program>
