/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.11.2.446 */
/* Module Version: 5.4 */
/* C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n Sin_qlut -lang verilog -synth lse -bus_exp 7 -bb -arch xo3c00f -type bram -wp 00 -rp 1100 -addr_width 9 -data_width 16 -num_rows 375 -cascade -1 -memfile d:/docs/fpga/oscillator/sin_qlut1500.mem -memformat hex  */
/* Thu Feb 06 17:29:44 2020 */


`timescale 1 ns / 1 ps
module Sin_qlut (Address, OutClock, OutClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [8:0] Address;
    input wire OutClock;
    input wire OutClockEn;
    input wire Reset;
    output wire [15:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    defparam Sin_qlut_0_0_0.INIT_DATA = "STATIC" ;
    defparam Sin_qlut_0_0_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam Sin_qlut_0_0_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_1B = "0x000000000000000000000003F07E3F07E3F07E3F07E3F07E3F07E3F07E3F07E3F07E3F07E3F07E3F" ;
    defparam Sin_qlut_0_0_0.INITVAL_1A = "0x07E3F07E3F07E3F07E3F07E3F07E3F07E3F07E3F07E3F07E3E07C3E07C3E07C3E07C3E07C3E07C3E" ;
    defparam Sin_qlut_0_0_0.INITVAL_19 = "0x07C3E07C3E07A3D07A3D07A3D07A3D07A3D07A3D07A3D0783C0783C0783C0783C0783C0783B0763B" ;
    defparam Sin_qlut_0_0_0.INITVAL_18 = "0x0763B0763B0763B0763A0743A0743A0743A0743A0743907239072390723907238070380703807038" ;
    defparam Sin_qlut_0_0_0.INITVAL_17 = "0x0703706E3706E3706E3706E3606C3606C3606C3606A3506A3506A3506A3406834068340683306633" ;
    defparam Sin_qlut_0_0_0.INITVAL_16 = "0x066330663206432064320643106231062310623006030060300602F05E2F05E2F05E2E05C2E05C2E" ;
    defparam Sin_qlut_0_0_0.INITVAL_15 = "0x05A2D05A2D05A2C0582C0582C0582B0562B0562B0542A0542A054290522905229050280502804E27" ;
    defparam Sin_qlut_0_0_0.INITVAL_14 = "0x04E2704E2604C2604C2604A2504A2504824048240482304623046220442204422042210422104020" ;
    defparam Sin_qlut_0_0_0.INITVAL_13 = "0x040200401F03E1F03E1E03C1E03C1D03A1D03A1C0381C0381B0361B0361B0341A0341A0321903219" ;
    defparam Sin_qlut_0_0_0.INITVAL_12 = "0x030180301802E1702E1702C1602C1602A1502A150281402814026130261302412024110221102210" ;
    defparam Sin_qlut_0_0_0.INITVAL_11 = "0x020100200F01E0F01E0E01C0E01C0D01A0D01A0C0180C0160B0160B0140A0140A012090120901008" ;
    defparam Sin_qlut_0_0_0.INITVAL_10 = "0x0100800E0700E0600C0600C0500A0500A04008040080300603004020040200201002010000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam Sin_qlut_0_0_0.INITVAL_0B = "0x00000000000000000000001FF3FDFC3F5F83EBF13DBE83C5DC3ADCE38FBE36BAC34597319802E967" ;
    defparam Sin_qlut_0_0_0.INITVAL_0A = "0x2B54B27B2E23D0E1FAEB1B2C61669F116760C24B0681D00BED3A9BB343862D74F267161F2DB1789D" ;
    defparam Sin_qlut_0_0_0.INITVAL_09 = "0x0FC5D07A1B3F5D7369912DB48246FD1AEB0110610700F3CBBB323652750D1C0B310A5704FF839197" ;
    defparam Sin_qlut_0_0_0.INITVAL_08 = "0x2CD34204CF13868069FF393932BB261DCB60FA44017D032D5B23EE314C69057EC35D6E25CEE15A6C" ;
    defparam Sin_qlut_0_0_0.INITVAL_07 = "0x055E834B6123AD91284F013C32F9341DAA40B6123917E266E813850007B62D31B1987D05BDE31B3C" ;
    defparam Sin_qlut_0_0_0.INITVAL_06 = "0x1D69908FF43434D1F2A409FFA3494D1EE9F091F032F3E1C88B061D52F51F18666013AC29CF012232" ;
    defparam Sin_qlut_0_0_0.INITVAL_05 = "0x3A773226B20A3F031D2C192660059F274D60E20B34B3F1B272015A3276D20D20032D2D184583DB81" ;
    defparam Sin_qlut_0_0_0.INITVAL_04 = "0x22AA907BD02C6F5110193573C19A5D3DB7D21A9C057B928ED50C7F02FB0912A2135B381864E3B363" ;
    defparam Sin_qlut_0_0_0.INITVAL_03 = "0x1DA76001882229A045AA262B9081C629AD30B3DF2C8E90DDF32EEFC1000330F0A11A103251412C18" ;
    defparam Sin_qlut_0_0_0.INITVAL_02 = "0x3351B1381D33D1E13E1F33F1E13C1D3391B1321832D141241031D0B11005304FF0F7F82E8F00D9E7" ;
    defparam Sin_qlut_0_0_0.INITVAL_01 = "0x2C6DE0B5D52A0CB08BC0274B505FA92469D02D90212833F9751DC673C1591A24A3853A1662B3471B" ;
    defparam Sin_qlut_0_0_0.INITVAL_00 = "0x1260B306FA0E5EA2C2D90A1C727EB605BA423692013801EE6E3CB5C1A64A3833715C253391311200" ;
    defparam Sin_qlut_0_0_0.CSDECODE_B = "0b000" ;
    defparam Sin_qlut_0_0_0.CSDECODE_A = "0b000" ;
    defparam Sin_qlut_0_0_0.WRITEMODE_B = "NORMAL" ;
    defparam Sin_qlut_0_0_0.WRITEMODE_A = "NORMAL" ;
    defparam Sin_qlut_0_0_0.GSR = "ENABLED" ;
    defparam Sin_qlut_0_0_0.RESETMODE = "ASYNC" ;
    defparam Sin_qlut_0_0_0.REGMODE_B = "NOREG" ;
    defparam Sin_qlut_0_0_0.REGMODE_A = "NOREG" ;
    defparam Sin_qlut_0_0_0.DATA_WIDTH_B = 9 ;
    defparam Sin_qlut_0_0_0.DATA_WIDTH_A = 9 ;
    DP8KC Sin_qlut_0_0_0 (.DIA8(scuba_vlo), .DIA7(scuba_vlo), .DIA6(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA4(scuba_vlo), .DIA3(scuba_vlo), .DIA2(scuba_vlo), 
        .DIA1(scuba_vlo), .DIA0(scuba_vlo), .ADA12(scuba_vlo), .ADA11(Address[8]), 
        .ADA10(Address[7]), .ADA9(Address[6]), .ADA8(Address[5]), .ADA7(Address[4]), 
        .ADA6(Address[3]), .ADA5(Address[2]), .ADA4(Address[1]), .ADA3(Address[0]), 
        .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vlo), .CEA(OutClockEn), 
        .OCEA(OutClockEn), .CLKA(OutClock), .WEA(scuba_vlo), .CSA2(scuba_vlo), 
        .CSA1(scuba_vlo), .CSA0(scuba_vlo), .RSTA(Reset), .DIB8(scuba_vlo), 
        .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), 
        .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), 
        .ADB12(scuba_vhi), .ADB11(Address[8]), .ADB10(Address[7]), .ADB9(Address[6]), 
        .ADB8(Address[5]), .ADB7(Address[4]), .ADB6(Address[3]), .ADB5(Address[2]), 
        .ADB4(Address[1]), .ADB3(Address[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), 
        .ADB0(scuba_vlo), .CEB(OutClockEn), .OCEB(OutClockEn), .CLKB(OutClock), 
        .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(scuba_vlo), .CSB0(scuba_vlo), 
        .RSTB(Reset), .DOA8(Q[8]), .DOA7(Q[7]), .DOA6(Q[6]), .DOA5(Q[5]), 
        .DOA4(Q[4]), .DOA3(Q[3]), .DOA2(Q[2]), .DOA1(Q[1]), .DOA0(Q[0]), 
        .DOB8(), .DOB7(), .DOB6(Q[15]), .DOB5(Q[14]), .DOB4(Q[13]), .DOB3(Q[12]), 
        .DOB2(Q[11]), .DOB1(Q[10]), .DOB0(Q[9]))
             /* synthesis MEM_LPC_FILE="Sin_qlut.lpc" */
             /* synthesis MEM_INIT_FILE="sin_qlut1500.mem" */;



    // exemplar begin
    // exemplar attribute Sin_qlut_0_0_0 MEM_LPC_FILE Sin_qlut.lpc
    // exemplar attribute Sin_qlut_0_0_0 MEM_INIT_FILE sin_qlut1500.mem
    // exemplar end

endmodule
