Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue May 10 22:05:55 2022
| Host             : DESKTOP-1TCF4DO running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.487        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.374        |
| Device Static (W)        | 0.114        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.4         |
| Junction Temperature (C) | 30.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.045 |        7 |       --- |             --- |
| Slice Logic              |     0.032 |    36561 |       --- |             --- |
|   LUT as Logic           |     0.032 |    14903 |     53200 |           28.01 |
|   Register               |    <0.001 |     3897 |    106400 |            3.66 |
|   CARRY4                 |    <0.001 |      127 |     13300 |            0.95 |
|   F7/F8 Muxes            |    <0.001 |     1760 |     53200 |            3.31 |
|   LUT as Distributed RAM |    <0.001 |    12312 |     17400 |           70.76 |
|   LUT as Shift Register  |    <0.001 |       87 |     17400 |            0.50 |
|   Others                 |     0.000 |      286 |       --- |             --- |
| Signals                  |     0.181 |    27132 |       --- |             --- |
| Block RAM                |     0.013 |        7 |       140 |            5.00 |
| MMCM                     |     0.097 |        1 |         4 |           25.00 |
| I/O                      |     0.005 |       33 |       200 |           16.50 |
| Static Power             |     0.114 |          |           |                 |
| Total                    |     0.487 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.279 |       0.270 |      0.009 |
| Vccaux    |       1.800 |     0.065 |       0.054 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| GCLK                                                                                       | GCLK                                                                 |            10.0 |
| clk_out2_clk_wiz                                                                           | clk_wiz_inst/inst/clk_out2_clk_wiz                                   |             9.3 |
| clk_out3_clk_wiz                                                                           | clk_wiz_inst/inst/clk_out3_clk_wiz                                   |            20.1 |
| clkfbout_clk_wiz                                                                           | clk_wiz_inst/inst/clkfbout_clk_wiz                                   |            70.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| top                             |     0.374 |
|   clk_wiz_inst                  |     0.098 |
|     inst                        |     0.098 |
|   dbg_hub                       |     0.005 |
|     inst                        |     0.005 |
|       BSCANID.u_xsdbm_id        |     0.005 |
|   draw_tetris                   |     0.017 |
|     draw_strings                |     0.014 |
|       draw_game_over            |     0.002 |
|       draw_head                 |     0.007 |
|       font_rom                  |     0.004 |
|     vga_time_generator_instance |     0.002 |
|   main_logic                    |     0.045 |
|     check_move                  |     0.002 |
|     gen_next_block              |     0.001 |
|     gen_sys_event               |     0.001 |
|     stat                        |     0.002 |
|   user_input                    |     0.203 |
|     async_fifo_user_input       |     0.188 |
|       fifomem                   |     0.017 |
|       rptr_empty                |     0.125 |
|       wptr_full                 |     0.047 |
|     user_input_fifo             |     0.015 |
|       inst                      |     0.015 |
+---------------------------------+-----------+


