{"Source Block": ["oh/src/mio/hdl/mtx_io.v@52:66@HdlStmProcess", "       io_valid_reg[7:0] <= 'b0;\n\n   assign transfer_active = |io_valid_reg[7:0];\n   \n   //pipeline access signal\n   always @ (posedge io_clk or negedge io_nreset)\n     if(!io_nreset)\n       tx_access <= 1'b0;   \n     else\n       tx_access <= transfer_active;\n   \n   //########################################\n   //# SHIFT REGISTER  (SHIFT DOWN)\n   //########################################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[61, "   assign io_wait = tx_wait_sync | ~reload;\n"]]}}