# 16-bit-Alu-verilogHDL

Above file is opened by Verilog
