
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.933524                       # Number of seconds simulated
sim_ticks                                5933524327000                       # Number of ticks simulated
final_tick                               5933524327000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198884                       # Simulator instruction rate (inst/s)
host_op_rate                                   318635                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1266270946                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669888                       # Number of bytes of host memory used
host_seconds                                  4685.83                       # Real time elapsed on the host
sim_insts                                   931937838                       # Number of instructions simulated
sim_ops                                    1493068912                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109638528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109685824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    999646528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       999646528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1713102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1713841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15619477                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15619477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               7971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           18477809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18485780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          7971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             7971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       168474329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168474329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       168474329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              7971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          18477809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186960109                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884774                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936506                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649914                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      11867048654                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937838                       # Number of instructions committed
system.cpu.committedOps                    1493068912                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560131                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4314                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585132                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560131                       # number of integer instructions
system.cpu.num_fp_insts                          4314                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287848                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170750                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6414                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3205                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292107                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371044                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235491                       # number of memory refs
system.cpu.num_load_insts                   382884765                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11867048654                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937659                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506524      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492302     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      684      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    135      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883793     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068912                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.910822                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1746994                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            251.423588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            746000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.910822                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          648                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         880217994                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        880217994                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    381156928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       381156928                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       717971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         717971                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     381874899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        381874899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    381874899                       # number of overall hits
system.cpu.dcache.overall_hits::total       381874899                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1727846                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1727846                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55632755                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55632755                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     57360601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57360601                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     57360601                       # number of overall misses
system.cpu.dcache.overall_misses::total      57360601                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1184238186000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1184238186000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 3025554186500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3025554186500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4209792372500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4209792372500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4209792372500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4209792372500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235500                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004513                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004513                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987259                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130592                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130592                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 685384.105991                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 685384.105991                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54384.403334                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54384.403334                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73391.706138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73391.706138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73391.706138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73391.706138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5793                       # number of writebacks
system.cpu.dcache.writebacks::total              5793                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1727846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1727846                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55632755                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55632755                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     57360601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     57360601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57360601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57360601                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1182510340000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1182510340000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2969921431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2969921431500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4152431771500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4152431771500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4152431771500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4152431771500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130592                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130592                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130592                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 684384.105991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 684384.105991                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53384.403334                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53384.403334                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72391.706138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72391.706138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72391.706138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72391.706138                       # average overall mshr miss latency
system.cpu.dcache.replacements                1745970                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           440.985787                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1774669.198413                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            426000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   440.985787                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.861300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.861300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300584                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341649158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341649158                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341649158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341649158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341649158                       # number of overall hits
system.cpu.icache.overall_hits::total      1341649158                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          756                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    208247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208247500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    208247500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208247500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    208247500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208247500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649914                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 275459.656085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 275459.656085                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 275459.656085                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 275459.656085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 275459.656085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 275459.656085                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          756                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          756                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          756                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          756                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    207491500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    207491500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    207491500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    207491500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    207491500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    207491500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 274459.656085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 274459.656085                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 274459.656085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 274459.656085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 274459.656085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 274459.656085                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.973825                       # Cycle average of tags in use
system.l2.tags.total_refs                   115060913                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1714477                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.111377                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    423500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.398258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.241672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1023.333895                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999974                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          560                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 933156029                       # Number of tag accesses
system.l2.tags.data_accesses                933156029                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5793                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5793                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        57322563                       # number of WriteClean hits
system.l2.WriteClean_hits::total             57322563                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27812571                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27812571                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                911                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   911                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          31826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31826                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 32737                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32751                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   14                       # number of overall hits
system.l2.overall_hits::cpu.data                32737                       # number of overall hits
system.l2.overall_hits::total                   32751                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27801036                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27801036                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18237                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18237                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           742                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              742                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1696020                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1696020                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 742                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1714257                       # number of demand (read+write) misses
system.l2.demand_misses::total                1714999                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                742                       # number of overall misses
system.l2.overall_misses::cpu.data            1714257                       # number of overall misses
system.l2.overall_misses::total               1714999                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 2803780440500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 2803780440500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12977793500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12977793500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    206306000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    206306000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 1179838999000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1179838999000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     206306000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1192816792500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1193023098500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    206306000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1192816792500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1193023098500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5793                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     57322563                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         57322563                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55613607                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55613607                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          19148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1727846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1727846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               756                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1746994                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1747750                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              756                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1746994                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1747750                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499896                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.952423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952423                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981481                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.981581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981581                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.981261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981261                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.981261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981261                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 100851.653172                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 100851.653172                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 711618.879202                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 711618.879202                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 278040.431267                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 278040.431267                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 695651.583708                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 695651.583708                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 278040.431267                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 695821.450634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 695640.696292                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 278040.431267                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 695821.450634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 695640.696292                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1710802                       # number of writebacks
system.l2.writebacks::total                   1710802                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      1369273                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1369273                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27801036                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27801036                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18237                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          742                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          742                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1696020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1696020                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1714257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1714999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1714257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1714999                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 2748178491500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 2748178491500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  12941319500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12941319500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    204822000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    204822000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 1176446959000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1176446959000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    204822000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1189388278500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1189593100500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    204822000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1189388278500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1189593100500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.952423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.981581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981581                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.981261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.981261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.981261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.981261                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 98851.657597                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 98851.657597                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 709618.879202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 709618.879202                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 276040.431267                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 276040.431267                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 693651.583708                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 693651.583708                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 276040.431267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 693821.450634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 693640.696292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 276040.431267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 693821.450634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 693640.696292                       # average overall mshr miss latency
system.l2.replacements                        1713453                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2047.806332                       # Cycle average of tags in use
system.l3.tags.total_refs                    60406057                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   2590606                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     23.317346                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      543.406411                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.706362                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1503.693559                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.265335                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000345                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.734225                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999905                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1411                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 485901110                       # Number of tag accesses
system.l3.tags.data_accesses                485901110                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1710802                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1710802                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27816227                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27816227                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13906722                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13906722                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 11                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data            278                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               281                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                   289                       # number of demand (read+write) hits
system.l3.demand_hits::total                      292                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data                  289                       # number of overall hits
system.l3.overall_hits::total                     292                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13895179                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13895179                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            17361                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17361                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          739                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1695742                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1696481                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1713103                       # number of demand (read+write) misses
system.l3.demand_misses::total                1713842                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                739                       # number of overall misses
system.l3.overall_misses::cpu.data            1713103                       # number of overall misses
system.l3.overall_misses::total               1713842                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2588371409500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2588371409500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  12803532500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12803532500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    202579500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 1171357370000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 1171559949500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     202579500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  1184160902500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1184363482000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    202579500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 1184160902500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1184363482000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1710802                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1710802                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27816227                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27816227                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27801901                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27801901                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17372                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17372                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          742                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1696020                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1696762                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               742                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1713392                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1714134                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              742                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1713392                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1714134                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499792                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499792                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999367                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999367                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995957                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999836                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999834                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995957                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999831                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999830                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995957                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999831                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999830                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 186278.378242                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 186278.378242                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 737488.191924                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 737488.191924                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 274126.522327                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 690763.907481                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 690582.417074                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 274126.522327                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 691237.422677                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 691057.566567                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 274126.522327                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 691237.422677                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 691057.566567                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              1712691                       # number of writebacks
system.l3.writebacks::total                   1712691                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         7512                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          7512                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     13895179                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13895179                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17361                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17361                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          739                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1695742                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1696481                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1713103                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1713842                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1713103                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1713842                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2518895533000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2518895533000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  12716727500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  12716727500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    198884500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 1162878660000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 1163077544500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    198884500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 1175595387500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1175794272000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    198884500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 1175595387500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1175794272000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999367                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999367                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995957                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999836                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999834                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995957                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999831                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999830                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995957                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999831                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999830                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 181278.379573                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 181278.379573                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 732488.191924                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 732488.191924                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 269126.522327                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 685763.907481                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 685582.417074                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 269126.522327                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 686237.422677                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 686057.566567                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 269126.522327                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 686237.422677                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 686057.566567                       # average overall mshr miss latency
system.l3.replacements                        2588558                       # number of replacements
system.membus.snoop_filter.tot_requests      17397024                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15683183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1696481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1712690                       # Transaction distribution
system.membus.trans_dist::WriteClean         13906787                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7609                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13895180                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17360                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1696481                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     32949948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     32949948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32949948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1109332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1109332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1109332352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15609021                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15609021    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15609021                       # Request fanout histogram
system.membus.reqLayer2.occupancy        105876454000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8571032000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     59107632                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     57359882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       43843958                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     43843956                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1728602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1725969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        99045577                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2618598                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55613607                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55613607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19148                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1727846                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    173789735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             173791552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3780822400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3780890304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44321611                       # Total snoops (count)
system.tol2bus.snoopTraffic                2780364160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        101682968                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.431183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57839009     56.88%     56.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43843957     43.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101682968                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       115543758500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30427294500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     32597586                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     30883452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       14791931                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     14791931                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 5933524327000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1696762                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3423493                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41723014                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2246616                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27801901                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27801901                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17372                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17372                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1696762                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     89929848                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1999434432                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        16495345                       # Total snoops (count)
system.tol3bus.snoopTraffic                 999646592                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46011380                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.321484                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.467046                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31219449     67.85%     67.85% # Request fanout histogram
system.tol3bus.snoop_fanout::1               14791931     32.15%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46011380                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        59733935500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16472151500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
