// Seed: 483268166
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.id_2 = 0;
  logic [1 : -1 'd0] id_4 = id_3;
  wire  [ 1 : 1 'b0] id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    input tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wor id_9,
    output wire id_10,
    output wor id_11
);
  wire \id_13 ;
  module_0 modCall_1 (
      \id_13 ,
      \id_13
  );
endmodule
