$date
	Tue Mar 26 17:59:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fourBitMux_Testbench $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 2 & select [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ' select [1:0] $end
$var wire 1 ( out2 $end
$var wire 1 ) out1 $end
$var wire 1 ! out $end
$scope module mux1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ) out $end
$var wire 1 * select $end
$upscope $end
$scope module mux2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ( out $end
$var wire 1 + select $end
$upscope $end
$scope module mux3 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 ! out $end
$var wire 1 , select $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1,
1+
1*
1)
0(
b11 '
b11 &
1%
0$
0#
1"
1!
$end
#10
0!
0,
b10 &
b10 '
#20
1!
1(
0)
0*
0+
b0 &
b0 '
#30
