[2024-04-11 09:40:37 UTC] iverilog '-Wall' design.sv testbench.sv  && unbuffer vvp a.out  
 5
This is Verilog
 4
 4
Inside ADD5 macro. Scope is test
a:1, b:6
