Information: License queuing is enabled. (DCSH-18)

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Simple syhthesis script to use FreePDK/45nm libraries
#
# 
#
file mkdir reports
file mkdir netlist
remove_design -all
1
define_design_lib RAST -path "RAST"
1
#####################
# Config Variables
#####################
# The clock input signal name.
set CLK  "clk"
clk
# The reset input signal name.
set RST  "rst"
rst
set DRIVER_CELL "INV_X1"
INV_X1
set DR_CELL_OUT "ZN"
ZN
#####################
# Path Variables
#####################
set SYN  /cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
/cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
set OPENCELL_45 ../lib/
../lib/
#####################
# Set Design Library
#####################
# OpenCell 45nm Library
set link_library [list NangateOpenCellLibrary.db dw_foundation.sldb]
NangateOpenCellLibrary.db dw_foundation.sldb
set target_library [list NangateOpenCellLibrary.db]
NangateOpenCellLibrary.db
#set link_library { * tcbn45gsbwphvtml.db dw_foundation.sldb}
#set target_library "tcbn45gsbwphvtml.db"
set synthetic_library [list  dw_foundation.sldb]
dw_foundation.sldb
set dw_lib     $SYN
/cad/synopsys/syn/M-2016.12-SP2/libraries/syn/
set sym_lib    $OPENCELL_45
../lib/
set target_lib $OPENCELL_45
../lib/
#set tech_file 
#set mw_reference_library 
#set mw_lib_name 
#set max_tlu_file
#set min_tlu_file
#set prs_map_file
set search_path [list ./ ../rtl/  $dw_lib $target_lib $sym_lib ../params/ ]
./ ../rtl/ /cad/synopsys/syn/M-2016.12-SP2/libraries/syn/ ../lib/ ../lib/ ../params/
#set mv_power_net VDD
#set mw_ground_net VSS
#set mw_logic1_net VDD
#set mw_logic0_net VSS
#set mw_power_port VDD
#set mw_ground_port VSS
#create_mw_lib -technology $tech_file #              -mw_reference_library $mw_reference_library #                                    $mw_lib_name
#open_mw_lib $mw_lib_name 
#report_mw_lib
#set_check_library_options -logic_vs_physical
#check_library
#set_tlu_plus_files -max_tluplus  $max_tlu_file #                   -min_tluplus  $min_tlu_file #                   -tech2itf_map $prs_map_file
#check_tlu_plus_files
###################
# Read Design
###################
analyze -library RAST -format sverilog [glob ${RUNDIR}/params/*.sv ${RUNDIR}/rtl/*.v ${RUNDIR}/rtl/*.sv]
Running PRESTO HDLC
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/params/rast_params.sv
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/params/rast_params.sv:1: The package rast_params has already been analyzed. It is being replaced. (VER-26)
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/DW_pl_reg.v
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/sampletest.sv
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/sampletest.sv:193: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/dff_retime.sv
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/dff.sv
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/dff3.sv
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/rast.sv
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/tree_hash.sv
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv
Error:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:186: The register symbol 'box_R10S' has already been defined. (VER-954)
Error:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:187: The register symbol 'rounded_box_R10S' has already been defined. (VER-954)
Error:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:188: The register symbol 'out_box_R10S' has already been defined. (VER-954)
Error:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:189: The register symbol 'outvalid_R10H' has already been defined. (VER-954)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:270: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:271: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:272: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:273: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:304: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:305: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:439: The construct 'property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:444: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/users/jh99/Desktop/ee271/project-part-1/rtl/bbox.sv:445: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/users/jh99/Desktop/ee271/project-part-1/rtl/dff2.sv
Error:  Cannot recover from previous errors. (VER-518)
*** Presto compilation terminated with 5 errors. ***
Loading db file '/home/users/jh99/Desktop/ee271/project-part-1/lib/NangateOpenCellLibrary.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/dw_foundation.sldb'
0
#analyze -library RAST -format sverilog [glob ${RUNDIR}/genesis_synth/*.v]
#
elaborate ${DESIGN_TARGET} -architecture verilog -library RAST
Loading db file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/gtech.db'
Loading db file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Elaborated 1 design.
Current design is now 'rast'.
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Error:  Module 'bbox' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Information: Building the design 'sampletest' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_retime' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=1,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff2' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=24,ARRAY_SIZE=3,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff' instantiated from design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' with
	the parameters "WIDTH=1,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff_retime' instantiated from design 'dff2_WIDTH24_ARRAY_SIZE3_PIPE_DEPTH1_RETIME_STATUS1' with
	the parameters "WIDTH=24,PIPE_DEPTH=1,RETIME_STATUS=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'dff' instantiated from design 'dff2_WIDTH24_ARRAY_SIZE3_PIPE_DEPTH1_RETIME_STATUS0' with
	the parameters "WIDTH=24,PIPE_DEPTH=1,RETIME_STATUS=0". (HDL-193)
Presto compilation completed successfully.
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Error:  Module 'bbox' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
1
link

  Linking design 'rast'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library) /home/users/jh99/Desktop/ee271/project-part-1/lib/NangateOpenCellLibrary.db
  dw_foundation.sldb (library) /afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Error:  Module 'bbox' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
0
#################################
# Define Design Environment 
#################################
# go here
#################################
# Design Rule Constraints
#################################
# go here
##################################
# Design Optimization Constraints
##################################
# create clock
create_clock $CLK -period $CLK_PERIOD
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Error:  Module 'bbox' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# set output delay and load
set_fanout_load 4 [get_ports "*" -filter {@port_direction == out} ]
1
set_output_delay [ expr $CLK_PERIOD*3/4 ] -clock $CLK  [get_ports "*" -filter {@port_direction == out} ]
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_output_delay [ expr $CLK_PERIOD*1/2 ] -clock $CLK halt_RnnnnL
set_wire_load_model -name 1K_hvratio_1_4
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_wire_load_mode top
1
set_max_fanout 4.0 [get_ports "*" -filter {@port_direction != out} ]
1
# set input delay on all input ports except 'clk' and 'rst'
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port $CLK]] [get_port $RST]]
{tri_R10S[2][2][23] tri_R10S[2][2][22] tri_R10S[2][2][21] tri_R10S[2][2][20] tri_R10S[2][2][19] tri_R10S[2][2][18] tri_R10S[2][2][17] tri_R10S[2][2][16] tri_R10S[2][2][15] tri_R10S[2][2][14] tri_R10S[2][2][13] tri_R10S[2][2][12] tri_R10S[2][2][11] tri_R10S[2][2][10] tri_R10S[2][2][9] tri_R10S[2][2][8] tri_R10S[2][2][7] tri_R10S[2][2][6] tri_R10S[2][2][5] tri_R10S[2][2][4] tri_R10S[2][2][3] tri_R10S[2][2][2] tri_R10S[2][2][1] tri_R10S[2][2][0] tri_R10S[2][1][23] tri_R10S[2][1][22] tri_R10S[2][1][21] tri_R10S[2][1][20] tri_R10S[2][1][19] tri_R10S[2][1][18] tri_R10S[2][1][17] tri_R10S[2][1][16] tri_R10S[2][1][15] tri_R10S[2][1][14] tri_R10S[2][1][13] tri_R10S[2][1][12] tri_R10S[2][1][11] tri_R10S[2][1][10] tri_R10S[2][1][9] tri_R10S[2][1][8] tri_R10S[2][1][7] tri_R10S[2][1][6] tri_R10S[2][1][5] tri_R10S[2][1][4] tri_R10S[2][1][3] tri_R10S[2][1][2] tri_R10S[2][1][1] tri_R10S[2][1][0] tri_R10S[2][0][23] tri_R10S[2][0][22] tri_R10S[2][0][21] tri_R10S[2][0][20] tri_R10S[2][0][19] tri_R10S[2][0][18] tri_R10S[2][0][17] tri_R10S[2][0][16] tri_R10S[2][0][15] tri_R10S[2][0][14] tri_R10S[2][0][13] tri_R10S[2][0][12] tri_R10S[2][0][11] tri_R10S[2][0][10] tri_R10S[2][0][9] tri_R10S[2][0][8] tri_R10S[2][0][7] tri_R10S[2][0][6] tri_R10S[2][0][5] tri_R10S[2][0][4] tri_R10S[2][0][3] tri_R10S[2][0][2] tri_R10S[2][0][1] tri_R10S[2][0][0] tri_R10S[1][2][23] tri_R10S[1][2][22] tri_R10S[1][2][21] tri_R10S[1][2][20] tri_R10S[1][2][19] tri_R10S[1][2][18] tri_R10S[1][2][17] tri_R10S[1][2][16] tri_R10S[1][2][15] tri_R10S[1][2][14] tri_R10S[1][2][13] tri_R10S[1][2][12] tri_R10S[1][2][11] tri_R10S[1][2][10] tri_R10S[1][2][9] tri_R10S[1][2][8] tri_R10S[1][2][7] tri_R10S[1][2][6] tri_R10S[1][2][5] tri_R10S[1][2][4] tri_R10S[1][2][3] tri_R10S[1][2][2] tri_R10S[1][2][1] tri_R10S[1][2][0] tri_R10S[1][1][23] tri_R10S[1][1][22] tri_R10S[1][1][21] tri_R10S[1][1][20] ...}
set_input_delay -clock $CLK [ expr $CLK_PERIOD*3/4 ] $all_inputs_wo_rst_clk
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_driving_cell -lib_cell $DRIVER_CELL -pin $DR_CELL_OUT [ get_ports "*" -filter {@port_direction == in} ]
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
# set no input delay on control ports
set_input_delay -clock $CLK 0 screen_RnnnnS
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay -clock $CLK 0 subSample_RnnnnU
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# set target die area
set_max_area $TARGET_AREA
1
# set DC don't touch reset network
remove_driving_cell $RST
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_drive 0 $RST
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_dont_touch_network $RST
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
##########################################
# Synthesize Design (Optimize for Timing)
##########################################
#set power analysis
#set_power_prediction
set_optimize_registers true -design ${DESIGN_TARGET}
1
compile_ultra -retime -timing_high_effort_script
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 397 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'dff2_WIDTH24_ARRAY_SIZE3_PIPE_DEPTH1_RETIME_STATUS1'. (OPT-1056)
Information: Uniquified 2 instances of design 'dff2_WIDTH24_ARRAY_SIZE3_PIPE_DEPTH1_RETIME_STATUS0'. (OPT-1056)
Information: Uniquified 6 instances of design 'dff_retime_WIDTH24_PIPE_DEPTH1_RETIME_STATUS1'. (OPT-1056)
Information: Uniquified 6 instances of design 'dff_WIDTH24_PIPE_DEPTH1_RETIME_STATUS0'. (OPT-1056)
  Simplifying Design 'rast'

Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Error:  Module 'bbox' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Loaded alib file './alib-52/NangateOpenCellLibrary.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy sampletest/d_samp_r1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_r2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy sampletest/d_samp_f2 before Pass 1 (OPT-776)
Information: Ungrouping 4 of 20 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rast'
  Processing 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'
 Implement Synthetic for 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'.
  Processing 'dff_WIDTH24_PIPE_DEPTH1_RETIME_STATUS0_0'
 Implement Synthetic for 'dff_WIDTH24_PIPE_DEPTH1_RETIME_STATUS0_0'.
  Processing 'DW_pl_reg_width24_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_WIDTH24_PIPE_DEPTH1_RETIME_STATUS0_0'. (DDB-72)
  Processing 'dff_retime_WIDTH24_PIPE_DEPTH1_RETIME_STATUS1_0'
 Implement Synthetic for 'dff_retime_WIDTH24_PIPE_DEPTH1_RETIME_STATUS1_0'.
  Processing 'DW_pl_reg_width24_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_retime_WIDTH24_PIPE_DEPTH1_RETIME_STATUS1_0'. (DDB-72)
  Processing 'dff_WIDTH1_PIPE_DEPTH1_RETIME_STATUS0'
 Implement Synthetic for 'dff_WIDTH1_PIPE_DEPTH1_RETIME_STATUS0'.
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_WIDTH1_PIPE_DEPTH1_RETIME_STATUS0'. (DDB-72)
  Processing 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'
 Implement Synthetic for 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'.
  Processing 'DW_pl_reg_width1_in_reg0_stages2_out_reg0_rst_mode0'
Information: Added key list 'DesignWare' to design 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'. (DDB-72)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Error:  Module 'bbox' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Ungrouping hierarchy sampletest/d_samp_r3. (OPT-772)
Warning: Design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2' inherited license information from design 'dff_retime_WIDTH1_PIPE_DEPTH1_RETIME_STATUS1'. (DDB-74)
Information: Added key list 'DesignWare' to design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2'. (DDB-72)
Information: Ungrouping hierarchy sampletest/d_samp_f3. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f1/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f2/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f2/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f2/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f1/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_f1/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/genblk1[1].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r2/genblk1[2].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/genblk1[0].genblk1.dff_pipe. (OPT-772)
Information: Ungrouping hierarchy sampletest/d_samp_r1/genblk1[1].genblk1.dff_pipe. (OPT-772)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of design rast. (RTDC-137)
Information: Pipeline detection aborted. Reason: net tri_R10S[2][2][23] is multidriver net. (RTDC-138)
Information: Aborted pipeline detection on design rast. (RTDC-140)
  Mapping Optimization (Phase 1)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming rast (top)
Warning: A black box cell bbox is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell test_iterator is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell hash_jtree is 	found on the clock tree.  (RTDC-103)
  Preferred flip-flop is DFFS_X1 with setup = 0.04

Warning: Cell 'hash_jtree' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'test_iterator' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'bbox' has no timing information. Treating it 
	like an external module. (RTDC-32)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% 70% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 3.42
  Critical path length = 3.42
  Clock correction = 0.12 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:10   19914.6      0.51       0.5    1032.6                           414009.6875
    0:07:15   20103.7      0.37       0.4    1032.6                           421288.9688
    0:07:15   20103.7      0.37       0.4    1032.6                           421288.9688
    0:07:15   20103.7      0.37       0.4    1032.6                           421288.9688

  Beginning WLM Backend Optimization
  --------------------------------------
    0:07:45   20005.6      0.37       0.4    1032.6                           417431.9688
    0:07:46   20004.0      0.37       0.4    1032.3                           416278.6875
    0:07:46   20004.0      0.37       0.4    1032.3                           416278.6875
    0:08:18   20740.8      0.18       0.2    1032.3                           440169.3438
    0:08:18   20740.8      0.18       0.2    1032.3                           440169.3438
    0:08:18   20741.6      0.18       0.2    1032.3                           440203.7812
    0:08:18   20741.6      0.18       0.2    1032.3                           440203.7812
    0:08:20   20761.0      0.18       0.2    1032.3                           440770.2500
    0:08:20   20761.0      0.18       0.2    1032.3                           440770.2500
    0:08:24   20743.7      0.16       0.2    1032.3                           440255.9688
    0:08:24   20743.7      0.16       0.2    1032.3                           440255.9688
    0:08:28   20778.1      0.16       0.2    1032.3                           441388.6562
    0:08:28   20778.1      0.16       0.2    1032.3                           441388.6562
    0:08:29   20779.1      0.16       0.2    1032.3                           441430.3750
    0:08:29   20779.1      0.16       0.2    1032.3                           441430.3750
    0:08:29   20779.1      0.16       0.2    1032.3                           441430.3750
    0:08:29   20779.1      0.16       0.2    1032.3                           441430.3750
    0:08:30   20779.1      0.16       0.2    1032.3                           441430.3750
    0:08:30   20779.1      0.16       0.2    1032.3                           441430.3750
    0:08:30   20779.1      0.16       0.2    1032.3                           441430.3750


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:30   20779.1      0.16       0.2    1032.3                           441430.3750
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:08:32   20775.4      0.14       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 440869.0000
    0:08:34   20782.0      0.14       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 440826.9688
    0:08:35   20782.0      0.13       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 440609.1562
    0:08:36   20788.4      0.13       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 440641.0000
    0:08:37   20794.3      0.12       0.1     963.0                           440650.3125
    0:08:39   20807.3      0.12       0.1     963.0                           441086.4688


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:39   20807.3      0.12       0.1     963.0                           441086.4688
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:08:44   20432.8      0.12       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 425998.8438
    0:08:45   20453.3      0.12       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 426571.9375
    0:08:46   20457.3      0.11       0.1     963.0                           426677.6562
    0:08:49   20492.6      0.11       0.1     963.0                           427897.9062
    0:08:49   20492.6      0.11       0.1     963.0                           427897.9062
    0:08:51   20478.0      0.11       0.1     963.0                           427237.3438
    0:08:51   20478.0      0.11       0.1     963.0                           427237.3438
    0:08:51   20478.0      0.11       0.1     963.0                           427237.3438
    0:08:52   20478.0      0.11       0.1     963.0                           427237.3438
    0:08:52   20478.0      0.11       0.1     963.0                           427237.3438
    0:08:52   20478.0      0.11       0.1     963.0                           427237.3438
    0:08:52   20478.0      0.11       0.1     963.0                           427237.3438
    0:08:52   20478.0      0.11       0.1     963.0                           427237.3438
    0:08:53   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:53   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:54   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:54   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:54   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:54   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:55   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:55   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:55   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:55   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:56   20482.3      0.11       0.1     963.0                           427438.1875

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:56   20482.3      0.11       0.1     963.0                           427438.1875
    0:08:58   20396.1      0.12       0.1     963.0                           425188.3750
    0:08:59   20395.0      0.12       0.1     963.0                           425179.8125
    0:08:59   20395.0      0.12       0.1     963.0                           425179.8125
    0:09:00   20393.2      0.12       0.1     963.0                           425059.1875
    0:09:03   20390.8      0.11       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 424998.1875
    0:09:04   20407.8      0.11       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 425562.6250
    0:09:05   20420.3      0.11       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 425927.7500
    0:09:06   20433.6      0.10       0.1     963.0 sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D 426274.1562
    0:09:06   20443.2      0.10       0.1     963.0                           426557.6562
    0:09:09   20457.8      0.10       0.1     963.0                           427276.7188
    0:09:09   20457.8      0.10       0.1     963.0                           427276.7188
    0:09:09   20457.8      0.10       0.1     963.0                           427276.7188
    0:09:10   20446.4      0.10       0.1     963.0                           426777.7188
Loading db file '/home/users/jh99/Desktop/ee271/project-part-1/lib/NangateOpenCellLibrary.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Warning:  File /home/users/jh99/Desktop/ee271/project-part-1/synth/RAST/bbox-verilog.pvl not found, or does not contain a usable description of bbox. (ELAB-320)
Error:  Module 'bbox' cannot be found for elaboration. (ELAB-357)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'bbox' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=3". (HDL-193)
Information: Building the design 'test_iterator' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=1". (HDL-193)
Warning: Cannot find the design 'test_iterator' in the library 'WORK'. (LBR-1)
Information: Building the design 'hash_jtree' instantiated from design 'rast' with
	the parameters "SIGFIG=24,RADIX=10,VERTS=3,AXIS=3,COLORS=3,PIPE_DEPTH=2". (HDL-193)
Warning: Cannot find the design 'hash_jtree' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'bbox' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'test_iterator' in 'rast'. (LINK-5)
Warning: Unable to resolve reference 'hash_jtree' in 'rast'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
##########################
# Analyze Design 
##########################
redirect "reports/design_report" { report_design }
check_design
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     M-2016.12-SP2
Date:        Tue Nov 19 18:32:56 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    391
    Multiply driven inputs (LINT-6)                               343
    Unconnected ports (LINT-28)                                    48

Cells                                                              48
    Connected to power or ground (LINT-32)                         48
--------------------------------------------------------------------------------

Warning: In design 'rast', input port 'tri_R10S[2][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'validTri_R10H' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][0]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][0]' is connected to logic 0. 
1
redirect "reports/design_check" {check_design }
#report_constraint -all_violators
#redirect "reports/constraint_report" {report_constraint -all_violators}
report_area 
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : rast
Version: M-2016.12-SP2
Date   : Tue Nov 19 18:32:56 2024
****************************************

Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/jh99/Desktop/ee271/project-part-1/lib/NangateOpenCellLibrary.db)

Number of ports:                          973
Number of nets:                         15920
Number of cells:                        13203
Number of combinational cells:          12184
Number of sequential cells:              1018
Number of macros/black boxes:               0
Number of buf/inv:                       2358
Number of references:                       4

Combinational area:              15301.916006
Buf/Inv area:                     1291.696009
Noncombinational area:            5144.440166
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 20446.356172
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
redirect "reports/area_report" { report_area }
#redirect "reports/area_hier_report" { report_area -hier }
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : rast
Version: M-2016.12-SP2
Date   : Tue Nov 19 18:32:56 2024
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/users/jh99/Desktop/ee271/project-part-1/lib/NangateOpenCellLibrary.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
rast                   1K_hvratio_1_4    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  16.9085 mW   (54%)
  Net Switching Power  =  14.6371 mW   (46%)
                         ---------
Total Dynamic Power    =  31.5456 mW  (100%)

Cell Leakage Power     = 433.6611 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  8.2834e+03        1.2244e+04        2.4888e+05        2.0776e+04  (  64.97%)
register       7.0129e+03          599.8993        8.0768e+04        7.6936e+03  (  24.06%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6123e+03        1.7930e+03        1.0402e+05        3.5093e+03  (  10.97%)
--------------------------------------------------------------------------------------------------
Total          1.6909e+04 uW     1.4637e+04 uW     4.3366e+05 nW     3.1979e+04 uW
1
redirect "reports/power_report" { report_power -analysis_effort hi }
#redirect "reports/power_hier_report" { report_power -hier }
#report_timing -path full -delay max -max_paths 10
#redirect "report/timing_report_max" { report_timing -path full -delay max -max_paths 200 }
#report_timing -path full -delay min -max_paths 10
report_timing
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rast
Version: M-2016.12-SP2
Date   : Tue Nov 19 18:33:00 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: sampletest/clk_r_REG462_S1
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rast               1K_hvratio_1_4        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sampletest/clk_r_REG462_S1/CK (DFFR_X1)                 0.00       0.00 r
  sampletest/clk_r_REG462_S1/Q (DFFR_X1)                  0.09       0.09 f
  sampletest/U3147/ZN (OAI21_X1)                          0.04       0.13 r
  sampletest/U3149/ZN (NAND2_X1)                          0.04       0.17 f
  sampletest/U3168/ZN (AOI21_X1)                          0.05       0.21 r
  sampletest/U1095/ZN (XNOR2_X1)                          0.07       0.28 r
  sampletest/U1094/ZN (NAND2_X1)                          0.03       0.31 f
  sampletest/U1093/ZN (NAND2_X1)                          0.03       0.34 r
  sampletest/U1092/ZN (XNOR2_X1)                          0.06       0.40 r
  sampletest/U3188/ZN (XNOR2_X1)                          0.07       0.47 r
  sampletest/U3189/ZN (XNOR2_X1)                          0.07       0.55 r
  sampletest/U3190/ZN (XNOR2_X1)                          0.07       0.62 r
  sampletest/U125/ZN (OR2_X2)                             0.05       0.67 r
  sampletest/U1455/ZN (AND2_X1)                           0.04       0.71 r
  sampletest/U1521/ZN (NAND4_X1)                          0.06       0.77 f
  sampletest/U1074/ZN (OAI21_X2)                          0.09       0.86 r
  sampletest/U1306/ZN (NAND2_X1)                          0.05       0.91 f
  sampletest/U1549/ZN (NAND2_X1)                          0.03       0.94 r
  sampletest/U1548/ZN (OAI211_X1)                         0.04       0.98 f
  sampletest/U1571/ZN (INV_X1)                            0.03       1.01 r
  sampletest/U1509/ZN (NAND2_X1)                          0.02       1.04 f
  sampletest/U26/ZN (NAND3_X1)                            0.03       1.06 r
  sampletest/U1213/ZN (NAND2_X1)                          0.02       1.09 f
  sampletest/U1135/ZN (NAND4_X1)                          0.03       1.12 r
  sampletest/U1134/ZN (NAND4_X1)                          0.04       1.15 f
  sampletest/U1147/ZN (NAND3_X1)                          0.03       1.19 r
  sampletest/U1146/ZN (NAND3_X1)                          0.03       1.21 f
  sampletest/U1140/ZN (AND3_X1)                           0.04       1.25 f
  sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/D (DFFR_X1)
                                                          0.01       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   1.20       1.20
  clock network delay (ideal)                             0.00       1.20
  sampletest/d_samp_f3/genblk1.dff_pipe/data_pipe_a_reg[1][0]/CK (DFFR_X1)
                                                          0.00       1.20 r
  library setup time                                     -0.04       1.16
  data required time                                                 1.16
  --------------------------------------------------------------------------
  data required time                                                 1.16
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


1
redirect "reports/timing_report_maxsm" { report_timing -significant_digits 4 }
#redirect "reports/timing_report_min" { report_timing -path full -delay min -max_paths 50 }
#report_timing_requirements
#redirect "reports/timing_requirements_report" { report_timing_requirements }
report_qor
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : qor
Design : rast
Version: M-2016.12-SP2
Date   : Tue Nov 19 18:33:00 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          1.26
  Critical Path Slack:          -0.10
  Critical Path Clk Period:      1.20
  Total Negative Slack:         -0.10
  No. of Violating Paths:        1.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        484
  Leaf Cell Count:              13154
  Buf/Inv Cell Count:            2358
  Buf Cell Count:                 117
  Inv Cell Count:                2241
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     12187
  Sequential Cell Count:          967
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    15301.916006
  Noncombinational Area:  5144.440166
  Buf/Inv Area:           1291.696009
  Total Buffer Area:            94.16
  Total Inverter Area:        1197.53
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             20446.356172
  Design Area:           20446.356172


  Design Rules
  -----------------------------------
  Total Number of Nets:         15484
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: caddy09.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   53.17
  Logic Optimization:                  5.00
  Mapping Optimization:               90.34
  -----------------------------------------
  Overall Compile Time:              534.85
  Overall Compile Wall Clock Time:   560.35

  --------------------------------------------------------------------

  Design  WNS: 0.10  TNS: 0.10  Number of Violating Paths: 1


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
redirect "reports/qor_report" { report_qor }
check_error
0
redirect "reports/error_checking_report" { check_error }
###################################
# Save the Design DataBase
###################################
write_sdf -version 2.1 "netlist/sdf_rasterizer"
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/users/jh99/Desktop/ee271/project-part-1/synth/netlist/sdf_rasterizer'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
write -hierarchy -format verilog -output "netlist/rast.gv"
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/users/jh99/Desktop/ee271/project-part-1/synth/netlist/rast.gv'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 48 nets to module rast using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format verilog -hier -o "netlist/rast.psv"
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/users/jh99/Desktop/ee271/project-part-1/synth/netlist/rast.psv'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 48 nets to module rast using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format ddc -hierarchy -output "rast.mapped.ddc"
Warning: Design 'rast' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file 'rast.mapped.ddc'.
1
#Concise Results in a singular file
echo $CLK_PERIOD >> results.txt
sh cat reports/error_checking_report >> results.txt
sh grep -i slack reports/timing_report_maxsm >> results.txt
sh cat reports/power_report | grep Total >> results.txt
sh cat reports/power_report | grep Cell | grep Leakage >> results.txt
sh cat reports/area_report | grep Total | grep cell >> results.txt
exit 

Thank you...
