============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Oct 02 2014  11:31:08 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
The following sequential clock pins have multiple clock waveforms from a single 
timing mode driving them.  Timing analysis will use all of the waveforms to     
determine the most pessimistic timing constraints.  The pin attribute           
'propagated_clocks' can be used to analyze which clocks are being used at each  
clock pin.                                                                      

/designs/ALT_MULTADD/instances_seq/A0_reg[0]/pins_in/CP
/designs/ALT_MULTADD/instances_seq/A0_reg[1]/pins_in/CP
/designs/ALT_MULTADD/instances_seq/A0_reg[2]/pins_in/CP
  ... 46 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

