Analysis & Synthesis report for vlc_transmit
Wed May 19 15:06:02 2021
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state
 12. State Machine - |vlc_transmit|uart_rx:uart_rx_m|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated
 20. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_qn6:rdptr_g1p
 21. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_n5c:wrptr_g1p
 22. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram
 23. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp
 24. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12
 25. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp
 26. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15
 27. Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cntr_qld:cntr_b
 28. Source assignments for qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated
 29. Source assignments for qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated
 30. Source assignments for add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|altsyncram_m8c2:altsyncram1
 31. Source assignments for add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component|altsyncram_6fj1:auto_generated
 32. Source assignments for sld_signaltap:vlc_transmit
 33. Parameter Settings for User Entity Instance: Top-level Entity: |vlc_transmit
 34. Parameter Settings for User Entity Instance: clk_800kHz:clk_800kHz_m|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: uart_rx:uart_rx_m
 36. Parameter Settings for User Entity Instance: fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 37. Parameter Settings for User Entity Instance: qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component
 41. Parameter Settings for Inferred Entity Instance: sld_signaltap:vlc_transmit
 42. altpll Parameter Settings by Entity Instance
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "add_CP:add_CP_m"
 45. Port Connectivity Checks: "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
 46. Port Connectivity Checks: "fft_ip:fft_ip_m"
 47. Port Connectivity Checks: "uart_rx:uart_rx_m"
 48. Port Connectivity Checks: "Fre_Division:Fre_Division_m3"
 49. Port Connectivity Checks: "Fre_Division:Fre_Division_m2"
 50. Port Connectivity Checks: "clk_800kHz:clk_800kHz_m"
 51. Port Connectivity Checks: "Fre_Division:Fre_Division_m1"
 52. Port Connectivity Checks: "Fre_Division:Fre_Division_m4"
 53. Port Connectivity Checks: "Fre_Division:Fre_Division_m0"
 54. SignalTap II Logic Analyzer Settings
 55. In-System Memory Content Editor Settings
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Connections to In-System Debugging Instance "vlc_transmit"
 59. Analysis & Synthesis Messages
 60. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 19 15:06:02 2021       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; vlc_transmit                                ;
; Top-level Entity Name              ; vlc_transmit                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,006                                       ;
;     Total combinational functions  ; 4,485                                       ;
;     Dedicated logic registers      ; 5,506                                       ;
; Total registers                    ; 5506                                        ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 297,987                                     ;
; Embedded Multiplier 9-bit elements ; 24                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                                      ; vlc_transmit       ; vlc_transmit       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                           ; Library     ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; uart_rx.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/uart_rx.v                                                                 ;             ;
; fft_ip/synthesis/fft_ip.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/fft_ip.v                                                 ; fft_ip      ;
; fft_ip/synthesis/submodules/fft_ip_fft_ii_0_opt_twr1.hex                  ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/fft_ip_fft_ii_0_opt_twr1.hex                  ; fft_ip      ;
; fft_ip/synthesis/submodules/fft_ip_fft_ii_0_opt_twr2.hex                  ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/fft_ip_fft_ii_0_opt_twr2.hex                  ; fft_ip      ;
; fft_ip/synthesis/submodules/fft_ip_fft_ii_0_opt_twr3.hex                  ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/fft_ip_fft_ii_0_opt_twr3.hex                  ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd                        ; yes             ; User VHDL File                               ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd                        ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd                        ; yes             ; User VHDL File                               ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd                        ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_lib_pkg.vhd                         ; yes             ; User VHDL File                               ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_lib_pkg.vhd                         ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd     ; yes             ; User VHDL File                               ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd     ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd   ; yes             ; User VHDL File                               ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd   ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd                        ; yes             ; User VHDL File                               ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd                        ; fft_ip      ;
; fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd                  ; fft_ip      ;
; fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd                  ; fft_ip      ;
; fft_ip/synthesis/submodules/altera_fft_mult_add.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/altera_fft_mult_add.vhd                       ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                  ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd        ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd        ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd                ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd                ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                   ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                   ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                      ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                     ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd               ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd               ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                      ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd                     ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                  ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                    ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd           ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd           ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                    ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd                 ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd                 ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd                      ; fft_ip      ;
; fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                    ; fft_ip      ;
; fft_ip/synthesis/submodules/fft_ip_fft_ii_0.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fft_ip/synthesis/submodules/fft_ip_fft_ii_0.sv                            ; fft_ip      ;
; vlc_transmit.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/vlc_transmit.v                                                            ;             ;
; qam16.v                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/qam16.v                                                                   ;             ;
; Fre_Division.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/Fre_Division.v                                                            ;             ;
; conv_code.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/conv_code.v                                                               ;             ;
; add_CP.v                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/add_CP.v                                                                  ;             ;
; RAM_real.v                                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/RAM_real.v                                                                ;             ;
; RAM_imag.v                                                                ; yes             ; User Wizard-Generated File                   ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/RAM_imag.v                                                                ;             ;
; RAM_ctrl.v                                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/RAM_ctrl.v                                                                ;             ;
; ROM_syn.v                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/ROM_syn.v                                                                 ;             ;
; RAM_addcp.v                                                               ; yes             ; User Wizard-Generated File                   ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/RAM_addcp.v                                                               ;             ;
; addcp_ctrl.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/addcp_ctrl.v                                                              ;             ;
; fifo_rx.v                                                                 ; yes             ; User Wizard-Generated File                   ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fifo_rx.v                                                                 ;             ;
; fifo_ctrl.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/fifo_ctrl.v                                                               ;             ;
; u_ofdm.v                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/u_ofdm.v                                                                  ;             ;
; new_reset.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/new_reset.v                                                               ;             ;
; clk_800kHz.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/clk_800kHz.v                                                              ;             ;
; altpll.tdf                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                                              ;             ;
; aglobal150.inc                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                          ;             ;
; stratix_pll.inc                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                         ;             ;
; stratixii_pll.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                       ;             ;
; cycloneii_pll.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                       ;             ;
; db/clk_800khz_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/clk_800khz_altpll.v                                                    ;             ;
; dcfifo_mixed_widths.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                                 ;             ;
; db/dcfifo_1eg1.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/dcfifo_1eg1.tdf                                                        ;             ;
; db/a_graycounter_qn6.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/a_graycounter_qn6.tdf                                                  ;             ;
; db/a_graycounter_n5c.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/a_graycounter_n5c.tdf                                                  ;             ;
; db/altsyncram_du01.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_du01.tdf                                                    ;             ;
; db/alt_synch_pipe_36d.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/alt_synch_pipe_36d.tdf                                                 ;             ;
; db/dffpipe_2v8.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/dffpipe_2v8.tdf                                                        ;             ;
; db/alt_synch_pipe_46d.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/alt_synch_pipe_46d.tdf                                                 ;             ;
; db/dffpipe_3v8.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/dffpipe_3v8.tdf                                                        ;             ;
; db/cmpr_f66.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cmpr_f66.tdf                                                           ;             ;
; db/cntr_qld.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_qld.tdf                                                           ;             ;
; altsyncram.tdf                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;             ;
; stratix_ram_block.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;             ;
; lpm_mux.inc                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;             ;
; lpm_decode.inc                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;             ;
; a_rdenreg.inc                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;             ;
; altrom.inc                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                              ;             ;
; altram.inc                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                              ;             ;
; altdpram.inc                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;             ;
; db/altsyncram_8fj1.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_8fj1.tdf                                                    ;             ;
; lpm_add_sub.tdf                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                         ;             ;
; addcore.inc                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                                             ;             ;
; look_add.inc                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                                            ;             ;
; bypassff.inc                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                            ;             ;
; altshift.inc                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                            ;             ;
; alt_stratix_add_sub.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                 ;             ;
; db/add_sub_2dj.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/add_sub_2dj.tdf                                                        ;             ;
; db/altsyncram_rcp3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_rcp3.tdf                                                    ;             ;
; db/add_sub_aej.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/add_sub_aej.tdf                                                        ;             ;
; db/altsyncram_1cp3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_1cp3.tdf                                                    ;             ;
; altmult_add.tdf                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altmult_add.tdf                                                                                         ;             ;
; stratix_mac_mult.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                                                    ;             ;
; stratix_mac_out.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_mac_out.inc                                                                                     ;             ;
; db/mult_add_5m6g.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/mult_add_5m6g.tdf                                                      ;             ;
; db/ded_mult_ha91.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ded_mult_ha91.tdf                                                      ;             ;
; db/dffpipe_e3c.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/dffpipe_e3c.tdf                                                        ;             ;
; db/mult_add_4l6g.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/mult_add_4l6g.tdf                                                      ;             ;
; db/add_sub_cej.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/add_sub_cej.tdf                                                        ;             ;
; db/altsyncram_bcp3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_bcp3.tdf                                                    ;             ;
; db/add_sub_dej.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/add_sub_dej.tdf                                                        ;             ;
; db/altsyncram_mct3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_mct3.tdf                                                    ;             ;
; db/mult_add_2m6g.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/mult_add_2m6g.tdf                                                      ;             ;
; db/ded_mult_ka91.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ded_mult_ka91.tdf                                                      ;             ;
; db/dffpipe_83c.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/dffpipe_83c.tdf                                                        ;             ;
; db/mult_add_1l6g.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/mult_add_1l6g.tdf                                                      ;             ;
; db/add_sub_eej.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/add_sub_eej.tdf                                                        ;             ;
; db/add_sub_fej.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/add_sub_fej.tdf                                                        ;             ;
; db/altsyncram_p9t3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_p9t3.tdf                                                    ;             ;
; db/mult_add_6m6g.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/mult_add_6m6g.tdf                                                      ;             ;
; db/ded_mult_ma91.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ded_mult_ma91.tdf                                                      ;             ;
; db/dffpipe_a3c.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/dffpipe_a3c.tdf                                                        ;             ;
; db/mult_add_5l6g.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/mult_add_5l6g.tdf                                                      ;             ;
; db/add_sub_gej.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/add_sub_gej.tdf                                                        ;             ;
; db/altsyncram_a9t3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_a9t3.tdf                                                    ;             ;
; db/altsyncram_4cp3.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_4cp3.tdf                                                    ;             ;
; db/altsyncram_5sa1.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_5sa1.tdf                                                    ;             ;
; db/altsyncram_m8c2.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_m8c2.tdf                                                    ;             ;
; syn.mif                                                                   ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/syn.mif                                                                   ;             ;
; sld_mod_ram_rom.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                       ;             ;
; sld_rom_sr.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                          ;             ;
; db/altsyncram_6fj1.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_6fj1.tdf                                                    ;             ;
; sld_signaltap.vhd                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                       ;             ;
; sld_signaltap_impl.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                  ;             ;
; sld_ela_control.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                     ;             ;
; lpm_shiftreg.tdf                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                        ;             ;
; lpm_constant.inc                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                        ;             ;
; dffeea.inc                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                              ;             ;
; sld_mbpmg.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                            ;             ;
; sld_buffer_manager.vhd                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                  ;             ;
; db/altsyncram_e424.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_e424.tdf                                                    ;             ;
; altdpram.tdf                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                            ;             ;
; memmodes.inc                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                          ;             ;
; a_hdffe.inc                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                             ;             ;
; alt_le_rden_reg.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                     ;             ;
; altsyncram.inc                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                          ;             ;
; lpm_mux.tdf                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                             ;             ;
; muxlut.inc                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                                              ;             ;
; db/mux_rsc.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/mux_rsc.tdf                                                            ;             ;
; lpm_decode.tdf                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                          ;             ;
; declut.inc                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                                              ;             ;
; lpm_compare.inc                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                         ;             ;
; db/decode_dvf.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/decode_dvf.tdf                                                         ;             ;
; lpm_counter.tdf                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                         ;             ;
; lpm_add_sub.inc                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                         ;             ;
; cmpconst.inc                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                            ;             ;
; lpm_counter.inc                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                         ;             ;
; alt_counter_stratix.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                 ;             ;
; db/cntr_8ii.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_8ii.tdf                                                           ;             ;
; db/cmpr_ugc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cmpr_ugc.tdf                                                           ;             ;
; db/cntr_g9j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_g9j.tdf                                                           ;             ;
; db/cntr_egi.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_egi.tdf                                                           ;             ;
; db/cmpr_rgc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cmpr_rgc.tdf                                                           ;             ;
; db/cntr_23j.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_23j.tdf                                                           ;             ;
; db/cmpr_ngc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cmpr_ngc.tdf                                                           ;             ;
; sld_hub.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                             ; altera_sld  ;
; db/ip/sld9dfeb9d9/alt_sld_fab.v                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ip/sld9dfeb9d9/alt_sld_fab.v                                           ; alt_sld_fab ;
; db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab.v                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab.v                    ; alt_sld_fab ;
; db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_ident.sv             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_ident.sv             ; alt_sld_fab ;
; db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv          ; alt_sld_fab ;
; db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd        ; alt_sld_fab ;
; db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                        ;             ;
; altshift_taps.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                                       ;             ;
; db/shift_taps_t5n.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/shift_taps_t5n.tdf                                                     ;             ;
; db/altsyncram_u1b1.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_u1b1.tdf                                                    ;             ;
; db/cntr_4pf.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_4pf.tdf                                                           ;             ;
; db/cntr_r8h.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_r8h.tdf                                                           ;             ;
; db/shift_taps_u5n.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/shift_taps_u5n.tdf                                                     ;             ;
; db/altsyncram_7961.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/altsyncram_7961.tdf                                                    ;             ;
; db/add_sub_24e.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/add_sub_24e.tdf                                                        ;             ;
; db/cntr_6pf.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_6pf.tdf                                                           ;             ;
; db/cmpr_ogc.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cmpr_ogc.tdf                                                           ;             ;
; db/cntr_p8h.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/db/cntr_p8h.tdf                                                           ;             ;
+---------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Estimated Total logic elements              ; 7,006                               ;
;                                             ;                                     ;
; Total combinational functions               ; 4485                                ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 1261                                ;
;     -- 3 input functions                    ; 1493                                ;
;     -- <=2 input functions                  ; 1731                                ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 3167                                ;
;     -- arithmetic mode                      ; 1318                                ;
;                                             ;                                     ;
; Total registers                             ; 5506                                ;
;     -- Dedicated logic registers            ; 5506                                ;
;     -- I/O registers                        ; 0                                   ;
;                                             ;                                     ;
; I/O pins                                    ; 12                                  ;
; Total memory bits                           ; 297987                              ;
;                                             ;                                     ;
; Embedded Multiplier 9-bit elements          ; 24                                  ;
;                                             ;                                     ;
; Total PLLs                                  ; 1                                   ;
;     -- PLLs                                 ; 1                                   ;
;                                             ;                                     ;
; Maximum fan-out node                        ; Fre_Division:Fre_Division_m2|CP_out ;
; Maximum fan-out                             ; 3252                                ;
; Total fan-out                               ; 38983                               ;
; Average fan-out                             ; 3.74                                ;
+---------------------------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vlc_transmit                                                                                               ; 4485 (4)          ; 5506 (0)     ; 297987      ; 24           ; 0       ; 12        ; 12   ; 0            ; |vlc_transmit                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |Fre_Division:Fre_Division_m0|                                                                           ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|Fre_Division:Fre_Division_m0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |Fre_Division:Fre_Division_m1|                                                                           ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|Fre_Division:Fre_Division_m1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |Fre_Division:Fre_Division_m2|                                                                           ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|Fre_Division:Fre_Division_m2                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |Fre_Division:Fre_Division_m3|                                                                           ; 23 (23)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|Fre_Division:Fre_Division_m3                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |Fre_Division:Fre_Division_m4|                                                                           ; 24 (24)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|Fre_Division:Fre_Division_m4                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |add_CP:add_CP_m|                                                                                        ; 208 (0)           ; 90 (0)       ; 4200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |RAM_addcp:RAM_addcp_m|                                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|RAM_addcp:RAM_addcp_m                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |altsyncram:altsyncram_component|                                                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_6fj1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component|altsyncram_6fj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |ROM_syn:ROM_syn_m|                                                                                   ; 59 (0)            ; 30 (0)       ; 104         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                  ; 59 (0)            ; 30 (0)       ; 104         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_5sa1:auto_generated|                                                                ; 59 (0)            ; 30 (0)       ; 104         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_m8c2:altsyncram1|                                                                ; 0 (0)             ; 0 (0)        ; 104         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|altsyncram_m8c2:altsyncram1                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                  ; 59 (35)           ; 30 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                      ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                                                                                                ; work         ;
;       |addcp_ctrl:addcp_ctrl_m|                                                                             ; 149 (149)         ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |clk_800kHz:clk_800kHz_m|                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|clk_800kHz:clk_800kHz_m                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|clk_800kHz:clk_800kHz_m|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |clk_800kHz_altpll:auto_generated|                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |conv_code:conv_code_m|                                                                                  ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|conv_code:conv_code_m                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |fft_ip:fft_ip_m|                                                                                        ; 2689 (0)          ; 2903 (0)     ; 7067        ; 24           ; 0       ; 12        ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; fft_ip       ;
;       |fft_ip_fft_ii_0:fft_ii_0|                                                                            ; 2689 (0)          ; 2903 (0)     ; 7067        ; 24           ; 0       ; 12        ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; fft_ip       ;
;          |auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|                                                   ; 2689 (3)          ; 2903 (2)     ; 7067        ; 24           ; 0       ; 12        ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                                                                                                      ; fft_ip       ;
;             |auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|                                          ; 58 (58)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                 ; fft_ip       ;
;             |auk_dspip_avalon_streaming_block_source:source_control_inst|                                   ; 15 (15)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                                                                                                          ; fft_ip       ;
;             |auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|                      ; 59 (6)            ; 20 (6)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                                                                                                             ; fft_ip       ;
;                |altera_fft_dual_port_ram:real_buf|                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                                                                                                           ; fft_ip       ;
;                   |altsyncram:\old_ram_gen:old_ram_component|                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                 ; work         ;
;                      |altsyncram_4cp3:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4cp3:auto_generated                                                                                                                                                                                                  ; work         ;
;                |auk_dspip_bit_reverse_addr_control:rd_addr_inst|                                            ; 27 (23)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                                                                                                             ; fft_ip       ;
;                   |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                          ; fft_ip       ;
;                |auk_dspip_bit_reverse_addr_control:wr_addr_inst|                                            ; 26 (22)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                                                                                                             ; fft_ip       ;
;                   |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                          ; fft_ip       ;
;             |auk_dspip_r22sdf_core:r22sdf_core_inst|                                                        ; 2554 (83)         ; 2782 (0)     ; 2971        ; 24           ; 0       ; 12        ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                                                                                               ; fft_ip       ;
;                |auk_dspip_r22sdf_enable_control:ena_ctrl|                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                      ; fft_ip       ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|                      ; 375 (13)          ; 354 (7)      ; 1716        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                                                                                                         ; fft_ip       ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|                                     ; 128 (36)          ; 152 (90)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                                                                                                                     ; fft_ip       ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                   ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_2dj:auto_generated|                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                   ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_2dj:auto_generated|                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                       ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_2dj:auto_generated|                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                       ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_2dj:auto_generated|                                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 56 (36)           ; 26 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                         ; fft_ip       ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 20 (20)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                ; fft_ip       ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 175 (59)          ; 169 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                               ; fft_ip       ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 20 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                             ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 20 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                             ; work         ;
;                            |add_sub_aej:auto_generated|                                                     ; 20 (20)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated                                                                                  ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                             ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                             ; work         ;
;                            |add_sub_aej:auto_generated|                                                     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated                                                                                  ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 20 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                                 ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 20 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                                 ; work         ;
;                            |add_sub_aej:auto_generated|                                                     ; 20 (20)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated                                                                                      ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                                 ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                                 ; work         ;
;                            |add_sub_aej:auto_generated|                                                     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated                                                                                      ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 56 (35)           ; 27 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                   ; fft_ip       ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 21 (21)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                          ; fft_ip       ;
;                   |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                         ; 32 (32)           ; 14 (14)      ; 1116        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                         ; fft_ip       ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)             ; 0 (0)        ; 1116        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                   ; fft_ip       ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)             ; 0 (0)        ; 1116        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                         ; work         ;
;                            |altsyncram_rcp3:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 1116        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rcp3:auto_generated                                                                                          ; work         ;
;                   |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                       ; 27 (27)           ; 12 (12)      ; 600         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                       ; fft_ip       ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)             ; 0 (0)        ; 600         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                 ; fft_ip       ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)             ; 0 (0)        ; 600         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                       ; work         ;
;                            |altsyncram_1cp3:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 600         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1cp3:auto_generated                                                                                        ; work         ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|                      ; 686 (13)          ; 736 (7)      ; 388         ; 8            ; 0       ; 4         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                                                                                                         ; fft_ip       ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|                                     ; 146 (48)          ; 191 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                                                                                                                     ; fft_ip       ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                   ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_cej:auto_generated|                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                   ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_cej:auto_generated|                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                       ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_cej:auto_generated|                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                       ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_cej:auto_generated|                                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 50 (36)           ; 23 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                         ; fft_ip       ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 14 (14)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                ; fft_ip       ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 206 (77)          ; 208 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                               ; fft_ip       ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 26 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                             ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 26 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                             ; work         ;
;                            |add_sub_dej:auto_generated|                                                     ; 26 (26)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                  ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                             ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                             ; work         ;
;                            |add_sub_dej:auto_generated|                                                     ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                  ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 26 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                                 ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 26 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                                 ; work         ;
;                            |add_sub_dej:auto_generated|                                                     ; 26 (26)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                      ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                                 ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 13 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                                 ; work         ;
;                            |add_sub_dej:auto_generated|                                                     ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated                                                                                      ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 51 (36)           ; 24 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                   ; fft_ip       ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 15 (15)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                          ; fft_ip       ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_inst|                                                  ; 266 (123)         ; 264 (123)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst                                                                                                                                                                                                                                  ; fft_ip       ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                ; 28 (0)            ; 28 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                            ; fft_ip       ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 28 (0)            ; 28 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft_ip       ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 28 (0)            ; 28 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_4l6g:auto_generated|                                                ; 28 (28)           ; 28 (28)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated                         ; work         ;
;                                  |ded_mult_ha91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated|ded_mult_ha91:ded_mult1 ; work         ;
;                                  |ded_mult_ha91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated|ded_mult_ha91:ded_mult2 ; work         ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                ; 28 (0)            ; 28 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                            ; fft_ip       ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 28 (0)            ; 28 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft_ip       ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 28 (0)            ; 28 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_5m6g:auto_generated|                                                ; 28 (28)           ; 28 (28)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated                         ; work         ;
;                                  |ded_mult_ha91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated|ded_mult_ha91:ded_mult1 ; work         ;
;                                  |ded_mult_ha91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated|ded_mult_ha91:ded_mult2 ; work         ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 21 (21)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; fft_ip       ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                    ; 33 (33)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                ; fft_ip       ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                    ; 33 (33)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                ; fft_ip       ;
;                   |auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|                                         ; 24 (24)           ; 10 (10)      ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                                                                                                         ; fft_ip       ;
;                      |altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|                                ; 0 (0)             ; 0 (0)        ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                                                                                                                   ; fft_ip       ;
;                         |altsyncram:\old_ram_gen:old_ram_component|                                         ; 0 (0)             ; 0 (0)        ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                         ; work         ;
;                            |altsyncram_bcp3:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 336         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_bcp3:auto_generated                                                                                          ; work         ;
;                   |auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|                                       ; 31 (26)           ; 56 (52)      ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                                                                                                       ; fft_ip       ;
;                      |altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0|                               ; 5 (0)             ; 4 (0)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0                                                                                                                                                                ; work         ;
;                         |shift_taps_t5n:auto_generated|                                                     ; 5 (0)             ; 4 (1)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0|shift_taps_t5n:auto_generated                                                                                                                                  ; work         ;
;                            |altsyncram_u1b1:altsyncram2|                                                    ; 0 (0)             ; 0 (0)        ; 52          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0|shift_taps_t5n:auto_generated|altsyncram_u1b1:altsyncram2                                                                                                      ; work         ;
;                            |cntr_4pf:cntr1|                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0|shift_taps_t5n:auto_generated|cntr_4pf:cntr1                                                                                                                   ; work         ;
;                            |cntr_r8h:cntr3|                                                                 ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0|shift_taps_t5n:auto_generated|cntr_r8h:cntr3                                                                                                                   ; work         ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|                      ; 698 (6)           ; 913 (4)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                                                                                                         ; fft_ip       ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|                                     ; 181 (81)          ; 351 (274)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                                                                                                                     ; fft_ip       ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                   ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_eej:auto_generated|                                                     ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                   ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_eej:auto_generated|                                                     ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                       ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_eej:auto_generated|                                                     ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                       ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_eej:auto_generated|                                                     ; 14 (14)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 44 (36)           ; 21 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                         ; fft_ip       ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                ; fft_ip       ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 223 (87)          ; 264 (180)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                               ; fft_ip       ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                             ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                             ; work         ;
;                            |add_sub_fej:auto_generated|                                                     ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated                                                                                  ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                             ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                             ; work         ;
;                            |add_sub_fej:auto_generated|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated                                                                                  ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                                 ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 30 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                                 ; work         ;
;                            |add_sub_fej:auto_generated|                                                     ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated                                                                                      ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                                 ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 15 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                                 ; work         ;
;                            |add_sub_fej:auto_generated|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated                                                                                      ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 46 (36)           ; 24 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                   ; fft_ip       ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 10 (10)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                          ; fft_ip       ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_inst|                                                  ; 288 (139)         ; 294 (139)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst                                                                                                                                                                                                                                  ; fft_ip       ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                ; 30 (0)            ; 30 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                            ; fft_ip       ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 30 (0)            ; 30 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft_ip       ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 30 (0)            ; 30 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_1l6g:auto_generated|                                                ; 30 (30)           ; 30 (30)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated                         ; work         ;
;                                  |ded_mult_ka91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated|ded_mult_ka91:ded_mult1 ; work         ;
;                                  |ded_mult_ka91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated|ded_mult_ka91:ded_mult2 ; work         ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                ; 30 (0)            ; 30 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                            ; fft_ip       ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 30 (0)            ; 30 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft_ip       ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 30 (0)            ; 30 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_2m6g:auto_generated|                                                ; 30 (30)           ; 30 (30)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated                         ; work         ;
;                                  |ded_mult_ka91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated|ded_mult_ka91:ded_mult1 ; work         ;
;                                  |ded_mult_ka91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated|ded_mult_ka91:ded_mult2 ; work         ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 15 (15)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; fft_ip       ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                    ; 37 (37)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                ; fft_ip       ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                    ; 37 (37)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                ; fft_ip       ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|                      ; 462 (8)           ; 541 (4)      ; 57          ; 8            ; 0       ; 4         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                                                                                                         ; fft_ip       ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|                                     ; 145 (32)          ; 217 (128)    ; 57          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                                                                                                                     ; fft_ip       ;
;                      |altshift_taps:out_valid_d_rtl_0|                                                      ; 10 (0)            ; 6 (0)        ; 57          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0                                                                                                                                                                                     ; work         ;
;                         |shift_taps_u5n:auto_generated|                                                     ; 10 (2)            ; 6 (3)        ; 57          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0|shift_taps_u5n:auto_generated                                                                                                                                                       ; work         ;
;                            |altsyncram_7961:altsyncram4|                                                    ; 0 (0)             ; 0 (0)        ; 57          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0|shift_taps_u5n:auto_generated|altsyncram_7961:altsyncram4                                                                                                                           ; work         ;
;                            |cntr_6pf:cntr1|                                                                 ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0|shift_taps_u5n:auto_generated|cntr_6pf:cntr1                                                                                                                                        ; work         ;
;                            |cntr_p8h:cntr5|                                                                 ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0|shift_taps_u5n:auto_generated|cntr_p8h:cntr5                                                                                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                   ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_gej:auto_generated|                                                     ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                   ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_gej:auto_generated|                                                     ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                       ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_gej:auto_generated|                                                     ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                       ; fft_ip       ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_gej:auto_generated|                                                     ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 39 (35)           ; 19 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                         ; fft_ip       ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                ; fft_ip       ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_inst|                                                  ; 309 (153)         ; 320 (151)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst                                                                                                                                                                                                                                  ; fft_ip       ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                            ; fft_ip       ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft_ip       ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_5l6g:auto_generated|                                                ; 32 (32)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated                         ; work         ;
;                                  |ded_mult_ma91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated|ded_mult_ma91:ded_mult1 ; work         ;
;                                  |ded_mult_ma91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated|ded_mult_ma91:ded_mult2 ; work         ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                            ; fft_ip       ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; fft_ip       ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 32 (0)            ; 32 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_6m6g:auto_generated|                                                ; 32 (32)           ; 32 (32)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated                         ; work         ;
;                                  |ded_mult_ma91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated|ded_mult_ma91:ded_mult1 ; work         ;
;                                  |ded_mult_ma91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated|ded_mult_ma91:ded_mult2 ; work         ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; fft_ip       ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                    ; 42 (42)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                ; fft_ip       ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                    ; 41 (41)           ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                ; fft_ip       ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect| ; 0 (0)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                    ; fft_ip       ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect| ; 0 (0)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                    ; fft_ip       ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect| ; 0 (0)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                    ; fft_ip       ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|      ; 93 (93)           ; 52 (52)      ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                         ; fft_ip       ;
;                   |altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|          ; 0 (0)             ; 0 (0)        ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component                                                                                                                                                                          ; fft_ip       ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                ; work         ;
;                         |altsyncram_mct3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 594         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_mct3:auto_generated                                                                                                 ; work         ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|      ; 83 (83)           ; 50 (50)      ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                         ; fft_ip       ;
;                   |altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|          ; 0 (0)             ; 0 (0)        ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component                                                                                                                                                                          ; fft_ip       ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                ; work         ;
;                         |altsyncram_p9t3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 162         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p9t3:auto_generated                                                                                                 ; work         ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|      ; 73 (73)           ; 48 (48)      ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                         ; fft_ip       ;
;                   |altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|          ; 0 (0)             ; 0 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component                                                                                                                                                                          ; fft_ip       ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                ; work         ;
;                         |altsyncram_a9t3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9t3:auto_generated                                                                                                 ; work         ;
;    |fifo_ctrl:fifo_ctrl_m|                                                                                  ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_ctrl:fifo_ctrl_m                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |fifo_rx:fifo_rx_m|                                                                                      ; 65 (0)            ; 92 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                   ; 65 (0)            ; 92 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |dcfifo_1eg1:auto_generated|                                                                       ; 65 (5)            ; 92 (27)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |a_graycounter_n5c:wrptr_g1p|                                                                   ; 18 (18)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_n5c:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |a_graycounter_qn6:rdptr_g1p|                                                                   ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |alt_synch_pipe_36d:rs_dgwp|                                                                    ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |dffpipe_2v8:dffpipe12|                                                                      ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |alt_synch_pipe_46d:ws_dgrp|                                                                    ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                |dffpipe_3v8:dffpipe15|                                                                      ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_du01:fifo_ram|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |cmpr_f66:rdempty_eq_comp|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |cmpr_f66:wrfull_eq_comp|                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |cntr_qld:cntr_b|                                                                               ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cntr_qld:cntr_b                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |new_reset:new_reset_m|                                                                                  ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|new_reset:new_reset_m                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |qam16:qam16_m|                                                                                          ; 245 (26)          ; 87 (21)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|qam16:qam16_m                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |RAM_ctrl:RAM_ctrl_m|                                                                                 ; 219 (219)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |RAM_imag:RAM_imag_m|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|qam16:qam16_m|RAM_imag:RAM_imag_m                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_8fj1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |RAM_real:RAM_real_m|                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|qam16:qam16_m|RAM_real:RAM_real_m                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_8fj1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                       ; 172 (1)           ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|         ; 171 (0)           ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                 ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                              ; 171 (1)           ; 112 (6)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                   ; 170 (0)           ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                 ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                               ; 170 (131)         ; 106 (78)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                    ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                 ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                            ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                               ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                          ; altera_sld   ;
;    |sld_signaltap:vlc_transmit|                                                                             ; 812 (2)           ; 2008 (276)   ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                               ; 810 (0)           ; 1732 (0)     ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                           ; 810 (88)          ; 1732 (634)   ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                        ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                                   ; work         ;
;                   |decode_dvf:auto_generated|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;                |lpm_mux:mux|                                                                                ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                                                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                  ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                               ; 0 (0)             ; 0 (0)        ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_e424:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 282624      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e424:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                  ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                       ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                    ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                           ; work         ;
;             |sld_ela_control:ela_control|                                                                   ; 324 (1)           ; 706 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                    ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                  ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|     ; 276 (0)           ; 690 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                                   ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                              ; 0 (0)             ; 414 (414)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                        ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                          ; 276 (0)           ; 276 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                                    ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                                                                                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                                                                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                                                                                                                             ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                                                                                                              ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                              ; 47 (47)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                            ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|              ; 225 (10)          ; 209 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                  ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                           ; work         ;
;                   |cntr_8ii:auto_generated|                                                                 ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ii:auto_generated                                                                                                                                                                                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                           ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                                    ; work         ;
;                   |cntr_g9j:auto_generated|                                                                 ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                                                                                                                                                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                 ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                          ; work         ;
;                   |cntr_egi:auto_generated|                                                                 ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                                                                                                                                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                    ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                 ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                                                                                                                     ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                           ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                            ; 138 (138)         ; 138 (138)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                     ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                         ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                         ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |u_ofdm:u_ofdm_m|                                                                                        ; 44 (44)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|u_ofdm:u_ofdm_m                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |uart_rx:uart_rx_m|                                                                                      ; 98 (70)           ; 77 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|uart_rx:uart_rx_m                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |Fre_Division:Fre_Division_m|                                                                         ; 28 (28)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vlc_transmit|uart_rx:uart_rx_m|Fre_Division:Fre_Division_m                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component|altsyncram_6fj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                         ;
; add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|altsyncram_m8c2:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                          ; AUTO ; True Dual Port   ; 13           ; 8            ; 13           ; 8            ; 104    ; syn.mif                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4cp3:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rcp3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 62           ; 18           ; 62           ; 18           ; 1116   ; None                         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1cp3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 30           ; 20           ; 30           ; 20           ; 600    ; None                         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_bcp3:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 14           ; 24           ; 14           ; 24           ; 336    ; None                         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0|shift_taps_t5n:auto_generated|altsyncram_u1b1:altsyncram2|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 2            ; 26           ; 2            ; 26           ; 52     ; None                         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0|shift_taps_u5n:auto_generated|altsyncram_7961:altsyncram4|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 3            ; 19           ; 3            ; 19           ; 57     ; None                         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_mct3:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 33           ; 18           ; 33           ; 18           ; 594    ; fft_ip_fft_ii_0_opt_twr1.hex ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p9t3:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 9            ; 18           ; 9            ; 18           ; 162    ; fft_ip_fft_ii_0_opt_twr2.hex ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9t3:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 3            ; 18           ; 3            ; 18           ; 54     ; fft_ip_fft_ii_0_opt_twr3.hex ;
; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 8            ; 2048         ; 1            ; 2048   ; None                         ;
; qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                         ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_e424:auto_generated|ALTSYNCRAM                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 2048         ; 138          ; 2048         ; 138          ; 282624 ; None                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 12          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                     ; IP Include File ;
+--------+---------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT   ; 15.0    ; N/A          ; N/A          ; |vlc_transmit|add_CP:add_CP_m|RAM_addcp:RAM_addcp_m                                                                                                                                                                                                                                                                                                                                                 ; RAM_addcp.v     ;
; Altera ; ROM: 1-PORT   ; 15.0    ; N/A          ; N/A          ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m                                                                                                                                                                                                                                                                                                                                                     ; ROM_syn.v       ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                          ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                      ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                                                            ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                          ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                                                            ;                 ;
; Altera ; ALTPLL        ; 15.0    ; N/A          ; N/A          ; |vlc_transmit|clk_800kHz:clk_800kHz_m                                                                                                                                                                                                                                                                                                                                                               ; clk_800kHz.v    ;
; N/A    ; altera_fft_ii ; 15.0    ; N/A          ; N/A          ; |vlc_transmit|fft_ip:fft_ip_m                                                                                                                                                                                                                                                                                                                                                                       ; fft_ip.qsys     ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                               ;                 ;
; Altera ; FIFO          ; 15.0    ; N/A          ; N/A          ; |vlc_transmit|fifo_rx:fifo_rx_m                                                                                                                                                                                                                                                                                                                                                                     ; fifo_rx.v       ;
; Altera ; RAM: 2-PORT   ; 15.0    ; N/A          ; N/A          ; |vlc_transmit|qam16:qam16_m|RAM_imag:RAM_imag_m                                                                                                                                                                                                                                                                                                                                                     ; RAM_imag.v      ;
; Altera ; RAM: 2-PORT   ; 15.0    ; N/A          ; N/A          ; |vlc_transmit|qam16:qam16_m|RAM_real:RAM_real_m                                                                                                                                                                                                                                                                                                                                                     ; RAM_real.v      ;
+--------+---------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state ;
+-------------+-------------+-------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name        ; state.OUT_3 ; state.OUT_2 ; state.OUT_1 ; state.IDLE                                                                                                                      ;
+-------------+-------------+-------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE  ; 0           ; 0           ; 0           ; 0                                                                                                                               ;
; state.OUT_1 ; 0           ; 0           ; 1           ; 1                                                                                                                               ;
; state.OUT_2 ; 0           ; 1           ; 0           ; 1                                                                                                                               ;
; state.OUT_3 ; 1           ; 0           ; 0           ; 1                                                                                                                               ;
+-------------+-------------+-------------+-------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vlc_transmit|uart_rx:uart_rx_m|state                                                                                                                               ;
+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+
; Name          ; state.S_STOP ; state.S_BIT7 ; state.S_BIT6 ; state.S_BIT5 ; state.S_BIT4 ; state.S_BIT3 ; state.S_BIT2 ; state.S_BIT1 ; state.S_BIT0 ; state.S_START ; state.S_IDLE ;
+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+
; state.S_IDLE  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 0            ;
; state.S_START ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1             ; 1            ;
; state.S_BIT0  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0             ; 1            ;
; state.S_BIT1  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0             ; 1            ;
; state.S_BIT2  ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0             ; 1            ;
; state.S_BIT3  ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0             ; 1            ;
; state.S_BIT4  ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0             ; 1            ;
; state.S_BIT5  ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 1            ;
; state.S_BIT6  ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 1            ;
; state.S_BIT7  ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 1            ;
; state.S_STOP  ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0             ; 1            ;
+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][31]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][30]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][29]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][28]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][27]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][26]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][25]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][24]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][23]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][22]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][21]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][20]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][19]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][18]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][17]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][16]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][15]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][14]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][13]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][12]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][11]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][10]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][9]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][8]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][7]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][6]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][5]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][4]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][3]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][2]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][1]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][0]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|blk_shunt[0..6]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|input_sel_shunt[3]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[13..15]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[12]                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[11]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[10]                                                                                                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[7..9]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[6]                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[5]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[4]                                                                                                                                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[3]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|bps_DR[0..2]                                                                                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|input_sel_shunt[1,2]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0..5]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0..3]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0..3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[4]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|inverse_shunt                                                                                                                                                                                                    ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|input_sel_shunt[0]                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|input_sel_shunt[0]                                                                                                                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|pwr_2_shunt                                                                                                                                                                        ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|pwr_2_shunt                                                                                                                                                                                                      ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|blk_shunt[7]                                                                                                                                                                       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                           ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|stall_d                                                                                                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|out_stall_d                                                                                                                                                    ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][14]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][15]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][14]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][15]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][13]                                                          ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][14]                            ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][13]                                                          ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][14]                            ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][12]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][13]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][12]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][13]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_input_sel_s[0]                                                                                                                                                                                              ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[7]                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_inverse_s                                                                                                                                                                                                   ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[7]                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_pwr_2_s                                                                                                                                                                                                     ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[7]                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[5]                                                                                                                                                                                                    ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[6]                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_input_sel_s[1..3]                                                                                                                                                                                           ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[6]                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[0..4]                                                                                                                                                                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[6]                                                                                                                                                                      ;
; qam16:qam16_m|Isignal[0]                                                                                                                                                                                                                                                                                                                                      ; Merged with qam16:qam16_m|Qsignal[0]                                                                                                                                                                                                                                                                                                        ;
; qam16:qam16_m|Isignal[2..6]                                                                                                                                                                                                                                                                                                                                   ; Merged with qam16:qam16_m|Isignal[7]                                                                                                                                                                                                                                                                                                        ;
; qam16:qam16_m|Qsignal[2..6]                                                                                                                                                                                                                                                                                                                                   ; Merged with qam16:qam16_m|Qsignal[7]                                                                                                                                                                                                                                                                                                        ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_real_next[15]                                                                                                                   ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_real_next[14]                                                                                     ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_imag_next[15]                                                                                                                   ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_imag_next[14]                                                                                     ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[7]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][14]                                                          ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][13]                            ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:datareg[17]                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:LSB ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg[17]                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:LSB ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][13]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][12]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][13]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][12]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][13]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][12]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][13]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][12]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][13]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][12]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][13]                                                ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][12]                  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg[17]                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:LSB ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:datareg[17]                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:LSB ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                   ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                     ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:datareg[17]                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:LSB ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg[17]                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:LSB ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][14]                                                          ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][13]                            ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][2]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][4]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1,2]                                         ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[6]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|wr_stop_address[6]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][2]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[4]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[5]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[6]                                       ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5]                                                     ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                           ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                                     ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2]             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2]                                           ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[3]                                                                                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                   ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[5]                                                                                                                 ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                   ;
; qam16:qam16_m|store_cnt[0]                                                                                                                                                                                                                                                                                                                                    ; Merged with qam16:qam16_m|sp_cnt[0]                                                                                                                                                                                                                                                                                                         ;
; qam16:qam16_m|store_cnt[1]                                                                                                                                                                                                                                                                                                                                    ; Merged with qam16:qam16_m|sp_cnt[1]                                                                                                                                                                                                                                                                                                         ;
; u_ofdm:u_ofdm_m|enc_reg[1][7]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; uart_rx:uart_rx_m|state~15                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; uart_rx:uart_rx_m|state~16                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; uart_rx:uart_rx_m|state~17                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; uart_rx:uart_rx_m|state~18                                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][3]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][1]                                                                                               ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][5]                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state.OUT_3                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_stall_s                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|out_stall_d                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state.OUT_2                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][16]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][26]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][27]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][28]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][29]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][30]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][31]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][17]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][18]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][19]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][20]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][21]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][22]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][23]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][24]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][25]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][0]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][10]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][11]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][12]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][13]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][14]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][15]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][1]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][2]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][3]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][4]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][5]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][6]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][7]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][8]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][9]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; uart_rx:uart_rx_m|Fre_Division:Fre_Division_m|clk_cnt[0]                                                                                                                                                                                                                                                                                                      ; Merged with Fre_Division:Fre_Division_m4|clk_cnt[0]                                                                                                                                                                                                                                                                                         ;
; new_reset:new_reset_m|cnt[0]                                                                                                                                                                                                                                                                                                                                  ; Merged with Fre_Division:Fre_Division_m4|clk_cnt[0]                                                                                                                                                                                                                                                                                         ;
; uart_rx:uart_rx_m|Fre_Division:Fre_Division_m|clk_cnt[1]                                                                                                                                                                                                                                                                                                      ; Merged with new_reset:new_reset_m|cnt[1]                                                                                                                                                                                                                                                                                                    ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|bfi_processing_cnt[2]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|bfi_processing_cnt[2]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1..6] ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3..6]           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5,6]            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3..6] ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5,6]  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5,6]                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][3]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][2]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][4]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][6]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[3..6]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[5,6]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5,6]                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5,6]                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3..6]                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                                     ; Merged with fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                   ;
; Total Number of Removed Registers = 474                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|blk_shunt[6]                                                                                                                                                                                                  ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[6],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[2],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][3],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][2],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][4],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[6],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[5],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[4],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_control_next[3],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[6],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_control_next[5],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6]                                         ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                        ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[6],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[5],                                        ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][6],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][5],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][6]                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6] ; Lost Fanouts                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5], ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4], ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3], ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2], ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6]           ; Lost Fanouts                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5],           ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4],           ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]            ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6] ; Lost Fanouts                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5], ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4], ;
;                                                                                                                                                                                                                                                                                                                                                            ;                                ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3]                                        ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[3],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[3]                                                                                                               ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4]                                        ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[4],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[4]                                                                                                               ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2]                                        ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[2]                                                                                                               ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                        ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1],                                                  ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[1]                                                                                                               ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state.OUT_3                                                                                                                                                                                            ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_stall_s,                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port data_in      ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|out_stall_d                                                                                                                                                                                ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][21]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][21]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][20]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][20]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][19]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][19]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][18]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][18]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][17]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][17]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][16]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][16]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][15]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][15]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][14]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][14]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][13]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][13]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][12]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][12]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][11]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][11]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][10]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][10]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][26]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][26]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][8]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][8]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][7]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][7]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][6]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][6]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][5]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][5]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][4]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][4]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][3]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][3]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][2]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][2]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][1]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][1]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][0]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][0]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][31]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][31]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][30]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][30]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][29]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][29]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][28]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][28]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][27]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][27]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][25]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][25]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][24]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][24]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][9]                                                                                                                                                                                    ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][9]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][23]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][23]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6]           ; Lost Fanouts                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]            ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[1][22]                                                                                                                                                                                   ; Stuck at GND                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][22]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                             ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6] ; Lost Fanouts                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]  ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[6]                                                          ; Lost Fanouts                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5506  ;
; Number of registers using Synchronous Clear  ; 450   ;
; Number of registers using Synchronous Load   ; 255   ;
; Number of registers using Asynchronous Clear ; 3339  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3802  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                                                                                                                                                                                                                   ; 2       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|start                                                                                                                                                                                                ; 1       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|sop                                                                                                                                                                       ; 21      ;
; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                                                                                                                                                                                                             ; 8       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[0]                                                                                                                                                                                                                                                                                              ; 5       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[1]                                                                                                                                                                                                                                                                                              ; 4       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[2]                                                                                                                                                                                                                                                                                              ; 4       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[3]                                                                                                                                                                                                                                                                                              ; 4       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[4]                                                                                                                                                                                                                                                                                              ; 4       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[5]                                                                                                                                                                                                                                                                                              ; 4       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[6]                                                                                                                                                                                                                                                                                              ; 4       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[7]                                                                                                                                                                                                                                                                                              ; 4       ;
; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[8]                                                                                                                                                                                                                                                                                              ; 4       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0|shift_taps_u5n:auto_generated|dffe6                      ; 19      ;
; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                                                                                                                                                                                                                ; 6       ;
; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                                                                                                                                                                                                          ; 1       ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0|shift_taps_t5n:auto_generated|dffe4 ; 26      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                          ; 3       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                         ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                                        ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                                        ; 1       ;
; sld_signaltap:vlc_transmit|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                         ; 1       ;
; Total number of inverted registers = 32                                                                                                                                                                                                                                                                                                           ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                                ; Megafunction                                                                                                                                                                                                                                                                                    ; Type       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][0]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][0]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][0]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][12]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][12]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][12]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][12]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][11]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][11]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][11]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][11]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][10]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][10]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][10]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][10]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][9]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][9]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][9]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][9]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][8]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][8]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][8]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][8]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][7]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][7]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][7]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][7]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][6]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][6]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][6]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][6]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][5]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][5]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][5]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][5]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][4]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][4]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][4]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][4]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][3]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][3]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][3]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][3]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][2]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][2]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][2]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][2]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][1]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][1]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][1]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][1]                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][13]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][13]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][13]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][13]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][14]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][14]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][14]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][14]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][15]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][15]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][15]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][15]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][16]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][16]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][16]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][16]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][17]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][17]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][17]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][17]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][18]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][18]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][18]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][18]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][19]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][19]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][19]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][19]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][20]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][20]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][20]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][20]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][21]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][21]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][21]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][21]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][22]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][22]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][22]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][22]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][23]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][23]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][23]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][23]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][24]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][24]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][24]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][24]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[6][25]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[5][25]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[4][25]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][25]                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0 ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid                                           ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d[0,1]                                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_valid                                                     ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_valid_d[0,1]                                              ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect|stg_inverse_next                                                                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_inverse                                                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_inverse_d[0]                                              ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_valid                                                     ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_valid_d[0,1]                                              ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_eop                                                       ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_eop_d[0]                                                  ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop           ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_valid                                                     ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_valid_d[0,1]                                              ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_eop                                                       ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_eop_d[0]                                                  ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop           ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_eop                                                       ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_eop_d[0]                                                  ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop           ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_eop                                             ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_eop_d[0]                                        ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_sop                                             ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_sop_d[0]                                        ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_sop ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid                                           ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d[0,1]                                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_sop                                             ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_sop_d[0]                                        ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_sop ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid                                           ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d[0,1]                                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_sop                                             ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_sop_d[0]                                        ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_sop ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid                                           ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d[0,1]                                    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect|stg_inverse_next                                                                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_inverse                                                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_inverse_d[0]                                              ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_eop                                             ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_eop_d[0]                                        ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_inverse_next                                                                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_inverse                                                   ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_inverse_d[0]                                              ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_eop                                             ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_eop_d[0]                                        ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_eop ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0                      ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][25]                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_real[14]                                                                                                ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_real[10]                                                                                      ;
; 3:1                ; 629 bits  ; 1258 LEs      ; 629 LEs              ; 629 LEs                ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][1]                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[10]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_error_s[1]                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[1]                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[5]                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[4]                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|realtwid[15]                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|realtwid[7]                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|realtwid[3]                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|conv_code:conv_code_m|delta_clk_cnt[2]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|rdcnt[5]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|delta_clk_cnt[1]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|u_ofdm:u_ofdm_m|delta_clk_cnt[2]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|qam16:qam16_m|sp_cnt[1]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|qam16:qam16_m|delta_clk_cnt[1]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|u_ofdm:u_ofdm_m|enc_reg[1][6]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[5]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[3]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4]           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|imagtwid[14]                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|imagtwid[17]                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|imagtwid[17]                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|delta_clk_cnt[0]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|wr_stop_address[4]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|u_ofdm:u_ofdm_m|enc_reg[0][3]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[4] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|dataout[3]                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|dataout[7]                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|dataout[12]                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|dataout[2]                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|dataout[10]                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|dataout[0]                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:rdptr[0]                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_m4k_delay:rdptr[0]                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|\gen_m4k_delay:rdptr[6]                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[0]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[6]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[5]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[7]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[4]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[5]                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[2]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[1]                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[4]                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[1]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|u_ofdm:u_ofdm_m|data_out[7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vlc_transmit|qam16:qam16_m|x_t[0]                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[1]                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|bfi_processing_cnt[1]                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[1]                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|processing_cnt[0]                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|processing_cnt[2]                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |vlc_transmit|fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|bfi_processing_cnt[0]                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_cnt[0]                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|syn_cnt[3]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|wr_byte_cnt[7]                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|synaddress[1]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|wr_byte_cnt[0]                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |vlc_transmit|uart_rx:uart_rx_m|out_cnt[1]                                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[3]                                                                                                                                                                                                                                                                                                  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; Yes        ; |vlc_transmit|add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|rdaddress_real[0]                                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|rdaddress_imag[5]                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vlc_transmit|uart_rx:uart_rx_m|bit_cnt[7]                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[7]                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |vlc_transmit|qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[5]                                                                                                                                                                                                                                                                                                         ;
; 515:1              ; 9 bits    ; 3087 LEs      ; 18 LEs               ; 3069 LEs               ; Yes        ; |vlc_transmit|add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|rdaddress[7]                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vlc_transmit|uart_rx:uart_rx_m|Selector0                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                              ;
+---------------------------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_n5c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cntr_qld:cntr_b ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|altsyncram_m8c2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component|altsyncram_6fj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for sld_signaltap:vlc_transmit ;
+-----------------+-------+------+------------------+
; Assignment      ; Value ; From ; To               ;
+-----------------+-------+------+------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                ;
+-----------------+-------+------+------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |vlc_transmit ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; sink_error     ; 00    ; Unsigned Binary                                     ;
; source_ready   ; 1     ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_800kHz:clk_800kHz_m|altpll:altpll_component ;
+-------------------------------+------------------------------+-------------------------------+
; Parameter Name                ; Value                        ; Type                          ;
+-------------------------------+------------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                       ;
; PLL_TYPE                      ; AUTO                         ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_800kHz ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                       ;
; LOCK_HIGH                     ; 1                            ; Untyped                       ;
; LOCK_LOW                      ; 1                            ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                       ;
; SKIP_VCO                      ; OFF                          ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                       ;
; BANDWIDTH                     ; 0                            ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                       ;
; DOWN_SPREAD                   ; 0                            ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 125                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                       ;
; DPA_DIVIDER                   ; 0                            ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                       ;
; VCO_MIN                       ; 0                            ; Untyped                       ;
; VCO_MAX                       ; 0                            ; Untyped                       ;
; VCO_CENTER                    ; 0                            ; Untyped                       ;
; PFD_MIN                       ; 0                            ; Untyped                       ;
; PFD_MAX                       ; 0                            ; Untyped                       ;
; M_INITIAL                     ; 0                            ; Untyped                       ;
; M                             ; 0                            ; Untyped                       ;
; N                             ; 1                            ; Untyped                       ;
; M2                            ; 1                            ; Untyped                       ;
; N2                            ; 1                            ; Untyped                       ;
; SS                            ; 1                            ; Untyped                       ;
; C0_HIGH                       ; 0                            ; Untyped                       ;
; C1_HIGH                       ; 0                            ; Untyped                       ;
; C2_HIGH                       ; 0                            ; Untyped                       ;
; C3_HIGH                       ; 0                            ; Untyped                       ;
; C4_HIGH                       ; 0                            ; Untyped                       ;
; C5_HIGH                       ; 0                            ; Untyped                       ;
; C6_HIGH                       ; 0                            ; Untyped                       ;
; C7_HIGH                       ; 0                            ; Untyped                       ;
; C8_HIGH                       ; 0                            ; Untyped                       ;
; C9_HIGH                       ; 0                            ; Untyped                       ;
; C0_LOW                        ; 0                            ; Untyped                       ;
; C1_LOW                        ; 0                            ; Untyped                       ;
; C2_LOW                        ; 0                            ; Untyped                       ;
; C3_LOW                        ; 0                            ; Untyped                       ;
; C4_LOW                        ; 0                            ; Untyped                       ;
; C5_LOW                        ; 0                            ; Untyped                       ;
; C6_LOW                        ; 0                            ; Untyped                       ;
; C7_LOW                        ; 0                            ; Untyped                       ;
; C8_LOW                        ; 0                            ; Untyped                       ;
; C9_LOW                        ; 0                            ; Untyped                       ;
; C0_INITIAL                    ; 0                            ; Untyped                       ;
; C1_INITIAL                    ; 0                            ; Untyped                       ;
; C2_INITIAL                    ; 0                            ; Untyped                       ;
; C3_INITIAL                    ; 0                            ; Untyped                       ;
; C4_INITIAL                    ; 0                            ; Untyped                       ;
; C5_INITIAL                    ; 0                            ; Untyped                       ;
; C6_INITIAL                    ; 0                            ; Untyped                       ;
; C7_INITIAL                    ; 0                            ; Untyped                       ;
; C8_INITIAL                    ; 0                            ; Untyped                       ;
; C9_INITIAL                    ; 0                            ; Untyped                       ;
; C0_MODE                       ; BYPASS                       ; Untyped                       ;
; C1_MODE                       ; BYPASS                       ; Untyped                       ;
; C2_MODE                       ; BYPASS                       ; Untyped                       ;
; C3_MODE                       ; BYPASS                       ; Untyped                       ;
; C4_MODE                       ; BYPASS                       ; Untyped                       ;
; C5_MODE                       ; BYPASS                       ; Untyped                       ;
; C6_MODE                       ; BYPASS                       ; Untyped                       ;
; C7_MODE                       ; BYPASS                       ; Untyped                       ;
; C8_MODE                       ; BYPASS                       ; Untyped                       ;
; C9_MODE                       ; BYPASS                       ; Untyped                       ;
; C0_PH                         ; 0                            ; Untyped                       ;
; C1_PH                         ; 0                            ; Untyped                       ;
; C2_PH                         ; 0                            ; Untyped                       ;
; C3_PH                         ; 0                            ; Untyped                       ;
; C4_PH                         ; 0                            ; Untyped                       ;
; C5_PH                         ; 0                            ; Untyped                       ;
; C6_PH                         ; 0                            ; Untyped                       ;
; C7_PH                         ; 0                            ; Untyped                       ;
; C8_PH                         ; 0                            ; Untyped                       ;
; C9_PH                         ; 0                            ; Untyped                       ;
; L0_HIGH                       ; 1                            ; Untyped                       ;
; L1_HIGH                       ; 1                            ; Untyped                       ;
; G0_HIGH                       ; 1                            ; Untyped                       ;
; G1_HIGH                       ; 1                            ; Untyped                       ;
; G2_HIGH                       ; 1                            ; Untyped                       ;
; G3_HIGH                       ; 1                            ; Untyped                       ;
; E0_HIGH                       ; 1                            ; Untyped                       ;
; E1_HIGH                       ; 1                            ; Untyped                       ;
; E2_HIGH                       ; 1                            ; Untyped                       ;
; E3_HIGH                       ; 1                            ; Untyped                       ;
; L0_LOW                        ; 1                            ; Untyped                       ;
; L1_LOW                        ; 1                            ; Untyped                       ;
; G0_LOW                        ; 1                            ; Untyped                       ;
; G1_LOW                        ; 1                            ; Untyped                       ;
; G2_LOW                        ; 1                            ; Untyped                       ;
; G3_LOW                        ; 1                            ; Untyped                       ;
; E0_LOW                        ; 1                            ; Untyped                       ;
; E1_LOW                        ; 1                            ; Untyped                       ;
; E2_LOW                        ; 1                            ; Untyped                       ;
; E3_LOW                        ; 1                            ; Untyped                       ;
; L0_INITIAL                    ; 1                            ; Untyped                       ;
; L1_INITIAL                    ; 1                            ; Untyped                       ;
; G0_INITIAL                    ; 1                            ; Untyped                       ;
; G1_INITIAL                    ; 1                            ; Untyped                       ;
; G2_INITIAL                    ; 1                            ; Untyped                       ;
; G3_INITIAL                    ; 1                            ; Untyped                       ;
; E0_INITIAL                    ; 1                            ; Untyped                       ;
; E1_INITIAL                    ; 1                            ; Untyped                       ;
; E2_INITIAL                    ; 1                            ; Untyped                       ;
; E3_INITIAL                    ; 1                            ; Untyped                       ;
; L0_MODE                       ; BYPASS                       ; Untyped                       ;
; L1_MODE                       ; BYPASS                       ; Untyped                       ;
; G0_MODE                       ; BYPASS                       ; Untyped                       ;
; G1_MODE                       ; BYPASS                       ; Untyped                       ;
; G2_MODE                       ; BYPASS                       ; Untyped                       ;
; G3_MODE                       ; BYPASS                       ; Untyped                       ;
; E0_MODE                       ; BYPASS                       ; Untyped                       ;
; E1_MODE                       ; BYPASS                       ; Untyped                       ;
; E2_MODE                       ; BYPASS                       ; Untyped                       ;
; E3_MODE                       ; BYPASS                       ; Untyped                       ;
; L0_PH                         ; 0                            ; Untyped                       ;
; L1_PH                         ; 0                            ; Untyped                       ;
; G0_PH                         ; 0                            ; Untyped                       ;
; G1_PH                         ; 0                            ; Untyped                       ;
; G2_PH                         ; 0                            ; Untyped                       ;
; G3_PH                         ; 0                            ; Untyped                       ;
; E0_PH                         ; 0                            ; Untyped                       ;
; E1_PH                         ; 0                            ; Untyped                       ;
; E2_PH                         ; 0                            ; Untyped                       ;
; E3_PH                         ; 0                            ; Untyped                       ;
; M_PH                          ; 0                            ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                       ;
; CLK0_COUNTER                  ; G0                           ; Untyped                       ;
; CLK1_COUNTER                  ; G0                           ; Untyped                       ;
; CLK2_COUNTER                  ; G0                           ; Untyped                       ;
; CLK3_COUNTER                  ; G0                           ; Untyped                       ;
; CLK4_COUNTER                  ; G0                           ; Untyped                       ;
; CLK5_COUNTER                  ; G0                           ; Untyped                       ;
; CLK6_COUNTER                  ; E0                           ; Untyped                       ;
; CLK7_COUNTER                  ; E1                           ; Untyped                       ;
; CLK8_COUNTER                  ; E2                           ; Untyped                       ;
; CLK9_COUNTER                  ; E3                           ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                       ;
; M_TIME_DELAY                  ; 0                            ; Untyped                       ;
; N_TIME_DELAY                  ; 0                            ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                       ;
; VCO_POST_SCALE                ; 0                            ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                       ;
; CBXI_PARAMETER                ; clk_800kHz_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                ;
+-------------------------------+------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_m ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; S_IDLE         ; 0000  ; Unsigned Binary                       ;
; S_START        ; 0001  ; Unsigned Binary                       ;
; S_BIT0         ; 0010  ; Unsigned Binary                       ;
; S_BIT1         ; 0011  ; Unsigned Binary                       ;
; S_BIT2         ; 0100  ; Unsigned Binary                       ;
; S_BIT3         ; 0101  ; Unsigned Binary                       ;
; S_BIT4         ; 0110  ; Unsigned Binary                       ;
; S_BIT5         ; 0111  ; Unsigned Binary                       ;
; S_BIT6         ; 1000  ; Unsigned Binary                       ;
; S_BIT7         ; 1001  ; Unsigned Binary                       ;
; S_STOP         ; 1010  ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-----------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                      ;
+----------------------------------------+-------------+-----------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                   ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                   ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                   ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                   ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                   ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                            ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                   ;
; LPM_WIDTH                              ; 8           ; Signed Integer                                            ;
; LPM_WIDTH_R                            ; 1           ; Signed Integer                                            ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                            ;
; LPM_WIDTHU_R                           ; 11          ; Signed Integer                                            ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                   ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                   ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                   ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                            ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                   ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                   ;
; USE_EAB                                ; ON          ; Untyped                                                   ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                   ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                            ;
; CBXI_PARAMETER                         ; dcfifo_1eg1 ; Untyped                                                   ;
+----------------------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8fj1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8fj1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                     ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 13                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; syn.mif              ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_5sa1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                         ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                         ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_6fj1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:vlc_transmit                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 138                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 138                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 439                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 138                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                    ;
+-------------------------------+-------------------------------------------------+
; Name                          ; Value                                           ;
+-------------------------------+-------------------------------------------------+
; Number of entity instances    ; 1                                               ;
; Entity Instance               ; clk_800kHz:clk_800kHz_m|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                          ;
;     -- PLL_TYPE               ; AUTO                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                               ;
+-------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                     ;
; Entity Instance                           ; qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; qam16:qam16_m|RAM_imag:RAM_imag_m|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 13                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_CP:add_CP_m"                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft_ip:fft_ip_m"                                                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_error         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; fftpts_in          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fftpts_in[6..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; fftpts_in[7]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; inverse            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; source_ready       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; source_error       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_sop         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_eop         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_real[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_imag        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; fftpts_out         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "uart_rx:uart_rx_m" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; baud_set ; Input ; Info     ; Stuck at GND    ;
+----------+-------+----------+-----------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Fre_Division:Fre_Division_m3" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; fre_div[15..3] ; Input ; Info     ; Stuck at GND         ;
; fre_div[1..0]  ; Input ; Info     ; Stuck at GND         ;
; fre_div[2]     ; Input ; Info     ; Stuck at VCC         ;
+----------------+-------+----------+----------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Fre_Division:Fre_Division_m2" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; fre_div[15..2] ; Input ; Info     ; Stuck at GND         ;
; fre_div[1]     ; Input ; Info     ; Stuck at VCC         ;
; fre_div[0]     ; Input ; Info     ; Stuck at GND         ;
+----------------+-------+----------+----------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "clk_800kHz:clk_800kHz_m" ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Fre_Division:Fre_Division_m1" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; fre_div[5..4]  ; Input ; Info     ; Stuck at VCC         ;
; fre_div[15..6] ; Input ; Info     ; Stuck at GND         ;
; fre_div[3..2]  ; Input ; Info     ; Stuck at GND         ;
; fre_div[1]     ; Input ; Info     ; Stuck at VCC         ;
; fre_div[0]     ; Input ; Info     ; Stuck at GND         ;
+----------------+-------+----------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Fre_Division:Fre_Division_m4"                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; fre_div[15..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fre_div[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; fre_div[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fre_div[3]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; fre_div[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CP_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Fre_Division:Fre_Division_m0" ;
+----------------+-------+----------+----------------------+
; Port           ; Type  ; Severity ; Details              ;
+----------------+-------+----------+----------------------+
; fre_div[15..2] ; Input ; Info     ; Stuck at GND         ;
; fre_div[1]     ; Input ; Info     ; Stuck at VCC         ;
; fre_div[0]     ; Input ; Info     ; Stuck at GND         ;
+----------------+-------+----------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; vlc_transmit  ; 138                 ; 138              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                     ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; 0              ; ROM0        ; 8     ; 13    ; Read/Write ; add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 164                         ;
; cycloneiii_ff         ; 3386                        ;
;     CLR               ; 245                         ;
;     CLR SCLR          ; 31                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 641                         ;
;     ENA CLR           ; 1943                        ;
;     ENA CLR SCLR      ; 189                         ;
;     ENA CLR SCLR SLD  ; 87                          ;
;     ENA CLR SLD       ; 93                          ;
;     ENA SCLR          ; 95                          ;
;     plain             ; 61                          ;
; cycloneiii_lcell_comb ; 3499                        ;
;     arith             ; 1224                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 679                         ;
;         3 data inputs ; 543                         ;
;     normal            ; 2275                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 121                         ;
;         2 data inputs ; 739                         ;
;         3 data inputs ; 642                         ;
;         4 data inputs ; 766                         ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 226                         ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 1.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "vlc_transmit"                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------+---------------+-----------+----------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Type          ; Status    ; Partition Name             ; Netlist Type Used ; Actual Connection                                                                                                                                                   ; Details                                                                                                                                                        ;
+---------------------------------------+---------------+-----------+----------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DACLK                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m0|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; DACLK                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m0|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; Fre_Division:Fre_Division_m1|CP_out   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m1|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; Fre_Division:Fre_Division_m1|CP_out   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m1|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; Fre_Division:Fre_Division_m2|CP_out   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m2|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; Fre_Division:Fre_Division_m2|CP_out   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m2|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; Fre_Division:Fre_Division_m3|CP_out   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m3|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; Fre_Division:Fre_Division_m3|CP_out   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m3|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; Fre_Division:Fre_Division_m4|CP_out   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m4|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|clk                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated|wire_pll1_clk[0]                                                                   ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|clk                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated|wire_pll1_clk[0]                                                                   ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|clk_addCP             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m1|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|clk_addCP             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m1|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[0]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[0]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[0]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[0]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[1]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[1]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[1]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[1]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[2]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[2]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[2]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[2]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[3]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[3]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[3]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[3]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[4]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[4]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[4]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[4]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[5]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[5]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[5]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[5]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[6]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[6]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[6]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[6]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[7]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[7]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|data_out[7]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_data_out[7]                                                                                                           ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|out_valid             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_vaild                                                                                                                 ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|out_valid             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m|addcp_vaild                                                                                                                 ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|reset                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; new_reset:new_reset_m|reset_n                                                                                                                                       ; N/A                                                                                                                                                            ;
; add_CP:add_CP_m|reset                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; new_reset:new_reset_m|reset_n                                                                                                                                       ; N/A                                                                                                                                                            ;
; clk_800kHz:clk_800kHz_m|c0            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated|wire_pll1_clk[0]                                                                   ; N/A                                                                                                                                                            ;
; clk_800kHz:clk_800kHz_m|c0            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated|wire_pll1_clk[0]                                                                   ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|conv_clk        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m2|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|conv_clk        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m2|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|conv_en         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_ctrl:fifo_ctrl_m|fifo_read_valid                                                                                                                               ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|conv_en         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_ctrl:fifo_ctrl_m|fifo_read_valid                                                                                                                               ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|conv_out_valid  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; conv_code:conv_code_m|conv_out_valid                                                                                                                                ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|conv_out_valid  ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; conv_code:conv_code_m|conv_out_valid                                                                                                                                ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|data_in         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram|q_b[0]                                      ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|data_in         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram|q_b[0]                                      ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|data_out        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; conv_code:conv_code_m|data_out                                                                                                                                      ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|data_out        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; conv_code:conv_code_m|data_out                                                                                                                                      ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|out_clk         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated|wire_pll1_clk[0]                                                                   ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|out_clk         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated|wire_pll1_clk[0]                                                                   ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|reset           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; new_reset:new_reset_m|reset_n                                                                                                                                       ; N/A                                                                                                                                                            ;
; conv_code:conv_code_m|reset           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; new_reset:new_reset_m|reset_n                                                                                                                                       ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|clk                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m2|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|clk                   ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m2|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|inverse[0]            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|inverse[0]            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|reset_n               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; new_reset:new_reset_m|reset_n                                                                                                                                       ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|reset_n               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; new_reset:new_reset_m|reset_n                                                                                                                                       ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_eop              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|sink_eop                                                                                                                          ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_eop              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|sink_eop                                                                                                                          ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_error[0]         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_error[0]         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_error[1]         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_error[1]         ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[0]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[0]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[1]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[1]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[2]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[2]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[3]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[3]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[4]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[4]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[5]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[5]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[6]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[6]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[7]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_imag[7]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_ready            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|state~_wirecell        ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_ready            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|state~_wirecell        ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[0]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[0]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[1]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[1]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[2]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[2]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[3]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[3]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[4]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[4]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[5]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[5]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[6]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[6]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[7]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_real[7]          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_sop              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|sink_sop                                                                                                                          ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_sop              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|sink_sop                                                                                                                          ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_valid            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|sink_valid                                                                                                                        ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|sink_valid            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|sink_valid                                                                                                                        ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_eop            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal1~2        ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_eop            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal1~2        ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_error[0]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_error_s[0]         ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_error[0]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_error_s[0]         ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_error[1]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_error_s[1]         ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_error[1]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_error_s[1]         ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[0]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[16] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[0]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[16] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[10]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[26] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[10]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[26] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[11]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[27] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[11]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[27] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[12]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[28] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[12]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[28] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[13]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[29] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[13]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[29] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[14]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[30] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[14]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[30] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[15]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[31] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[15]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[31] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[1]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[17] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[1]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[17] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[2]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[18] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[2]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[18] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[3]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[19] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[3]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[19] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[4]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[20] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[4]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[20] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[5]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[21] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[5]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[21] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[6]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[22] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[6]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[22] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[7]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[23] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[7]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[23] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[8]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[24] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[8]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[24] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[9]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[25] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_imag[9]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[25] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_ready          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_ready          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; VCC                                                                                                                                                                 ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[0]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[0]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[0]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[0]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[10]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[10] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[10]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[10] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[11]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[11] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[11]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[11] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[12]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[12] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[12]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[12] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[13]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[13] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[13]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[13] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[14]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[14] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[14]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[14] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[15]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[15] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[15]       ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[15] ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[1]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[1]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[1]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[1]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[2]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[2]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[2]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[2]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[3]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[3]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[3]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[3]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[4]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[4]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[4]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[4]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[5]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[5]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[5]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[5]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[6]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[6]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[6]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[6]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[7]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[7]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[7]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[7]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[8]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[8]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[8]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[8]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[9]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[9]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_real[9]        ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[9]  ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_sop            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal0~2        ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_sop            ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|Equal0~2        ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_valid          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state.IDLE      ; N/A                                                                                                                                                            ;
; fft_ip:fft_ip_m|source_valid          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state.IDLE      ; N/A                                                                                                                                                            ;
; fifo_ctrl:fifo_ctrl_m|cnt[0]          ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fifo_ctrl:fifo_ctrl_m|cnt[0]          ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fifo_ctrl:fifo_ctrl_m|cnt[1]          ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fifo_ctrl:fifo_ctrl_m|cnt[1]          ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fifo_ctrl:fifo_ctrl_m|cnt[2]          ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fifo_ctrl:fifo_ctrl_m|cnt[2]          ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fifo_ctrl:fifo_ctrl_m|cnt[3]          ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fifo_ctrl:fifo_ctrl_m|cnt[3]          ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; fifo_ctrl:fifo_ctrl_m|fifo_read_valid ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_ctrl:fifo_ctrl_m|fifo_read_valid                                                                                                                               ; N/A                                                                                                                                                            ;
; fifo_ctrl:fifo_ctrl_m|fifo_read_valid ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_ctrl:fifo_ctrl_m|fifo_read_valid                                                                                                                               ; N/A                                                                                                                                                            ;
; fifo_ctrl:fifo_ctrl_m|rdflag          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_ctrl:fifo_ctrl_m|rdflag                                                                                                                                        ; N/A                                                                                                                                                            ;
; fifo_ctrl:fifo_ctrl_m|rdflag          ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_ctrl:fifo_ctrl_m|rdflag                                                                                                                                        ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|q[0]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram|q_b[0]                                      ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|q[0]                ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram|q_b[0]                                      ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|rdclk               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m2|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|rdclk               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; Fre_Division:Fre_Division_m2|CP_out                                                                                                                                 ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|rdempty             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~_wirecell               ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|rdempty             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:rdempty_eq_comp|aneb_result_wire[0]~_wirecell               ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|rdreq               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_ctrl:fifo_ctrl_m|rdreq~0                                                                                                                                       ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|rdreq               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_ctrl:fifo_ctrl_m|rdreq~0                                                                                                                                       ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|wrclk               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|Fre_Division:Fre_Division_m|CP_out                                                                                                                ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|wrclk               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|Fre_Division:Fre_Division_m|CP_out                                                                                                                ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|wrfull              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~_wirecell                ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|wrfull              ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:wrfull_eq_comp|aneb_result_wire[0]~_wirecell                ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|wrreq               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_done                                                                                                                                           ; N/A                                                                                                                                                            ;
; fifo_rx:fifo_rx_m|wrreq               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_done                                                                                                                                           ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[7]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|I_real[7]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_real_out[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[0]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[1]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[2]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[3]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[4]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[5]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[6]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[7]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|Q_imag[7]               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; qam16:qam16_m|RAM_ctrl:RAM_ctrl_m|data_imag_out[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; qam16:qam16_m|start_fft               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; qam16:qam16_m|start_fft               ; pre-synthesis ; missing   ; Top                        ; post-synthesis    ; GND                                                                                                                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; reset                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; reset                                                                                                                                                               ; N/A                                                                                                                                                            ;
; reset                                 ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; reset                                                                                                                                                               ; N/A                                                                                                                                                            ;
; rx_data                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; rx_data                                                                                                                                                             ; N/A                                                                                                                                                            ;
; rx_data                               ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; rx_data                                                                                                                                                             ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[0]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[0]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[0]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[0]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[1]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[1]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[1]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[1]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[2]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[2]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[2]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[2]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[3]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[3]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[3]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[3]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[4]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[4]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[4]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[4]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[5]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[5]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[5]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[5]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[6]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[6]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[6]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[6]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[7]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[7]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|data_out[7]           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|data_out[7]                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|uofdm_valid           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|uofdm_valid                                                                                                                                         ; N/A                                                                                                                                                            ;
; u_ofdm:u_ofdm_m|uofdm_valid           ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; u_ofdm:u_ofdm_m|uofdm_valid                                                                                                                                         ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|bps_clk             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|Fre_Division:Fre_Division_m|CP_out                                                                                                                ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|bps_clk             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|Fre_Division:Fre_Division_m|CP_out                                                                                                                ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[0]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[0]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[0]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[0]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[1]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[1]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[1]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[1]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[2]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[2]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[2]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[2]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[3]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[3]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[3]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[3]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[4]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[4]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[4]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[4]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[5]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[5]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[5]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[5]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[6]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[6]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[6]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[6]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[7]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[7]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_data_out[7]      ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_data_out[7]                                                                                                                                    ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_done             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_done                                                                                                                                           ; N/A                                                                                                                                                            ;
; uart_rx:uart_rx_m|rx_done             ; pre-synthesis ; connected ; Top                        ; post-synthesis    ; uart_rx:uart_rx_m|rx_done                                                                                                                                           ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|gnd                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~GND                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
; vlc_transmit|vcc                      ; post-fitting  ; connected ; sld_signaltap:vlc_transmit ; post-synthesis    ; sld_signaltap:vlc_transmit|~VCC                                                                                                                                     ; N/A                                                                                                                                                            ;
+---------------------------------------+---------------+-----------+----------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed May 19 15:05:28 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vlc_transmit -c vlc_transmit
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sim/test_transmit.v
    Info (12023): Found entity 1: test_transmit
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip/synthesis/fft_ip.v
    Info (12023): Found entity 1: fft_ip
Info (12021): Found 2 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft_ip)
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body
Info (12021): Found 2 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft_ip)
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft_ip)
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh
    Info (12023): Found entity 1: auk_dspip_roundsat
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_alufp-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_alufp
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_aslf-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_aslf
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_asrf-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_asrf
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castftox-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castftox
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castxtof-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castxtof
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_clzf-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_clzf
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_mulfp-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_mulfp
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl
    Info (12023): Found entity 1: apn_fft_mult_can
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl
    Info (12023): Found entity 1: apn_fft_mult_cpx
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl
    Info (12023): Found entity 1: altera_fft_dual_port_ram
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl
    Info (12023): Found entity 1: altera_fft_dual_port_rom
Info (12021): Found 6 design units, including 3 entities, in source file fft_ip/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl
    Info (12023): Found entity 1: altera_fft_mult_add
    Info (12023): Found entity 2: altera_fft_mult_add_new
    Info (12023): Found entity 3: altera_fft_mult_add_old
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl
    Info (12023): Found entity 1: altera_fft_single_port_rom
Info (12021): Found 2 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft_ip)
    Info (12022): Found design unit 2: auk_fft_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (fft_ip)
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_core
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str
    Info (12023): Found entity 1: auk_dspip_r22sdf_top
Info (12021): Found 2 design units, including 1 entities, in source file fft_ip/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom
Info (12021): Found 1 design units, including 1 entities, in source file fft_ip/synthesis/submodules/fft_ip_fft_ii_0.sv
    Info (12023): Found entity 1: fft_ip_fft_ii_0
Info (12021): Found 1 design units, including 1 entities, in source file vlc_transmit.v
    Info (12023): Found entity 1: vlc_transmit
Info (12021): Found 1 design units, including 1 entities, in source file qam16.v
    Info (12023): Found entity 1: qam16
Info (12021): Found 1 design units, including 1 entities, in source file fre_division.v
    Info (12023): Found entity 1: Fre_Division
Info (12021): Found 1 design units, including 1 entities, in source file conv_code.v
    Info (12023): Found entity 1: conv_code
Info (12021): Found 1 design units, including 1 entities, in source file add_cp.v
    Info (12023): Found entity 1: add_CP
Info (12021): Found 1 design units, including 1 entities, in source file ram_real.v
    Info (12023): Found entity 1: RAM_real
Info (12021): Found 1 design units, including 1 entities, in source file ram_imag.v
    Info (12023): Found entity 1: RAM_imag
Info (12021): Found 1 design units, including 1 entities, in source file ram_ctrl.v
    Info (12023): Found entity 1: RAM_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rom_syn.v
    Info (12023): Found entity 1: ROM_syn
Info (12021): Found 1 design units, including 1 entities, in source file ram_addcp.v
    Info (12023): Found entity 1: RAM_addcp
Info (12021): Found 1 design units, including 1 entities, in source file addcp_ctrl.v
    Info (12023): Found entity 1: addcp_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file fifo_rx.v
    Info (12023): Found entity 1: fifo_rx
Info (12021): Found 1 design units, including 1 entities, in source file fifo_ctrl.v
    Info (12023): Found entity 1: fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file u_ofdm.v
    Info (12023): Found entity 1: u_ofdm
Info (12021): Found 1 design units, including 1 entities, in source file new_reset.v
    Info (12023): Found entity 1: new_reset
Info (12021): Found 1 design units, including 1 entities, in source file clk_800khz.v
    Info (12023): Found entity 1: clk_800kHz
Info (12127): Elaborating entity "vlc_transmit" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at vlc_transmit.v(177): object "source_imag" assigned a value but never read
Info (12128): Elaborating entity "Fre_Division" for hierarchy "Fre_Division:Fre_Division_m0"
Info (12128): Elaborating entity "new_reset" for hierarchy "new_reset:new_reset_m"
Info (12128): Elaborating entity "clk_800kHz" for hierarchy "clk_800kHz:clk_800kHz_m"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_800kHz:clk_800kHz_m|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_800kHz:clk_800kHz_m|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_800kHz:clk_800kHz_m|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_800kHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_800khz_altpll.v
    Info (12023): Found entity 1: clk_800kHz_altpll
Info (12128): Elaborating entity "clk_800kHz_altpll" for hierarchy "clk_800kHz:clk_800kHz_m|altpll:altpll_component|clk_800kHz_altpll:auto_generated"
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_m"
Info (12128): Elaborating entity "fifo_rx" for hierarchy "fifo_rx:fifo_rx_m"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "1"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_1eg1.tdf
    Info (12023): Found entity 1: dcfifo_1eg1
Info (12128): Elaborating entity "dcfifo_1eg1" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info (12023): Found entity 1: a_graycounter_qn6
Info (12128): Elaborating entity "a_graycounter_qn6" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_qn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf
    Info (12023): Found entity 1: a_graycounter_n5c
Info (12128): Elaborating entity "a_graycounter_n5c" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|a_graycounter_n5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_du01.tdf
    Info (12023): Found entity 1: altsyncram_du01
Info (12128): Elaborating entity "altsyncram_du01" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|altsyncram_du01:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_36d
Info (12128): Elaborating entity "alt_synch_pipe_36d" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info (12023): Found entity 1: dffpipe_2v8
Info (12128): Elaborating entity "dffpipe_2v8" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_46d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_46d
Info (12128): Elaborating entity "alt_synch_pipe_46d" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf
    Info (12023): Found entity 1: dffpipe_3v8
Info (12128): Elaborating entity "dffpipe_3v8" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qld.tdf
    Info (12023): Found entity 1: cntr_qld
Info (12128): Elaborating entity "cntr_qld" for hierarchy "fifo_rx:fifo_rx_m|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1eg1:auto_generated|cntr_qld:cntr_b"
Info (12128): Elaborating entity "fifo_ctrl" for hierarchy "fifo_ctrl:fifo_ctrl_m"
Info (12128): Elaborating entity "conv_code" for hierarchy "conv_code:conv_code_m"
Info (12128): Elaborating entity "qam16" for hierarchy "qam16:qam16_m"
Info (12128): Elaborating entity "RAM_real" for hierarchy "qam16:qam16_m|RAM_real:RAM_real_m"
Info (12128): Elaborating entity "altsyncram" for hierarchy "qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8fj1.tdf
    Info (12023): Found entity 1: altsyncram_8fj1
Info (12128): Elaborating entity "altsyncram_8fj1" for hierarchy "qam16:qam16_m|RAM_real:RAM_real_m|altsyncram:altsyncram_component|altsyncram_8fj1:auto_generated"
Info (12128): Elaborating entity "RAM_imag" for hierarchy "qam16:qam16_m|RAM_imag:RAM_imag_m"
Info (12128): Elaborating entity "RAM_ctrl" for hierarchy "qam16:qam16_m|RAM_ctrl:RAM_ctrl_m"
Warning (10272): Verilog HDL Case Statement warning at RAM_ctrl.v(184): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at RAM_ctrl.v(298): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "fft_ip" for hierarchy "fft_ip:fft_ip_m"
Info (12128): Elaborating entity "fft_ip_fft_ii_0" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0"
Info (12128): Elaborating entity "auk_dspip_r22sdf_top" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_sink" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_core" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_enable_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl"
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2dj.tdf
    Info (12023): Found entity 1: add_sub_2dj
Info (12128): Elaborating entity "add_sub_2dj" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_2dj:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_counter" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real"
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "62"
    Info (12134): Parameter "numwords_b" = "62"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rcp3.tdf
    Info (12023): Found entity 1: altsyncram_rcp3
Info (12128): Elaborating entity "altsyncram_rcp3" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rcp3:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "10"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_aej.tdf
    Info (12023): Found entity 1: add_sub_aej
Info (12128): Elaborating entity "add_sub_aej" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_aej:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real"
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "30"
    Info (12134): Parameter "numwords_b" = "30"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_b" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1cp3.tdf
    Info (12023): Found entity 1: altsyncram_1cp3
Info (12128): Elaborating entity "altsyncram_1cp3" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_1cp3:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_stg_pipe" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect"
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage"
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst"
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real"
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_5m6g.tdf
    Info (12023): Found entity 1: mult_add_5m6g
Info (12128): Elaborating entity "mult_add_5m6g" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ha91.tdf
    Info (12023): Found entity 1: ded_mult_ha91
Info (12128): Elaborating entity "ded_mult_ha91" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated|ded_mult_ha91:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e3c.tdf
    Info (12023): Found entity 1: dffpipe_e3c
Info (12128): Elaborating entity "dffpipe_e3c" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5m6g:auto_generated|ded_mult_ha91:ded_mult1|dffpipe_e3c:pre_result"
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag"
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "29"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_4l6g.tdf
    Info (12023): Found entity 1: mult_add_4l6g
Info (12128): Elaborating entity "mult_add_4l6g" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_4l6g:auto_generated"
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cej.tdf
    Info (12023): Found entity 1: add_sub_cej
Info (12128): Elaborating entity "add_sub_cej" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_cej:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real"
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "14"
    Info (12134): Parameter "numwords_b" = "14"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bcp3.tdf
    Info (12023): Found entity 1: altsyncram_bcp3
Info (12128): Elaborating entity "altsyncram_bcp3" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_bcp3:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "13"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dej.tdf
    Info (12023): Found entity 1: add_sub_dej
Info (12128): Elaborating entity "add_sub_dej" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_dej:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2"
Info (12128): Elaborating entity "altera_fft_dual_port_rom" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "fft_ip_fft_ii_0_opt_twr1.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "33"
    Info (12134): Parameter "numwords_b" = "33"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mct3.tdf
    Info (12023): Found entity 1: altsyncram_mct3
Info (12128): Elaborating entity "altsyncram_mct3" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_mct3:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage"
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst"
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real"
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_2m6g.tdf
    Info (12023): Found entity 1: mult_add_2m6g
Info (12128): Elaborating entity "mult_add_2m6g" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ka91.tdf
    Info (12023): Found entity 1: ded_mult_ka91
Info (12128): Elaborating entity "ded_mult_ka91" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated|ded_mult_ka91:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_83c.tdf
    Info (12023): Found entity 1: dffpipe_83c
Info (12128): Elaborating entity "dffpipe_83c" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2m6g:auto_generated|ded_mult_ka91:ded_mult1|dffpipe_83c:pre_result"
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag"
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_1l6g.tdf
    Info (12023): Found entity 1: mult_add_1l6g
Info (12128): Elaborating entity "mult_add_1l6g" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1l6g:auto_generated"
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "14"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_eej.tdf
    Info (12023): Found entity 1: add_sub_eej
Info (12128): Elaborating entity "add_sub_eej" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_eej:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "15"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fej.tdf
    Info (12023): Found entity 1: add_sub_fej
Info (12128): Elaborating entity "add_sub_fej" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_fej:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2"
Info (12128): Elaborating entity "altera_fft_dual_port_rom" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "fft_ip_fft_ii_0_opt_twr2.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "9"
    Info (12134): Parameter "numwords_b" = "9"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9t3.tdf
    Info (12023): Found entity 1: altsyncram_p9t3
Info (12128): Elaborating entity "altsyncram_p9t3" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p9t3:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage"
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst"
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real"
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "34"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_6m6g.tdf
    Info (12023): Found entity 1: mult_add_6m6g
Info (12128): Elaborating entity "mult_add_6m6g" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ma91.tdf
    Info (12023): Found entity 1: ded_mult_ma91
Info (12128): Elaborating entity "ded_mult_ma91" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated|ded_mult_ma91:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf
    Info (12023): Found entity 1: dffpipe_a3c
Info (12128): Elaborating entity "dffpipe_a3c" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_6m6g:auto_generated|ded_mult_ma91:ded_mult1|dffpipe_a3c:pre_result"
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag"
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component"
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "34"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_5l6g.tdf
    Info (12023): Found entity 1: mult_add_5l6g
Info (12128): Elaborating entity "mult_add_5l6g" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_5l6g:auto_generated"
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT = NO, CIN_USED = YES"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gej.tdf
    Info (12023): Found entity 1: add_sub_gej
Info (12128): Elaborating entity "add_sub_gej" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_gej:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2"
Info (12128): Elaborating entity "altera_fft_dual_port_rom" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "fft_ip_fft_ii_0_opt_twr3.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "3"
    Info (12134): Parameter "numwords_b" = "3"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "18"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a9t3.tdf
    Info (12023): Found entity 1: altsyncram_a9t3
Info (12128): Elaborating entity "altsyncram_a9t3" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a9t3:auto_generated"
Info (12128): Elaborating entity "auk_dspip_bit_reverse_core" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst"
Info (12128): Elaborating entity "auk_dspip_bit_reverse_addr_control" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst"
Info (12128): Elaborating entity "auk_dspip_bit_reverse_reverse_carry_adder" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst"
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf"
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component"
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4cp3.tdf
    Info (12023): Found entity 1: altsyncram_4cp3
Info (12128): Elaborating entity "altsyncram_4cp3" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4cp3:auto_generated"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_source" for hierarchy "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst"
Info (12128): Elaborating entity "u_ofdm" for hierarchy "u_ofdm:u_ofdm_m"
Info (12128): Elaborating entity "add_CP" for hierarchy "add_CP:add_CP_m"
Info (12128): Elaborating entity "ROM_syn" for hierarchy "add_CP:add_CP_m|ROM_syn:ROM_syn_m"
Info (12128): Elaborating entity "altsyncram" for hierarchy "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "syn.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "13"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5sa1.tdf
    Info (12023): Found entity 1: altsyncram_5sa1
Info (12128): Elaborating entity "altsyncram_5sa1" for hierarchy "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m8c2.tdf
    Info (12023): Found entity 1: altsyncram_m8c2
Info (12128): Elaborating entity "altsyncram_m8c2" for hierarchy "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|altsyncram_m8c2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928816"
    Info (12134): Parameter "NUMWORDS" = "13"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "4"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "add_CP:add_CP_m|ROM_syn:ROM_syn_m|altsyncram:altsyncram_component|altsyncram_5sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "RAM_addcp" for hierarchy "add_CP:add_CP_m|RAM_addcp:RAM_addcp_m"
Info (12128): Elaborating entity "altsyncram" for hierarchy "add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6fj1.tdf
    Info (12023): Found entity 1: altsyncram_6fj1
Info (12128): Elaborating entity "altsyncram_6fj1" for hierarchy "add_CP:add_CP_m|RAM_addcp:RAM_addcp_m|altsyncram:altsyncram_component|altsyncram_6fj1:auto_generated"
Info (12128): Elaborating entity "addcp_ctrl" for hierarchy "add_CP:add_CP_m|addcp_ctrl:addcp_ctrl_m"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e424.tdf
    Info (12023): Found entity 1: altsyncram_e424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ii.tdf
    Info (12023): Found entity 1: cntr_8ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "vlc_transmit"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2021.05.19.15:05:45 Progress: Loading sld9dfeb9d9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dfeb9d9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld9dfeb9d9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (13014): Ignored 180 buffer(s)
    Info (13019): Ignored 180 SOFT buffer(s)
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|\gen_reg_delay:del_reg_array[3][0]_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 26
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_valid_d_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 19
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altshift_taps:\gen_reg_delay:del_reg_array[3][0]_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "26"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_t5n.tdf
    Info (12023): Found entity 1: shift_taps_t5n
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u1b1.tdf
    Info (12023): Found entity 1: altsyncram_u1b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info (12023): Found entity 1: cntr_r8h
Info (12130): Elaborated megafunction instantiation "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0"
Info (12133): Instantiated megafunction "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|altshift_taps:out_valid_d_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "19"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_u5n.tdf
    Info (12023): Found entity 1: shift_taps_u5n
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7961.tdf
    Info (12023): Found entity 1: altsyncram_7961
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 130 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "fft_ip:fft_ip_m|fft_ip_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|Add3~0"
Info (144001): Generated suppressed messages file C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/output_files/vlc_transmit.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "vlc_transmit" to 299 of its 309 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 10 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7455 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 7049 logic cells
    Info (21064): Implemented 364 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 24 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5022 megabytes
    Info: Processing ended: Wed May 19 15:06:02 2021
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Cumt/Documents/LabFiles/FPGA_UOFDM/experiment-send1MHz/vlc_transmit/output_files/vlc_transmit.map.smsg.


