module module_0 (
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    output [1 : id_2] id_6,
    output [id_2 : id_3] id_7
);
  id_8 id_9 (
      .id_5(1'b0),
      .id_7(1),
      .id_1(id_6),
      .id_4(id_7),
      .id_3(id_6)
  );
  id_10 id_11 (
      .id_5(id_4),
      .id_2(id_4),
      .id_5(id_3),
      .id_2(id_9),
      .id_1(id_1),
      .id_3(1)
  );
  id_12 id_13 (
      .id_1(1),
      .id_9(id_9),
      .id_7(id_3)
  );
endmodule
