{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555432914888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555432914902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 18:41:54 2019 " "Processing started: Tue Apr 16 18:41:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555432914902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555432914902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jtagConnect -c jtagConnect " "Command: quartus_map --read_settings_files=on --write_settings_files=off jtagConnect -c jtagConnect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555432914902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555432915561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vjtag/synthesis/vjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file vjtag/synthesis/vjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 vjtag " "Found entity 1: vjtag" {  } { { "vjtag/synthesis/vjtag.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/vjtag/synthesis/vjtag.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432928885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555432928885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic " "Found entity 1: schematic" {  } { { "schematic.bdf" "" { Schematic "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432928885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555432928885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "connect.v(40) " "Verilog HDL information at connect.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1555432928895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect.v 1 1 " "Found 1 design units, including 1 entities, in source file connect.v" { { "Info" "ISGN_ENTITY_NAME" "1 connect " "Found entity 1: connect" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432928897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555432928897 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "schematic " "Elaborating entity \"schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555432928950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect connect:inst1 " "Elaborating entity \"connect\" for hierarchy \"connect:inst1\"" {  } { { "schematic.bdf" "inst1" { Schematic "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/schematic.bdf" { { 24 504 656 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432928974 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ir_in connect.v(84) " "Verilog HDL Always Construct warning at connect.v(84): variable \"ir_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1555432928976 "|schematic|connect:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DR1 connect.v(85) " "Verilog HDL Always Construct warning at connect.v(85): variable \"DR1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1555432928976 "|schematic|connect:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out connect.v(82) " "Verilog HDL Always Construct warning at connect.v(82): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1555432928977 "|schematic|connect:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] connect.v(84) " "Inferred latch for \"out\[0\]\" at connect.v(84)" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555432928977 "|schematic|connect:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] connect.v(84) " "Inferred latch for \"out\[1\]\" at connect.v(84)" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555432928977 "|schematic|connect:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] connect.v(84) " "Inferred latch for \"out\[2\]\" at connect.v(84)" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555432928977 "|schematic|connect:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] connect.v(84) " "Inferred latch for \"out\[3\]\" at connect.v(84)" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555432928977 "|schematic|connect:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] connect.v(84) " "Inferred latch for \"out\[4\]\" at connect.v(84)" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555432928977 "|schematic|connect:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] connect.v(84) " "Inferred latch for \"out\[5\]\" at connect.v(84)" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555432928977 "|schematic|connect:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] connect.v(84) " "Inferred latch for \"out\[6\]\" at connect.v(84)" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555432928978 "|schematic|connect:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] connect.v(84) " "Inferred latch for \"out\[7\]\" at connect.v(84)" {  } { { "connect.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/connect.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555432928978 "|schematic|connect:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vjtag vjtag:inst " "Elaborating entity \"vjtag\" for hierarchy \"vjtag:inst\"" {  } { { "schematic.bdf" "inst" { Schematic "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/schematic.bdf" { { 56 72 288 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432928996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag vjtag:inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "vjtag/synthesis/vjtag.v" "virtual_jtag_0" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/vjtag/synthesis/vjtag.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vjtag:inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "vjtag/synthesis/vjtag.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/vjtag/synthesis/vjtag.v" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555432929075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vjtag:inst\|sld_virtual_jtag:virtual_jtag_0 " "Instantiated megafunction \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929076 ""}  } { { "vjtag/synthesis/vjtag.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/vjtag/synthesis/vjtag.v" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555432929076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929105 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst vjtag:inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "vjtag/synthesis/vjtag.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/vjtag/synthesis/vjtag.v" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vjtag:inst\|sld_virtual_jtag:virtual_jtag_0 " "Elaborated megafunction instantiation \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "vjtag/synthesis/vjtag.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/vjtag/synthesis/vjtag.v" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vjtag:inst\|sld_virtual_jtag:virtual_jtag_0\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555432929233 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1555432929383 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1555432938700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1555432938940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1555432940659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1555432940705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1555432940799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1555432940819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1555432940822 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1555432941646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeaa6337e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeaa6337e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeaa6337e/alt_sld_fab.v" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/db/ip/sldeaa6337e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432943070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555432943070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeaa6337e/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeaa6337e/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sldeaa6337e/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/db/ip/sldeaa6337e/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432943074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555432943074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeaa6337e/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeaa6337e/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sldeaa6337e/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/db/ip/sldeaa6337e/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432943086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555432943086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeaa6337e/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeaa6337e/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeaa6337e/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/db/ip/sldeaa6337e/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432943116 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sldeaa6337e/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/db/ip/sldeaa6337e/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432943116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555432943116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeaa6337e/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeaa6337e/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sldeaa6337e/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/db/ip/sldeaa6337e/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555432943127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555432943127 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1555432945045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555432945315 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1555432945645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1555432945645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555432945779 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/output_files/jtagConnect.map.smsg " "Generated suppressed messages file C:/Users/bazza/Desktop/EET Tercer/6 Sem/DSSD/PROJECTE 2 VJTAG/de0-nano/tk_jtag-master_with_GUI/tk_jtag-master/jtagConnect_restored/output_files/jtagConnect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1555432946752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555432947339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555432947339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555432947530 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555432947530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555432947530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555432947530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555432947802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 18:42:27 2019 " "Processing ended: Tue Apr 16 18:42:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555432947802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555432947802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555432947802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555432947802 ""}
