module DFF(Q,Clock,Clear,D);

output Q;
input Clock;
input Clear;
input D;
reg Q;

always@(posedge Clock or negedge Clear)
	begin
	if(!Clear)  Q<=1'b0; 
	else        Q<=D; 
	end
	
endmodule
