
3_Task_Parameters.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ee4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080050b4  080050b4  000060b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800513c  0800513c  00007020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800513c  0800513c  0000613c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005144  08005144  00007020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005144  08005144  00006144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005148  08005148  00006148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  0800514c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049fc  20000020  0800516c  00007020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004a1c  0800516c  00007a1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c76  00000000  00000000  00007050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003259  00000000  00000000  0001dcc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001428  00000000  00000000  00020f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fb4  00000000  00000000  00022348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000039f4  00000000  00000000  000232fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015eb9  00000000  00000000  00026cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db400  00000000  00000000  0003cba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00117fa9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005554  00000000  00000000  00117fec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0011d540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000020 	.word	0x20000020
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800509c 	.word	0x0800509c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000024 	.word	0x20000024
 800020c:	0800509c 	.word	0x0800509c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <main>:
typedef uint32_t TaskProfiler;

TaskProfiler BlueTaskProfiler, RedTaskProfiler, GreenTaskProfiler, OrangeTaskProfiler;

int main(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af02      	add	r7, sp, #8


  HAL_Init(); //hardware abstraction layer
 8000542:	f000 faa9 	bl	8000a98 <HAL_Init>
  SystemClock_Config();
 8000546:	f000 f861 	bl	800060c <SystemClock_Config>
  MX_GPIO_Init();
 800054a:	f000 f8f7 	bl	800073c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800054e:	f000 f8cb 	bl	80006e8 <MX_USART2_UART_Init>

  xTaskCreate(vLedControllerTask, "Blue Led Controller", 100, (void *) blue_led, 1, NULL); ///why void pointer
 8000552:	4b19      	ldr	r3, [pc, #100]	@ (80005b8 <main+0x7c>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	2200      	movs	r2, #0
 8000558:	9201      	str	r2, [sp, #4]
 800055a:	2201      	movs	r2, #1
 800055c:	9200      	str	r2, [sp, #0]
 800055e:	2264      	movs	r2, #100	@ 0x64
 8000560:	4916      	ldr	r1, [pc, #88]	@ (80005bc <main+0x80>)
 8000562:	4817      	ldr	r0, [pc, #92]	@ (80005c0 <main+0x84>)
 8000564:	f002 ff50 	bl	8003408 <xTaskCreate>
  xTaskCreate(vLedControllerTask, "Red Led Controller", 100, (void *) red_led, 1, NULL);
 8000568:	4b16      	ldr	r3, [pc, #88]	@ (80005c4 <main+0x88>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	2200      	movs	r2, #0
 800056e:	9201      	str	r2, [sp, #4]
 8000570:	2201      	movs	r2, #1
 8000572:	9200      	str	r2, [sp, #0]
 8000574:	2264      	movs	r2, #100	@ 0x64
 8000576:	4914      	ldr	r1, [pc, #80]	@ (80005c8 <main+0x8c>)
 8000578:	4811      	ldr	r0, [pc, #68]	@ (80005c0 <main+0x84>)
 800057a:	f002 ff45 	bl	8003408 <xTaskCreate>
  xTaskCreate(vLedControllerTask, "Green Led Controller", 100, (void *) green_led, 1, NULL);
 800057e:	4b13      	ldr	r3, [pc, #76]	@ (80005cc <main+0x90>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	2200      	movs	r2, #0
 8000584:	9201      	str	r2, [sp, #4]
 8000586:	2201      	movs	r2, #1
 8000588:	9200      	str	r2, [sp, #0]
 800058a:	2264      	movs	r2, #100	@ 0x64
 800058c:	4910      	ldr	r1, [pc, #64]	@ (80005d0 <main+0x94>)
 800058e:	480c      	ldr	r0, [pc, #48]	@ (80005c0 <main+0x84>)
 8000590:	f002 ff3a 	bl	8003408 <xTaskCreate>
  xTaskCreate(vLedControllerTask, "Orange Led Controller", 100, (void *) orange_led, 1, NULL);
 8000594:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <main+0x98>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2200      	movs	r2, #0
 800059a:	9201      	str	r2, [sp, #4]
 800059c:	2201      	movs	r2, #1
 800059e:	9200      	str	r2, [sp, #0]
 80005a0:	2264      	movs	r2, #100	@ 0x64
 80005a2:	490d      	ldr	r1, [pc, #52]	@ (80005d8 <main+0x9c>)
 80005a4:	4806      	ldr	r0, [pc, #24]	@ (80005c0 <main+0x84>)
 80005a6:	f002 ff2f 	bl	8003408 <xTaskCreate>



  vTaskStartScheduler();
 80005aa:	f003 f873 	bl	8003694 <vTaskStartScheduler>


  return 0;
 80005ae:	2300      	movs	r3, #0

}
 80005b0:	4618      	mov	r0, r3
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000000 	.word	0x20000000
 80005bc:	080050b4 	.word	0x080050b4
 80005c0:	080005dd 	.word	0x080005dd
 80005c4:	20000004 	.word	0x20000004
 80005c8:	080050c8 	.word	0x080050c8
 80005cc:	20000008 	.word	0x20000008
 80005d0:	080050dc 	.word	0x080050dc
 80005d4:	2000000c 	.word	0x2000000c
 80005d8:	080050f4 	.word	0x080050f4

080005dc <vLedControllerTask>:

void vLedControllerTask(void * pvParameters)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//BlueTaskProfiler++;
		HAL_GPIO_TogglePin(GPIOD, (uint16_t) pvParameters);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	4619      	mov	r1, r3
 80005ea:	4807      	ldr	r0, [pc, #28]	@ (8000608 <vLedControllerTask+0x2c>)
 80005ec:	f000 fd25 	bl	800103a <HAL_GPIO_TogglePin>
		for(int i = 0; i < 60000; i++){}
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	e002      	b.n	80005fc <vLedControllerTask+0x20>
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	3301      	adds	r3, #1
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000602:	4293      	cmp	r3, r2
 8000604:	ddf7      	ble.n	80005f6 <vLedControllerTask+0x1a>
		HAL_GPIO_TogglePin(GPIOD, (uint16_t) pvParameters);
 8000606:	e7ed      	b.n	80005e4 <vLedControllerTask+0x8>
 8000608:	40020c00 	.word	0x40020c00

0800060c <SystemClock_Config>:
	return ch;
}


void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b094      	sub	sp, #80	@ 0x50
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 031c 	add.w	r3, r7, #28
 8000616:	2234      	movs	r2, #52	@ 0x34
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f004 fd04 	bl	8005028 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	f107 0308 	add.w	r3, r7, #8
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000630:	2300      	movs	r3, #0
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	4b2a      	ldr	r3, [pc, #168]	@ (80006e0 <SystemClock_Config+0xd4>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000638:	4a29      	ldr	r2, [pc, #164]	@ (80006e0 <SystemClock_Config+0xd4>)
 800063a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800063e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000640:	4b27      	ldr	r3, [pc, #156]	@ (80006e0 <SystemClock_Config+0xd4>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800064c:	2300      	movs	r3, #0
 800064e:	603b      	str	r3, [r7, #0]
 8000650:	4b24      	ldr	r3, [pc, #144]	@ (80006e4 <SystemClock_Config+0xd8>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000658:	4a22      	ldr	r2, [pc, #136]	@ (80006e4 <SystemClock_Config+0xd8>)
 800065a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	4b20      	ldr	r3, [pc, #128]	@ (80006e4 <SystemClock_Config+0xd8>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800066c:	2302      	movs	r3, #2
 800066e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000670:	2301      	movs	r3, #1
 8000672:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000674:	2310      	movs	r3, #16
 8000676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000678:	2302      	movs	r3, #2
 800067a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000680:	2310      	movs	r3, #16
 8000682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000684:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000688:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800068a:	2304      	movs	r3, #4
 800068c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800068e:	2302      	movs	r3, #2
 8000690:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000692:	2302      	movs	r3, #2
 8000694:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000696:	f107 031c 	add.w	r3, r7, #28
 800069a:	4618      	mov	r0, r3
 800069c:	f001 f864 	bl	8001768 <HAL_RCC_OscConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006a6:	f000 f8a9 	bl	80007fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006aa:	230f      	movs	r3, #15
 80006ac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ae:	2302      	movs	r3, #2
 80006b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006bc:	2300      	movs	r3, #0
 80006be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006c0:	f107 0308 	add.w	r3, r7, #8
 80006c4:	2102      	movs	r1, #2
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 fcd2 	bl	8001070 <HAL_RCC_ClockConfig>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006d2:	f000 f893 	bl	80007fc <Error_Handler>
  }
}
 80006d6:	bf00      	nop
 80006d8:	3750      	adds	r7, #80	@ 0x50
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	40023800 	.word	0x40023800
 80006e4:	40007000 	.word	0x40007000

080006e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006ec:	4b11      	ldr	r3, [pc, #68]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 80006ee:	4a12      	ldr	r2, [pc, #72]	@ (8000738 <MX_USART2_UART_Init+0x50>)
 80006f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006f2:	4b10      	ldr	r3, [pc, #64]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 80006f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000700:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000706:	4b0b      	ldr	r3, [pc, #44]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800070c:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 800070e:	220c      	movs	r2, #12
 8000710:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000712:	4b08      	ldr	r3, [pc, #32]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000718:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 800071a:	2200      	movs	r2, #0
 800071c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800071e:	4805      	ldr	r0, [pc, #20]	@ (8000734 <MX_USART2_UART_Init+0x4c>)
 8000720:	f001 fd5c 	bl	80021dc <HAL_UART_Init>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800072a:	f000 f867 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	2000003c 	.word	0x2000003c
 8000738:	40004400 	.word	0x40004400

0800073c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b088      	sub	sp, #32
 8000740:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	4b22      	ldr	r3, [pc, #136]	@ (80007d0 <MX_GPIO_Init+0x94>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a21      	ldr	r2, [pc, #132]	@ (80007d0 <MX_GPIO_Init+0x94>)
 800074c:	f043 0301 	orr.w	r3, r3, #1
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b1f      	ldr	r3, [pc, #124]	@ (80007d0 <MX_GPIO_Init+0x94>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0301 	and.w	r3, r3, #1
 800075a:	60bb      	str	r3, [r7, #8]
 800075c:	68bb      	ldr	r3, [r7, #8]

  //Enable clock access to port
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	607b      	str	r3, [r7, #4]
 8000762:	4b1b      	ldr	r3, [pc, #108]	@ (80007d0 <MX_GPIO_Init+0x94>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a1a      	ldr	r2, [pc, #104]	@ (80007d0 <MX_GPIO_Init+0x94>)
 8000768:	f043 0308 	orr.w	r3, r3, #8
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b18      	ldr	r3, [pc, #96]	@ (80007d0 <MX_GPIO_Init+0x94>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0308 	and.w	r3, r3, #8
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]
  //reset pins
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET); //you can use or argument in gpio_pin_12 spot to have only one line
 800077a:	2200      	movs	r2, #0
 800077c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000780:	4814      	ldr	r0, [pc, #80]	@ (80007d4 <MX_GPIO_Init+0x98>)
 8000782:	f000 fc41 	bl	8001008 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000786:	2200      	movs	r2, #0
 8000788:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800078c:	4811      	ldr	r0, [pc, #68]	@ (80007d4 <MX_GPIO_Init+0x98>)
 800078e:	f000 fc3b 	bl	8001008 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000798:	480e      	ldr	r0, [pc, #56]	@ (80007d4 <MX_GPIO_Init+0x98>)
 800079a:	f000 fc35 	bl	8001008 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007a4:	480b      	ldr	r0, [pc, #44]	@ (80007d4 <MX_GPIO_Init+0x98>)
 80007a6:	f000 fc2f 	bl	8001008 <HAL_GPIO_WritePin>
  //configure pins
  GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80007aa:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80007ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; //output push pull mode
 80007b0:	2301      	movs	r3, #1
 80007b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b8:	2300      	movs	r3, #0
 80007ba:	61bb      	str	r3, [r7, #24]


  //initialize pins
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007bc:	f107 030c 	add.w	r3, r7, #12
 80007c0:	4619      	mov	r1, r3
 80007c2:	4804      	ldr	r0, [pc, #16]	@ (80007d4 <MX_GPIO_Init+0x98>)
 80007c4:	f000 fa8c 	bl	8000ce0 <HAL_GPIO_Init>

}
 80007c8:	bf00      	nop
 80007ca:	3720      	adds	r7, #32
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40020c00 	.word	0x40020c00

080007d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a04      	ldr	r2, [pc, #16]	@ (80007f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d101      	bne.n	80007ee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80007ea:	f000 f977 	bl	8000adc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007ee:	bf00      	nop
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40010000 	.word	0x40010000

080007fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
}
 8000802:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <Error_Handler+0x8>

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	4b12      	ldr	r3, [pc, #72]	@ (800085c <HAL_MspInit+0x54>)
 8000814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000816:	4a11      	ldr	r2, [pc, #68]	@ (800085c <HAL_MspInit+0x54>)
 8000818:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800081c:	6453      	str	r3, [r2, #68]	@ 0x44
 800081e:	4b0f      	ldr	r3, [pc, #60]	@ (800085c <HAL_MspInit+0x54>)
 8000820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	4b0b      	ldr	r3, [pc, #44]	@ (800085c <HAL_MspInit+0x54>)
 8000830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000832:	4a0a      	ldr	r2, [pc, #40]	@ (800085c <HAL_MspInit+0x54>)
 8000834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000838:	6413      	str	r3, [r2, #64]	@ 0x40
 800083a:	4b08      	ldr	r3, [pc, #32]	@ (800085c <HAL_MspInit+0x54>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000842:	603b      	str	r3, [r7, #0]
 8000844:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	210f      	movs	r1, #15
 800084a:	f06f 0001 	mvn.w	r0, #1
 800084e:	f000 fa1d 	bl	8000c8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800

08000860 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	@ 0x28
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000868:	f107 0314 	add.w	r3, r7, #20
 800086c:	2200      	movs	r2, #0
 800086e:	601a      	str	r2, [r3, #0]
 8000870:	605a      	str	r2, [r3, #4]
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	60da      	str	r2, [r3, #12]
 8000876:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a19      	ldr	r2, [pc, #100]	@ (80008e4 <HAL_UART_MspInit+0x84>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d12b      	bne.n	80008da <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
 8000886:	4b18      	ldr	r3, [pc, #96]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 8000888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088a:	4a17      	ldr	r2, [pc, #92]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 800088c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000890:	6413      	str	r3, [r2, #64]	@ 0x40
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 8000894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	4b11      	ldr	r3, [pc, #68]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a10      	ldr	r2, [pc, #64]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <HAL_UART_MspInit+0x88>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008ba:	230c      	movs	r3, #12
 80008bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008be:	2302      	movs	r3, #2
 80008c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c6:	2303      	movs	r3, #3
 80008c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008ca:	2307      	movs	r3, #7
 80008cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	4619      	mov	r1, r3
 80008d4:	4805      	ldr	r0, [pc, #20]	@ (80008ec <HAL_UART_MspInit+0x8c>)
 80008d6:	f000 fa03 	bl	8000ce0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008da:	bf00      	nop
 80008dc:	3728      	adds	r7, #40	@ 0x28
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40004400 	.word	0x40004400
 80008e8:	40023800 	.word	0x40023800
 80008ec:	40020000 	.word	0x40020000

080008f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08c      	sub	sp, #48	@ 0x30
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000900:	2300      	movs	r3, #0
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	4b2e      	ldr	r3, [pc, #184]	@ (80009c0 <HAL_InitTick+0xd0>)
 8000906:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000908:	4a2d      	ldr	r2, [pc, #180]	@ (80009c0 <HAL_InitTick+0xd0>)
 800090a:	f043 0301 	orr.w	r3, r3, #1
 800090e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000910:	4b2b      	ldr	r3, [pc, #172]	@ (80009c0 <HAL_InitTick+0xd0>)
 8000912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800091c:	f107 020c 	add.w	r2, r7, #12
 8000920:	f107 0310 	add.w	r3, r7, #16
 8000924:	4611      	mov	r1, r2
 8000926:	4618      	mov	r0, r3
 8000928:	f000 fcbc 	bl	80012a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800092c:	f000 fca6 	bl	800127c <HAL_RCC_GetPCLK2Freq>
 8000930:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000934:	4a23      	ldr	r2, [pc, #140]	@ (80009c4 <HAL_InitTick+0xd4>)
 8000936:	fba2 2303 	umull	r2, r3, r2, r3
 800093a:	0c9b      	lsrs	r3, r3, #18
 800093c:	3b01      	subs	r3, #1
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000940:	4b21      	ldr	r3, [pc, #132]	@ (80009c8 <HAL_InitTick+0xd8>)
 8000942:	4a22      	ldr	r2, [pc, #136]	@ (80009cc <HAL_InitTick+0xdc>)
 8000944:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000946:	4b20      	ldr	r3, [pc, #128]	@ (80009c8 <HAL_InitTick+0xd8>)
 8000948:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800094c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800094e:	4a1e      	ldr	r2, [pc, #120]	@ (80009c8 <HAL_InitTick+0xd8>)
 8000950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000952:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000954:	4b1c      	ldr	r3, [pc, #112]	@ (80009c8 <HAL_InitTick+0xd8>)
 8000956:	2200      	movs	r2, #0
 8000958:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800095a:	4b1b      	ldr	r3, [pc, #108]	@ (80009c8 <HAL_InitTick+0xd8>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000960:	4b19      	ldr	r3, [pc, #100]	@ (80009c8 <HAL_InitTick+0xd8>)
 8000962:	2200      	movs	r2, #0
 8000964:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000966:	4818      	ldr	r0, [pc, #96]	@ (80009c8 <HAL_InitTick+0xd8>)
 8000968:	f001 f99c 	bl	8001ca4 <HAL_TIM_Base_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000972:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000976:	2b00      	cmp	r3, #0
 8000978:	d11b      	bne.n	80009b2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800097a:	4813      	ldr	r0, [pc, #76]	@ (80009c8 <HAL_InitTick+0xd8>)
 800097c:	f001 f9ec 	bl	8001d58 <HAL_TIM_Base_Start_IT>
 8000980:	4603      	mov	r3, r0
 8000982:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000986:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800098a:	2b00      	cmp	r3, #0
 800098c:	d111      	bne.n	80009b2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800098e:	2019      	movs	r0, #25
 8000990:	f000 f998 	bl	8000cc4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	2b0f      	cmp	r3, #15
 8000998:	d808      	bhi.n	80009ac <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800099a:	2200      	movs	r2, #0
 800099c:	6879      	ldr	r1, [r7, #4]
 800099e:	2019      	movs	r0, #25
 80009a0:	f000 f974 	bl	8000c8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009a4:	4a0a      	ldr	r2, [pc, #40]	@ (80009d0 <HAL_InitTick+0xe0>)
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	6013      	str	r3, [r2, #0]
 80009aa:	e002      	b.n	80009b2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80009ac:	2301      	movs	r3, #1
 80009ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80009b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3730      	adds	r7, #48	@ 0x30
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40023800 	.word	0x40023800
 80009c4:	431bde83 	.word	0x431bde83
 80009c8:	20000084 	.word	0x20000084
 80009cc:	40010000 	.word	0x40010000
 80009d0:	20000014 	.word	0x20000014

080009d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <NMI_Handler+0x4>

080009dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <HardFault_Handler+0x4>

080009e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009e8:	bf00      	nop
 80009ea:	e7fd      	b.n	80009e8 <MemManage_Handler+0x4>

080009ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <BusFault_Handler+0x4>

080009f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <UsageFault_Handler+0x4>

080009fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
	...

08000a0c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a10:	4802      	ldr	r0, [pc, #8]	@ (8000a1c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a12:	f001 fa11 	bl	8001e38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20000084 	.word	0x20000084

08000a20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a24:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <SystemInit+0x20>)
 8000a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a2a:	4a05      	ldr	r2, [pc, #20]	@ (8000a40 <SystemInit+0x20>)
 8000a2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a34:	bf00      	nop
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	e000ed00 	.word	0xe000ed00

08000a44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a48:	f7ff ffea 	bl	8000a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a4c:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a4e:	490d      	ldr	r1, [pc, #52]	@ (8000a84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a50:	4a0d      	ldr	r2, [pc, #52]	@ (8000a88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a54:	e002      	b.n	8000a5c <LoopCopyDataInit>

08000a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a5a:	3304      	adds	r3, #4

08000a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a60:	d3f9      	bcc.n	8000a56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a62:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a64:	4c0a      	ldr	r4, [pc, #40]	@ (8000a90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a68:	e001      	b.n	8000a6e <LoopFillZerobss>

08000a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a6c:	3204      	adds	r2, #4

08000a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a70:	d3fb      	bcc.n	8000a6a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000a72:	f004 fae1 	bl	8005038 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a76:	f7ff fd61 	bl	800053c <main>
  bx  lr    
 8000a7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a84:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8000a88:	0800514c 	.word	0x0800514c
  ldr r2, =_sbss
 8000a8c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8000a90:	20004a1c 	.word	0x20004a1c

08000a94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a94:	e7fe      	b.n	8000a94 <ADC_IRQHandler>
	...

08000a98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad8 <HAL_Init+0x40>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad8 <HAL_Init+0x40>)
 8000aa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000aa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <HAL_Init+0x40>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad8 <HAL_Init+0x40>)
 8000aae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ab2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ab4:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <HAL_Init+0x40>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a07      	ldr	r2, [pc, #28]	@ (8000ad8 <HAL_Init+0x40>)
 8000aba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000abe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ac0:	2003      	movs	r0, #3
 8000ac2:	f000 f8d8 	bl	8000c76 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ac6:	200f      	movs	r0, #15
 8000ac8:	f7ff ff12 	bl	80008f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000acc:	f7ff fe9c 	bl	8000808 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ad0:	2300      	movs	r3, #0
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023c00 	.word	0x40023c00

08000adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <HAL_IncTick+0x20>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <HAL_IncTick+0x24>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4413      	add	r3, r2
 8000aec:	4a04      	ldr	r2, [pc, #16]	@ (8000b00 <HAL_IncTick+0x24>)
 8000aee:	6013      	str	r3, [r2, #0]
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000018 	.word	0x20000018
 8000b00:	200000cc 	.word	0x200000cc

08000b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  return uwTick;
 8000b08:	4b03      	ldr	r3, [pc, #12]	@ (8000b18 <HAL_GetTick+0x14>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	200000cc 	.word	0x200000cc

08000b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f003 0307 	and.w	r3, r3, #7
 8000b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <__NVIC_SetPriorityGrouping+0x44>)
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4e:	4a04      	ldr	r2, [pc, #16]	@ (8000b60 <__NVIC_SetPriorityGrouping+0x44>)
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	60d3      	str	r3, [r2, #12]
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b68:	4b04      	ldr	r3, [pc, #16]	@ (8000b7c <__NVIC_GetPriorityGrouping+0x18>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	0a1b      	lsrs	r3, r3, #8
 8000b6e:	f003 0307 	and.w	r3, r3, #7
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	db0b      	blt.n	8000baa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	f003 021f 	and.w	r2, r3, #31
 8000b98:	4907      	ldr	r1, [pc, #28]	@ (8000bb8 <__NVIC_EnableIRQ+0x38>)
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	095b      	lsrs	r3, r3, #5
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000baa:	bf00      	nop
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000e100 	.word	0xe000e100

08000bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	db0a      	blt.n	8000be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	b2da      	uxtb	r2, r3
 8000bd4:	490c      	ldr	r1, [pc, #48]	@ (8000c08 <__NVIC_SetPriority+0x4c>)
 8000bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bda:	0112      	lsls	r2, r2, #4
 8000bdc:	b2d2      	uxtb	r2, r2
 8000bde:	440b      	add	r3, r1
 8000be0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be4:	e00a      	b.n	8000bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	b2da      	uxtb	r2, r3
 8000bea:	4908      	ldr	r1, [pc, #32]	@ (8000c0c <__NVIC_SetPriority+0x50>)
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	f003 030f 	and.w	r3, r3, #15
 8000bf2:	3b04      	subs	r3, #4
 8000bf4:	0112      	lsls	r2, r2, #4
 8000bf6:	b2d2      	uxtb	r2, r2
 8000bf8:	440b      	add	r3, r1
 8000bfa:	761a      	strb	r2, [r3, #24]
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr
 8000c08:	e000e100 	.word	0xe000e100
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b089      	sub	sp, #36	@ 0x24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	f003 0307 	and.w	r3, r3, #7
 8000c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	f1c3 0307 	rsb	r3, r3, #7
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	bf28      	it	cs
 8000c2e:	2304      	movcs	r3, #4
 8000c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c32:	69fb      	ldr	r3, [r7, #28]
 8000c34:	3304      	adds	r3, #4
 8000c36:	2b06      	cmp	r3, #6
 8000c38:	d902      	bls.n	8000c40 <NVIC_EncodePriority+0x30>
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3b03      	subs	r3, #3
 8000c3e:	e000      	b.n	8000c42 <NVIC_EncodePriority+0x32>
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c44:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4e:	43da      	mvns	r2, r3
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	401a      	ands	r2, r3
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c62:	43d9      	mvns	r1, r3
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c68:	4313      	orrs	r3, r2
         );
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3724      	adds	r7, #36	@ 0x24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b082      	sub	sp, #8
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff ff4c 	bl	8000b1c <__NVIC_SetPriorityGrouping>
}
 8000c84:	bf00      	nop
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b086      	sub	sp, #24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	4603      	mov	r3, r0
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
 8000c98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c9e:	f7ff ff61 	bl	8000b64 <__NVIC_GetPriorityGrouping>
 8000ca2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ca4:	687a      	ldr	r2, [r7, #4]
 8000ca6:	68b9      	ldr	r1, [r7, #8]
 8000ca8:	6978      	ldr	r0, [r7, #20]
 8000caa:	f7ff ffb1 	bl	8000c10 <NVIC_EncodePriority>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff ff80 	bl	8000bbc <__NVIC_SetPriority>
}
 8000cbc:	bf00      	nop
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff54 	bl	8000b80 <__NVIC_EnableIRQ>
}
 8000cd8:	bf00      	nop
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b089      	sub	sp, #36	@ 0x24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000cea:	2300      	movs	r3, #0
 8000cec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
 8000cfa:	e165      	b.n	8000fc8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d10:	693a      	ldr	r2, [r7, #16]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	429a      	cmp	r2, r3
 8000d16:	f040 8154 	bne.w	8000fc2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	f003 0303 	and.w	r3, r3, #3
 8000d22:	2b01      	cmp	r3, #1
 8000d24:	d005      	beq.n	8000d32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d130      	bne.n	8000d94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	43db      	mvns	r3, r3
 8000d44:	69ba      	ldr	r2, [r7, #24]
 8000d46:	4013      	ands	r3, r2
 8000d48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	68da      	ldr	r2, [r3, #12]
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	69ba      	ldr	r2, [r7, #24]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	69ba      	ldr	r2, [r7, #24]
 8000d60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d68:	2201      	movs	r2, #1
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d70:	43db      	mvns	r3, r3
 8000d72:	69ba      	ldr	r2, [r7, #24]
 8000d74:	4013      	ands	r3, r2
 8000d76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	091b      	lsrs	r3, r3, #4
 8000d7e:	f003 0201 	and.w	r2, r3, #1
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	fa02 f303 	lsl.w	r3, r2, r3
 8000d88:	69ba      	ldr	r2, [r7, #24]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	69ba      	ldr	r2, [r7, #24]
 8000d92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	f003 0303 	and.w	r3, r3, #3
 8000d9c:	2b03      	cmp	r3, #3
 8000d9e:	d017      	beq.n	8000dd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000da6:	69fb      	ldr	r3, [r7, #28]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	2203      	movs	r2, #3
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	69ba      	ldr	r2, [r7, #24]
 8000db4:	4013      	ands	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	69fb      	ldr	r3, [r7, #28]
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc4:	69ba      	ldr	r2, [r7, #24]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	69ba      	ldr	r2, [r7, #24]
 8000dce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f003 0303 	and.w	r3, r3, #3
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d123      	bne.n	8000e24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	08da      	lsrs	r2, r3, #3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	3208      	adds	r2, #8
 8000de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000de8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	f003 0307 	and.w	r3, r3, #7
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	220f      	movs	r2, #15
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	691a      	ldr	r2, [r3, #16]
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	69ba      	ldr	r2, [r7, #24]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e16:	69fb      	ldr	r3, [r7, #28]
 8000e18:	08da      	lsrs	r2, r3, #3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	3208      	adds	r2, #8
 8000e1e:	69b9      	ldr	r1, [r7, #24]
 8000e20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	005b      	lsls	r3, r3, #1
 8000e2e:	2203      	movs	r2, #3
 8000e30:	fa02 f303 	lsl.w	r3, r2, r3
 8000e34:	43db      	mvns	r3, r3
 8000e36:	69ba      	ldr	r2, [r7, #24]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f003 0203 	and.w	r2, r3, #3
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	005b      	lsls	r3, r3, #1
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	69ba      	ldr	r2, [r7, #24]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	69ba      	ldr	r2, [r7, #24]
 8000e56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	f000 80ae 	beq.w	8000fc2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e66:	2300      	movs	r3, #0
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8000fe0 <HAL_GPIO_Init+0x300>)
 8000e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e6e:	4a5c      	ldr	r2, [pc, #368]	@ (8000fe0 <HAL_GPIO_Init+0x300>)
 8000e70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e76:	4b5a      	ldr	r3, [pc, #360]	@ (8000fe0 <HAL_GPIO_Init+0x300>)
 8000e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e82:	4a58      	ldr	r2, [pc, #352]	@ (8000fe4 <HAL_GPIO_Init+0x304>)
 8000e84:	69fb      	ldr	r3, [r7, #28]
 8000e86:	089b      	lsrs	r3, r3, #2
 8000e88:	3302      	adds	r3, #2
 8000e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e90:	69fb      	ldr	r3, [r7, #28]
 8000e92:	f003 0303 	and.w	r3, r3, #3
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	220f      	movs	r2, #15
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	43db      	mvns	r3, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a4f      	ldr	r2, [pc, #316]	@ (8000fe8 <HAL_GPIO_Init+0x308>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d025      	beq.n	8000efa <HAL_GPIO_Init+0x21a>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a4e      	ldr	r2, [pc, #312]	@ (8000fec <HAL_GPIO_Init+0x30c>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d01f      	beq.n	8000ef6 <HAL_GPIO_Init+0x216>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	4a4d      	ldr	r2, [pc, #308]	@ (8000ff0 <HAL_GPIO_Init+0x310>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d019      	beq.n	8000ef2 <HAL_GPIO_Init+0x212>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	4a4c      	ldr	r2, [pc, #304]	@ (8000ff4 <HAL_GPIO_Init+0x314>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d013      	beq.n	8000eee <HAL_GPIO_Init+0x20e>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a4b      	ldr	r2, [pc, #300]	@ (8000ff8 <HAL_GPIO_Init+0x318>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d00d      	beq.n	8000eea <HAL_GPIO_Init+0x20a>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a4a      	ldr	r2, [pc, #296]	@ (8000ffc <HAL_GPIO_Init+0x31c>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d007      	beq.n	8000ee6 <HAL_GPIO_Init+0x206>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a49      	ldr	r2, [pc, #292]	@ (8001000 <HAL_GPIO_Init+0x320>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d101      	bne.n	8000ee2 <HAL_GPIO_Init+0x202>
 8000ede:	2306      	movs	r3, #6
 8000ee0:	e00c      	b.n	8000efc <HAL_GPIO_Init+0x21c>
 8000ee2:	2307      	movs	r3, #7
 8000ee4:	e00a      	b.n	8000efc <HAL_GPIO_Init+0x21c>
 8000ee6:	2305      	movs	r3, #5
 8000ee8:	e008      	b.n	8000efc <HAL_GPIO_Init+0x21c>
 8000eea:	2304      	movs	r3, #4
 8000eec:	e006      	b.n	8000efc <HAL_GPIO_Init+0x21c>
 8000eee:	2303      	movs	r3, #3
 8000ef0:	e004      	b.n	8000efc <HAL_GPIO_Init+0x21c>
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	e002      	b.n	8000efc <HAL_GPIO_Init+0x21c>
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e000      	b.n	8000efc <HAL_GPIO_Init+0x21c>
 8000efa:	2300      	movs	r3, #0
 8000efc:	69fa      	ldr	r2, [r7, #28]
 8000efe:	f002 0203 	and.w	r2, r2, #3
 8000f02:	0092      	lsls	r2, r2, #2
 8000f04:	4093      	lsls	r3, r2
 8000f06:	69ba      	ldr	r2, [r7, #24]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f0c:	4935      	ldr	r1, [pc, #212]	@ (8000fe4 <HAL_GPIO_Init+0x304>)
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	3302      	adds	r3, #2
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f1a:	4b3a      	ldr	r3, [pc, #232]	@ (8001004 <HAL_GPIO_Init+0x324>)
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	43db      	mvns	r3, r3
 8000f24:	69ba      	ldr	r2, [r7, #24]
 8000f26:	4013      	ands	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d003      	beq.n	8000f3e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000f36:	69ba      	ldr	r2, [r7, #24]
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	4313      	orrs	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f3e:	4a31      	ldr	r2, [pc, #196]	@ (8001004 <HAL_GPIO_Init+0x324>)
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f44:	4b2f      	ldr	r3, [pc, #188]	@ (8001004 <HAL_GPIO_Init+0x324>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4013      	ands	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d003      	beq.n	8000f68 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f68:	4a26      	ldr	r2, [pc, #152]	@ (8001004 <HAL_GPIO_Init+0x324>)
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f6e:	4b25      	ldr	r3, [pc, #148]	@ (8001004 <HAL_GPIO_Init+0x324>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	43db      	mvns	r3, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d003      	beq.n	8000f92 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f92:	4a1c      	ldr	r2, [pc, #112]	@ (8001004 <HAL_GPIO_Init+0x324>)
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f98:	4b1a      	ldr	r3, [pc, #104]	@ (8001004 <HAL_GPIO_Init+0x324>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	43db      	mvns	r3, r3
 8000fa2:	69ba      	ldr	r2, [r7, #24]
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d003      	beq.n	8000fbc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fbc:	4a11      	ldr	r2, [pc, #68]	@ (8001004 <HAL_GPIO_Init+0x324>)
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	61fb      	str	r3, [r7, #28]
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	2b0f      	cmp	r3, #15
 8000fcc:	f67f ae96 	bls.w	8000cfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fd0:	bf00      	nop
 8000fd2:	bf00      	nop
 8000fd4:	3724      	adds	r7, #36	@ 0x24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40013800 	.word	0x40013800
 8000fe8:	40020000 	.word	0x40020000
 8000fec:	40020400 	.word	0x40020400
 8000ff0:	40020800 	.word	0x40020800
 8000ff4:	40020c00 	.word	0x40020c00
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40021400 	.word	0x40021400
 8001000:	40021800 	.word	0x40021800
 8001004:	40013c00 	.word	0x40013c00

08001008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	460b      	mov	r3, r1
 8001012:	807b      	strh	r3, [r7, #2]
 8001014:	4613      	mov	r3, r2
 8001016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001018:	787b      	ldrb	r3, [r7, #1]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800101e:	887a      	ldrh	r2, [r7, #2]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001024:	e003      	b.n	800102e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001026:	887b      	ldrh	r3, [r7, #2]
 8001028:	041a      	lsls	r2, r3, #16
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	619a      	str	r2, [r3, #24]
}
 800102e:	bf00      	nop
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr

0800103a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800103a:	b480      	push	{r7}
 800103c:	b085      	sub	sp, #20
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
 8001042:	460b      	mov	r3, r1
 8001044:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800104c:	887a      	ldrh	r2, [r7, #2]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4013      	ands	r3, r2
 8001052:	041a      	lsls	r2, r3, #16
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	43d9      	mvns	r1, r3
 8001058:	887b      	ldrh	r3, [r7, #2]
 800105a:	400b      	ands	r3, r1
 800105c:	431a      	orrs	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	619a      	str	r2, [r3, #24]
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
	...

08001070 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d101      	bne.n	8001084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	e0cc      	b.n	800121e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001084:	4b68      	ldr	r3, [pc, #416]	@ (8001228 <HAL_RCC_ClockConfig+0x1b8>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 030f 	and.w	r3, r3, #15
 800108c:	683a      	ldr	r2, [r7, #0]
 800108e:	429a      	cmp	r2, r3
 8001090:	d90c      	bls.n	80010ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001092:	4b65      	ldr	r3, [pc, #404]	@ (8001228 <HAL_RCC_ClockConfig+0x1b8>)
 8001094:	683a      	ldr	r2, [r7, #0]
 8001096:	b2d2      	uxtb	r2, r2
 8001098:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800109a:	4b63      	ldr	r3, [pc, #396]	@ (8001228 <HAL_RCC_ClockConfig+0x1b8>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 030f 	and.w	r3, r3, #15
 80010a2:	683a      	ldr	r2, [r7, #0]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d001      	beq.n	80010ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e0b8      	b.n	800121e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 0302 	and.w	r3, r3, #2
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d020      	beq.n	80010fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0304 	and.w	r3, r3, #4
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d005      	beq.n	80010d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010c4:	4b59      	ldr	r3, [pc, #356]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	4a58      	ldr	r2, [pc, #352]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80010ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80010ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 0308 	and.w	r3, r3, #8
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d005      	beq.n	80010e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010dc:	4b53      	ldr	r3, [pc, #332]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	4a52      	ldr	r2, [pc, #328]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80010e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80010e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010e8:	4b50      	ldr	r3, [pc, #320]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	494d      	ldr	r1, [pc, #308]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80010f6:	4313      	orrs	r3, r2
 80010f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0301 	and.w	r3, r3, #1
 8001102:	2b00      	cmp	r3, #0
 8001104:	d044      	beq.n	8001190 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d107      	bne.n	800111e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800110e:	4b47      	ldr	r3, [pc, #284]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d119      	bne.n	800114e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e07f      	b.n	800121e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	2b02      	cmp	r3, #2
 8001124:	d003      	beq.n	800112e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800112a:	2b03      	cmp	r3, #3
 800112c:	d107      	bne.n	800113e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800112e:	4b3f      	ldr	r3, [pc, #252]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d109      	bne.n	800114e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e06f      	b.n	800121e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800113e:	4b3b      	ldr	r3, [pc, #236]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	2b00      	cmp	r3, #0
 8001148:	d101      	bne.n	800114e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e067      	b.n	800121e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800114e:	4b37      	ldr	r3, [pc, #220]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f023 0203 	bic.w	r2, r3, #3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	4934      	ldr	r1, [pc, #208]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 800115c:	4313      	orrs	r3, r2
 800115e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001160:	f7ff fcd0 	bl	8000b04 <HAL_GetTick>
 8001164:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001166:	e00a      	b.n	800117e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001168:	f7ff fccc 	bl	8000b04 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001176:	4293      	cmp	r3, r2
 8001178:	d901      	bls.n	800117e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e04f      	b.n	800121e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800117e:	4b2b      	ldr	r3, [pc, #172]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	f003 020c 	and.w	r2, r3, #12
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	429a      	cmp	r2, r3
 800118e:	d1eb      	bne.n	8001168 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001190:	4b25      	ldr	r3, [pc, #148]	@ (8001228 <HAL_RCC_ClockConfig+0x1b8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 030f 	and.w	r3, r3, #15
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	429a      	cmp	r2, r3
 800119c:	d20c      	bcs.n	80011b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800119e:	4b22      	ldr	r3, [pc, #136]	@ (8001228 <HAL_RCC_ClockConfig+0x1b8>)
 80011a0:	683a      	ldr	r2, [r7, #0]
 80011a2:	b2d2      	uxtb	r2, r2
 80011a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011a6:	4b20      	ldr	r3, [pc, #128]	@ (8001228 <HAL_RCC_ClockConfig+0x1b8>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 030f 	and.w	r3, r3, #15
 80011ae:	683a      	ldr	r2, [r7, #0]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d001      	beq.n	80011b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e032      	b.n	800121e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 0304 	and.w	r3, r3, #4
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d008      	beq.n	80011d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011c4:	4b19      	ldr	r3, [pc, #100]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	4916      	ldr	r1, [pc, #88]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80011d2:	4313      	orrs	r3, r2
 80011d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 0308 	and.w	r3, r3, #8
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d009      	beq.n	80011f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011e2:	4b12      	ldr	r3, [pc, #72]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	490e      	ldr	r1, [pc, #56]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80011f2:	4313      	orrs	r3, r2
 80011f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011f6:	f000 f887 	bl	8001308 <HAL_RCC_GetSysClockFreq>
 80011fa:	4602      	mov	r2, r0
 80011fc:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <HAL_RCC_ClockConfig+0x1bc>)
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	091b      	lsrs	r3, r3, #4
 8001202:	f003 030f 	and.w	r3, r3, #15
 8001206:	490a      	ldr	r1, [pc, #40]	@ (8001230 <HAL_RCC_ClockConfig+0x1c0>)
 8001208:	5ccb      	ldrb	r3, [r1, r3]
 800120a:	fa22 f303 	lsr.w	r3, r2, r3
 800120e:	4a09      	ldr	r2, [pc, #36]	@ (8001234 <HAL_RCC_ClockConfig+0x1c4>)
 8001210:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001212:	4b09      	ldr	r3, [pc, #36]	@ (8001238 <HAL_RCC_ClockConfig+0x1c8>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fb6a 	bl	80008f0 <HAL_InitTick>

  return HAL_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40023c00 	.word	0x40023c00
 800122c:	40023800 	.word	0x40023800
 8001230:	08005124 	.word	0x08005124
 8001234:	20000010 	.word	0x20000010
 8001238:	20000014 	.word	0x20000014

0800123c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001240:	4b03      	ldr	r3, [pc, #12]	@ (8001250 <HAL_RCC_GetHCLKFreq+0x14>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	4618      	mov	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	20000010 	.word	0x20000010

08001254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001258:	f7ff fff0 	bl	800123c <HAL_RCC_GetHCLKFreq>
 800125c:	4602      	mov	r2, r0
 800125e:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	0a9b      	lsrs	r3, r3, #10
 8001264:	f003 0307 	and.w	r3, r3, #7
 8001268:	4903      	ldr	r1, [pc, #12]	@ (8001278 <HAL_RCC_GetPCLK1Freq+0x24>)
 800126a:	5ccb      	ldrb	r3, [r1, r3]
 800126c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001270:	4618      	mov	r0, r3
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40023800 	.word	0x40023800
 8001278:	08005134 	.word	0x08005134

0800127c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001280:	f7ff ffdc 	bl	800123c <HAL_RCC_GetHCLKFreq>
 8001284:	4602      	mov	r2, r0
 8001286:	4b05      	ldr	r3, [pc, #20]	@ (800129c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	0b5b      	lsrs	r3, r3, #13
 800128c:	f003 0307 	and.w	r3, r3, #7
 8001290:	4903      	ldr	r1, [pc, #12]	@ (80012a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001292:	5ccb      	ldrb	r3, [r1, r3]
 8001294:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001298:	4618      	mov	r0, r3
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40023800 	.word	0x40023800
 80012a0:	08005134 	.word	0x08005134

080012a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	220f      	movs	r2, #15
 80012b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80012b4:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <HAL_RCC_GetClockConfig+0x5c>)
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	f003 0203 	and.w	r2, r3, #3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80012c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <HAL_RCC_GetClockConfig+0x5c>)
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80012cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <HAL_RCC_GetClockConfig+0x5c>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80012d8:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <HAL_RCC_GetClockConfig+0x5c>)
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	08db      	lsrs	r3, r3, #3
 80012de:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <HAL_RCC_GetClockConfig+0x60>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 020f 	and.w	r2, r3, #15
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	601a      	str	r2, [r3, #0]
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	40023800 	.word	0x40023800
 8001304:	40023c00 	.word	0x40023c00

08001308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800130c:	b0ae      	sub	sp, #184	@ 0xb8
 800130e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001310:	2300      	movs	r3, #0
 8001312:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001316:	2300      	movs	r3, #0
 8001318:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800131c:	2300      	movs	r3, #0
 800131e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001322:	2300      	movs	r3, #0
 8001324:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001328:	2300      	movs	r3, #0
 800132a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800132e:	4bcb      	ldr	r3, [pc, #812]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f003 030c 	and.w	r3, r3, #12
 8001336:	2b0c      	cmp	r3, #12
 8001338:	f200 8206 	bhi.w	8001748 <HAL_RCC_GetSysClockFreq+0x440>
 800133c:	a201      	add	r2, pc, #4	@ (adr r2, 8001344 <HAL_RCC_GetSysClockFreq+0x3c>)
 800133e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001342:	bf00      	nop
 8001344:	08001379 	.word	0x08001379
 8001348:	08001749 	.word	0x08001749
 800134c:	08001749 	.word	0x08001749
 8001350:	08001749 	.word	0x08001749
 8001354:	08001381 	.word	0x08001381
 8001358:	08001749 	.word	0x08001749
 800135c:	08001749 	.word	0x08001749
 8001360:	08001749 	.word	0x08001749
 8001364:	08001389 	.word	0x08001389
 8001368:	08001749 	.word	0x08001749
 800136c:	08001749 	.word	0x08001749
 8001370:	08001749 	.word	0x08001749
 8001374:	08001579 	.word	0x08001579
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001378:	4bb9      	ldr	r3, [pc, #740]	@ (8001660 <HAL_RCC_GetSysClockFreq+0x358>)
 800137a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800137e:	e1e7      	b.n	8001750 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001380:	4bb8      	ldr	r3, [pc, #736]	@ (8001664 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001382:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001386:	e1e3      	b.n	8001750 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001388:	4bb4      	ldr	r3, [pc, #720]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001390:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001394:	4bb1      	ldr	r3, [pc, #708]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d071      	beq.n	8001484 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013a0:	4bae      	ldr	r3, [pc, #696]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	099b      	lsrs	r3, r3, #6
 80013a6:	2200      	movs	r2, #0
 80013a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80013ac:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80013b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80013b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80013bc:	2300      	movs	r3, #0
 80013be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80013c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80013c6:	4622      	mov	r2, r4
 80013c8:	462b      	mov	r3, r5
 80013ca:	f04f 0000 	mov.w	r0, #0
 80013ce:	f04f 0100 	mov.w	r1, #0
 80013d2:	0159      	lsls	r1, r3, #5
 80013d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80013d8:	0150      	lsls	r0, r2, #5
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	4621      	mov	r1, r4
 80013e0:	1a51      	subs	r1, r2, r1
 80013e2:	6439      	str	r1, [r7, #64]	@ 0x40
 80013e4:	4629      	mov	r1, r5
 80013e6:	eb63 0301 	sbc.w	r3, r3, r1
 80013ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80013ec:	f04f 0200 	mov.w	r2, #0
 80013f0:	f04f 0300 	mov.w	r3, #0
 80013f4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80013f8:	4649      	mov	r1, r9
 80013fa:	018b      	lsls	r3, r1, #6
 80013fc:	4641      	mov	r1, r8
 80013fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001402:	4641      	mov	r1, r8
 8001404:	018a      	lsls	r2, r1, #6
 8001406:	4641      	mov	r1, r8
 8001408:	1a51      	subs	r1, r2, r1
 800140a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800140c:	4649      	mov	r1, r9
 800140e:	eb63 0301 	sbc.w	r3, r3, r1
 8001412:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	f04f 0300 	mov.w	r3, #0
 800141c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001420:	4649      	mov	r1, r9
 8001422:	00cb      	lsls	r3, r1, #3
 8001424:	4641      	mov	r1, r8
 8001426:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800142a:	4641      	mov	r1, r8
 800142c:	00ca      	lsls	r2, r1, #3
 800142e:	4610      	mov	r0, r2
 8001430:	4619      	mov	r1, r3
 8001432:	4603      	mov	r3, r0
 8001434:	4622      	mov	r2, r4
 8001436:	189b      	adds	r3, r3, r2
 8001438:	633b      	str	r3, [r7, #48]	@ 0x30
 800143a:	462b      	mov	r3, r5
 800143c:	460a      	mov	r2, r1
 800143e:	eb42 0303 	adc.w	r3, r2, r3
 8001442:	637b      	str	r3, [r7, #52]	@ 0x34
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	f04f 0300 	mov.w	r3, #0
 800144c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001450:	4629      	mov	r1, r5
 8001452:	024b      	lsls	r3, r1, #9
 8001454:	4621      	mov	r1, r4
 8001456:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800145a:	4621      	mov	r1, r4
 800145c:	024a      	lsls	r2, r1, #9
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001466:	2200      	movs	r2, #0
 8001468:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800146c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001470:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001474:	f7fe fecc 	bl	8000210 <__aeabi_uldivmod>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	4613      	mov	r3, r2
 800147e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001482:	e067      	b.n	8001554 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001484:	4b75      	ldr	r3, [pc, #468]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	099b      	lsrs	r3, r3, #6
 800148a:	2200      	movs	r2, #0
 800148c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001490:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001494:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001498:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800149c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800149e:	2300      	movs	r3, #0
 80014a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80014a2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80014a6:	4622      	mov	r2, r4
 80014a8:	462b      	mov	r3, r5
 80014aa:	f04f 0000 	mov.w	r0, #0
 80014ae:	f04f 0100 	mov.w	r1, #0
 80014b2:	0159      	lsls	r1, r3, #5
 80014b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80014b8:	0150      	lsls	r0, r2, #5
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4621      	mov	r1, r4
 80014c0:	1a51      	subs	r1, r2, r1
 80014c2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80014c4:	4629      	mov	r1, r5
 80014c6:	eb63 0301 	sbc.w	r3, r3, r1
 80014ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014cc:	f04f 0200 	mov.w	r2, #0
 80014d0:	f04f 0300 	mov.w	r3, #0
 80014d4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80014d8:	4649      	mov	r1, r9
 80014da:	018b      	lsls	r3, r1, #6
 80014dc:	4641      	mov	r1, r8
 80014de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80014e2:	4641      	mov	r1, r8
 80014e4:	018a      	lsls	r2, r1, #6
 80014e6:	4641      	mov	r1, r8
 80014e8:	ebb2 0a01 	subs.w	sl, r2, r1
 80014ec:	4649      	mov	r1, r9
 80014ee:	eb63 0b01 	sbc.w	fp, r3, r1
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	f04f 0300 	mov.w	r3, #0
 80014fa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80014fe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001502:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001506:	4692      	mov	sl, r2
 8001508:	469b      	mov	fp, r3
 800150a:	4623      	mov	r3, r4
 800150c:	eb1a 0303 	adds.w	r3, sl, r3
 8001510:	623b      	str	r3, [r7, #32]
 8001512:	462b      	mov	r3, r5
 8001514:	eb4b 0303 	adc.w	r3, fp, r3
 8001518:	627b      	str	r3, [r7, #36]	@ 0x24
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001526:	4629      	mov	r1, r5
 8001528:	028b      	lsls	r3, r1, #10
 800152a:	4621      	mov	r1, r4
 800152c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001530:	4621      	mov	r1, r4
 8001532:	028a      	lsls	r2, r1, #10
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800153c:	2200      	movs	r2, #0
 800153e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001540:	677a      	str	r2, [r7, #116]	@ 0x74
 8001542:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001546:	f7fe fe63 	bl	8000210 <__aeabi_uldivmod>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4613      	mov	r3, r2
 8001550:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001554:	4b41      	ldr	r3, [pc, #260]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	0c1b      	lsrs	r3, r3, #16
 800155a:	f003 0303 	and.w	r3, r3, #3
 800155e:	3301      	adds	r3, #1
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001566:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800156a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800156e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001572:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001576:	e0eb      	b.n	8001750 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001578:	4b38      	ldr	r3, [pc, #224]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001580:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001584:	4b35      	ldr	r3, [pc, #212]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d06b      	beq.n	8001668 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001590:	4b32      	ldr	r3, [pc, #200]	@ (800165c <HAL_RCC_GetSysClockFreq+0x354>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	099b      	lsrs	r3, r3, #6
 8001596:	2200      	movs	r2, #0
 8001598:	66bb      	str	r3, [r7, #104]	@ 0x68
 800159a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800159c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800159e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80015a4:	2300      	movs	r3, #0
 80015a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80015a8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80015ac:	4622      	mov	r2, r4
 80015ae:	462b      	mov	r3, r5
 80015b0:	f04f 0000 	mov.w	r0, #0
 80015b4:	f04f 0100 	mov.w	r1, #0
 80015b8:	0159      	lsls	r1, r3, #5
 80015ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015be:	0150      	lsls	r0, r2, #5
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4621      	mov	r1, r4
 80015c6:	1a51      	subs	r1, r2, r1
 80015c8:	61b9      	str	r1, [r7, #24]
 80015ca:	4629      	mov	r1, r5
 80015cc:	eb63 0301 	sbc.w	r3, r3, r1
 80015d0:	61fb      	str	r3, [r7, #28]
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	f04f 0300 	mov.w	r3, #0
 80015da:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80015de:	4659      	mov	r1, fp
 80015e0:	018b      	lsls	r3, r1, #6
 80015e2:	4651      	mov	r1, sl
 80015e4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80015e8:	4651      	mov	r1, sl
 80015ea:	018a      	lsls	r2, r1, #6
 80015ec:	4651      	mov	r1, sl
 80015ee:	ebb2 0801 	subs.w	r8, r2, r1
 80015f2:	4659      	mov	r1, fp
 80015f4:	eb63 0901 	sbc.w	r9, r3, r1
 80015f8:	f04f 0200 	mov.w	r2, #0
 80015fc:	f04f 0300 	mov.w	r3, #0
 8001600:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001604:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001608:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800160c:	4690      	mov	r8, r2
 800160e:	4699      	mov	r9, r3
 8001610:	4623      	mov	r3, r4
 8001612:	eb18 0303 	adds.w	r3, r8, r3
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	462b      	mov	r3, r5
 800161a:	eb49 0303 	adc.w	r3, r9, r3
 800161e:	617b      	str	r3, [r7, #20]
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800162c:	4629      	mov	r1, r5
 800162e:	024b      	lsls	r3, r1, #9
 8001630:	4621      	mov	r1, r4
 8001632:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001636:	4621      	mov	r1, r4
 8001638:	024a      	lsls	r2, r1, #9
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001642:	2200      	movs	r2, #0
 8001644:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001646:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001648:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800164c:	f7fe fde0 	bl	8000210 <__aeabi_uldivmod>
 8001650:	4602      	mov	r2, r0
 8001652:	460b      	mov	r3, r1
 8001654:	4613      	mov	r3, r2
 8001656:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800165a:	e065      	b.n	8001728 <HAL_RCC_GetSysClockFreq+0x420>
 800165c:	40023800 	.word	0x40023800
 8001660:	00f42400 	.word	0x00f42400
 8001664:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001668:	4b3d      	ldr	r3, [pc, #244]	@ (8001760 <HAL_RCC_GetSysClockFreq+0x458>)
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	099b      	lsrs	r3, r3, #6
 800166e:	2200      	movs	r2, #0
 8001670:	4618      	mov	r0, r3
 8001672:	4611      	mov	r1, r2
 8001674:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001678:	653b      	str	r3, [r7, #80]	@ 0x50
 800167a:	2300      	movs	r3, #0
 800167c:	657b      	str	r3, [r7, #84]	@ 0x54
 800167e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001682:	4642      	mov	r2, r8
 8001684:	464b      	mov	r3, r9
 8001686:	f04f 0000 	mov.w	r0, #0
 800168a:	f04f 0100 	mov.w	r1, #0
 800168e:	0159      	lsls	r1, r3, #5
 8001690:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001694:	0150      	lsls	r0, r2, #5
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4641      	mov	r1, r8
 800169c:	1a51      	subs	r1, r2, r1
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	4649      	mov	r1, r9
 80016a2:	eb63 0301 	sbc.w	r3, r3, r1
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	f04f 0300 	mov.w	r3, #0
 80016b0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80016b4:	4659      	mov	r1, fp
 80016b6:	018b      	lsls	r3, r1, #6
 80016b8:	4651      	mov	r1, sl
 80016ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016be:	4651      	mov	r1, sl
 80016c0:	018a      	lsls	r2, r1, #6
 80016c2:	4651      	mov	r1, sl
 80016c4:	1a54      	subs	r4, r2, r1
 80016c6:	4659      	mov	r1, fp
 80016c8:	eb63 0501 	sbc.w	r5, r3, r1
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	f04f 0300 	mov.w	r3, #0
 80016d4:	00eb      	lsls	r3, r5, #3
 80016d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80016da:	00e2      	lsls	r2, r4, #3
 80016dc:	4614      	mov	r4, r2
 80016de:	461d      	mov	r5, r3
 80016e0:	4643      	mov	r3, r8
 80016e2:	18e3      	adds	r3, r4, r3
 80016e4:	603b      	str	r3, [r7, #0]
 80016e6:	464b      	mov	r3, r9
 80016e8:	eb45 0303 	adc.w	r3, r5, r3
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80016fa:	4629      	mov	r1, r5
 80016fc:	028b      	lsls	r3, r1, #10
 80016fe:	4621      	mov	r1, r4
 8001700:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001704:	4621      	mov	r1, r4
 8001706:	028a      	lsls	r2, r1, #10
 8001708:	4610      	mov	r0, r2
 800170a:	4619      	mov	r1, r3
 800170c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001710:	2200      	movs	r2, #0
 8001712:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001714:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001716:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800171a:	f7fe fd79 	bl	8000210 <__aeabi_uldivmod>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4613      	mov	r3, r2
 8001724:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001728:	4b0d      	ldr	r3, [pc, #52]	@ (8001760 <HAL_RCC_GetSysClockFreq+0x458>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	0f1b      	lsrs	r3, r3, #28
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800173a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800173e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001742:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001746:	e003      	b.n	8001750 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001748:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <HAL_RCC_GetSysClockFreq+0x45c>)
 800174a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800174e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001750:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001754:	4618      	mov	r0, r3
 8001756:	37b8      	adds	r7, #184	@ 0xb8
 8001758:	46bd      	mov	sp, r7
 800175a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800175e:	bf00      	nop
 8001760:	40023800 	.word	0x40023800
 8001764:	00f42400 	.word	0x00f42400

08001768 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e28d      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	2b00      	cmp	r3, #0
 8001784:	f000 8083 	beq.w	800188e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001788:	4b94      	ldr	r3, [pc, #592]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	f003 030c 	and.w	r3, r3, #12
 8001790:	2b04      	cmp	r3, #4
 8001792:	d019      	beq.n	80017c8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001794:	4b91      	ldr	r3, [pc, #580]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f003 030c 	and.w	r3, r3, #12
        || \
 800179c:	2b08      	cmp	r3, #8
 800179e:	d106      	bne.n	80017ae <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017a0:	4b8e      	ldr	r3, [pc, #568]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017ac:	d00c      	beq.n	80017c8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ae:	4b8b      	ldr	r3, [pc, #556]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80017b6:	2b0c      	cmp	r3, #12
 80017b8:	d112      	bne.n	80017e0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017ba:	4b88      	ldr	r3, [pc, #544]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80017c6:	d10b      	bne.n	80017e0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c8:	4b84      	ldr	r3, [pc, #528]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d05b      	beq.n	800188c <HAL_RCC_OscConfig+0x124>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d157      	bne.n	800188c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e25a      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017e8:	d106      	bne.n	80017f8 <HAL_RCC_OscConfig+0x90>
 80017ea:	4b7c      	ldr	r3, [pc, #496]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a7b      	ldr	r2, [pc, #492]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80017f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f4:	6013      	str	r3, [r2, #0]
 80017f6:	e01d      	b.n	8001834 <HAL_RCC_OscConfig+0xcc>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001800:	d10c      	bne.n	800181c <HAL_RCC_OscConfig+0xb4>
 8001802:	4b76      	ldr	r3, [pc, #472]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a75      	ldr	r2, [pc, #468]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001808:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800180c:	6013      	str	r3, [r2, #0]
 800180e:	4b73      	ldr	r3, [pc, #460]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a72      	ldr	r2, [pc, #456]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001818:	6013      	str	r3, [r2, #0]
 800181a:	e00b      	b.n	8001834 <HAL_RCC_OscConfig+0xcc>
 800181c:	4b6f      	ldr	r3, [pc, #444]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a6e      	ldr	r2, [pc, #440]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001822:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	4b6c      	ldr	r3, [pc, #432]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a6b      	ldr	r2, [pc, #428]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 800182e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001832:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d013      	beq.n	8001864 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183c:	f7ff f962 	bl	8000b04 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001844:	f7ff f95e 	bl	8000b04 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b64      	cmp	r3, #100	@ 0x64
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e21f      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001856:	4b61      	ldr	r3, [pc, #388]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0xdc>
 8001862:	e014      	b.n	800188e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001864:	f7ff f94e 	bl	8000b04 <HAL_GetTick>
 8001868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800186a:	e008      	b.n	800187e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800186c:	f7ff f94a 	bl	8000b04 <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	2b64      	cmp	r3, #100	@ 0x64
 8001878:	d901      	bls.n	800187e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e20b      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800187e:	4b57      	ldr	r3, [pc, #348]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1f0      	bne.n	800186c <HAL_RCC_OscConfig+0x104>
 800188a:	e000      	b.n	800188e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800188c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0302 	and.w	r3, r3, #2
 8001896:	2b00      	cmp	r3, #0
 8001898:	d06f      	beq.n	800197a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800189a:	4b50      	ldr	r3, [pc, #320]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 030c 	and.w	r3, r3, #12
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d017      	beq.n	80018d6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018a6:	4b4d      	ldr	r3, [pc, #308]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f003 030c 	and.w	r3, r3, #12
        || \
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d105      	bne.n	80018be <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018b2:	4b4a      	ldr	r3, [pc, #296]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d00b      	beq.n	80018d6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018be:	4b47      	ldr	r3, [pc, #284]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80018c6:	2b0c      	cmp	r3, #12
 80018c8:	d11c      	bne.n	8001904 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018ca:	4b44      	ldr	r3, [pc, #272]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d116      	bne.n	8001904 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018d6:	4b41      	ldr	r3, [pc, #260]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d005      	beq.n	80018ee <HAL_RCC_OscConfig+0x186>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d001      	beq.n	80018ee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e1d3      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ee:	4b3b      	ldr	r3, [pc, #236]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	4937      	ldr	r1, [pc, #220]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001902:	e03a      	b.n	800197a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d020      	beq.n	800194e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800190c:	4b34      	ldr	r3, [pc, #208]	@ (80019e0 <HAL_RCC_OscConfig+0x278>)
 800190e:	2201      	movs	r2, #1
 8001910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001912:	f7ff f8f7 	bl	8000b04 <HAL_GetTick>
 8001916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001918:	e008      	b.n	800192c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800191a:	f7ff f8f3 	bl	8000b04 <HAL_GetTick>
 800191e:	4602      	mov	r2, r0
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e1b4      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800192c:	4b2b      	ldr	r3, [pc, #172]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0f0      	beq.n	800191a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001938:	4b28      	ldr	r3, [pc, #160]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	4925      	ldr	r1, [pc, #148]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001948:	4313      	orrs	r3, r2
 800194a:	600b      	str	r3, [r1, #0]
 800194c:	e015      	b.n	800197a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800194e:	4b24      	ldr	r3, [pc, #144]	@ (80019e0 <HAL_RCC_OscConfig+0x278>)
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001954:	f7ff f8d6 	bl	8000b04 <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800195c:	f7ff f8d2 	bl	8000b04 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e193      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800196e:	4b1b      	ldr	r3, [pc, #108]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0302 	and.w	r3, r3, #2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f0      	bne.n	800195c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	2b00      	cmp	r3, #0
 8001984:	d036      	beq.n	80019f4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	695b      	ldr	r3, [r3, #20]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d016      	beq.n	80019bc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800198e:	4b15      	ldr	r3, [pc, #84]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001990:	2201      	movs	r2, #1
 8001992:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001994:	f7ff f8b6 	bl	8000b04 <HAL_GetTick>
 8001998:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800199a:	e008      	b.n	80019ae <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800199c:	f7ff f8b2 	bl	8000b04 <HAL_GetTick>
 80019a0:	4602      	mov	r2, r0
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1ad3      	subs	r3, r2, r3
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d901      	bls.n	80019ae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e173      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019ae:	4b0b      	ldr	r3, [pc, #44]	@ (80019dc <HAL_RCC_OscConfig+0x274>)
 80019b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d0f0      	beq.n	800199c <HAL_RCC_OscConfig+0x234>
 80019ba:	e01b      	b.n	80019f4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019bc:	4b09      	ldr	r3, [pc, #36]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c2:	f7ff f89f 	bl	8000b04 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019c8:	e00e      	b.n	80019e8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019ca:	f7ff f89b 	bl	8000b04 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d907      	bls.n	80019e8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e15c      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
 80019dc:	40023800 	.word	0x40023800
 80019e0:	42470000 	.word	0x42470000
 80019e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019e8:	4b8a      	ldr	r3, [pc, #552]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 80019ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1ea      	bne.n	80019ca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f003 0304 	and.w	r3, r3, #4
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	f000 8097 	beq.w	8001b30 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a02:	2300      	movs	r3, #0
 8001a04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a06:	4b83      	ldr	r3, [pc, #524]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d10f      	bne.n	8001a32 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	4b7f      	ldr	r3, [pc, #508]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1a:	4a7e      	ldr	r2, [pc, #504]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a22:	4b7c      	ldr	r3, [pc, #496]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2a:	60bb      	str	r3, [r7, #8]
 8001a2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a32:	4b79      	ldr	r3, [pc, #484]	@ (8001c18 <HAL_RCC_OscConfig+0x4b0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d118      	bne.n	8001a70 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a3e:	4b76      	ldr	r3, [pc, #472]	@ (8001c18 <HAL_RCC_OscConfig+0x4b0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a75      	ldr	r2, [pc, #468]	@ (8001c18 <HAL_RCC_OscConfig+0x4b0>)
 8001a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a4a:	f7ff f85b 	bl	8000b04 <HAL_GetTick>
 8001a4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a50:	e008      	b.n	8001a64 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a52:	f7ff f857 	bl	8000b04 <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d901      	bls.n	8001a64 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001a60:	2303      	movs	r3, #3
 8001a62:	e118      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a64:	4b6c      	ldr	r3, [pc, #432]	@ (8001c18 <HAL_RCC_OscConfig+0x4b0>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d0f0      	beq.n	8001a52 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d106      	bne.n	8001a86 <HAL_RCC_OscConfig+0x31e>
 8001a78:	4b66      	ldr	r3, [pc, #408]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a7c:	4a65      	ldr	r2, [pc, #404]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a84:	e01c      	b.n	8001ac0 <HAL_RCC_OscConfig+0x358>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b05      	cmp	r3, #5
 8001a8c:	d10c      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x340>
 8001a8e:	4b61      	ldr	r3, [pc, #388]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a92:	4a60      	ldr	r2, [pc, #384]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a94:	f043 0304 	orr.w	r3, r3, #4
 8001a98:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a9a:	4b5e      	ldr	r3, [pc, #376]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a9e:	4a5d      	ldr	r2, [pc, #372]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001aa0:	f043 0301 	orr.w	r3, r3, #1
 8001aa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aa6:	e00b      	b.n	8001ac0 <HAL_RCC_OscConfig+0x358>
 8001aa8:	4b5a      	ldr	r3, [pc, #360]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aac:	4a59      	ldr	r2, [pc, #356]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001aae:	f023 0301 	bic.w	r3, r3, #1
 8001ab2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ab4:	4b57      	ldr	r3, [pc, #348]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ab8:	4a56      	ldr	r2, [pc, #344]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001aba:	f023 0304 	bic.w	r3, r3, #4
 8001abe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d015      	beq.n	8001af4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac8:	f7ff f81c 	bl	8000b04 <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ace:	e00a      	b.n	8001ae6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ad0:	f7ff f818 	bl	8000b04 <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e0d7      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae6:	4b4b      	ldr	r3, [pc, #300]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0ee      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x368>
 8001af2:	e014      	b.n	8001b1e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af4:	f7ff f806 	bl	8000b04 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001afa:	e00a      	b.n	8001b12 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001afc:	f7ff f802 	bl	8000b04 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e0c1      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b12:	4b40      	ldr	r3, [pc, #256]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1ee      	bne.n	8001afc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b1e:	7dfb      	ldrb	r3, [r7, #23]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d105      	bne.n	8001b30 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b24:	4b3b      	ldr	r3, [pc, #236]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b28:	4a3a      	ldr	r2, [pc, #232]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001b2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 80ad 	beq.w	8001c94 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b3a:	4b36      	ldr	r3, [pc, #216]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 030c 	and.w	r3, r3, #12
 8001b42:	2b08      	cmp	r3, #8
 8001b44:	d060      	beq.n	8001c08 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d145      	bne.n	8001bda <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b4e:	4b33      	ldr	r3, [pc, #204]	@ (8001c1c <HAL_RCC_OscConfig+0x4b4>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b54:	f7fe ffd6 	bl	8000b04 <HAL_GetTick>
 8001b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b5a:	e008      	b.n	8001b6e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b5c:	f7fe ffd2 	bl	8000b04 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d901      	bls.n	8001b6e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	e093      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b6e:	4b29      	ldr	r3, [pc, #164]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1f0      	bne.n	8001b5c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	69da      	ldr	r2, [r3, #28]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	431a      	orrs	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b88:	019b      	lsls	r3, r3, #6
 8001b8a:	431a      	orrs	r2, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b90:	085b      	lsrs	r3, r3, #1
 8001b92:	3b01      	subs	r3, #1
 8001b94:	041b      	lsls	r3, r3, #16
 8001b96:	431a      	orrs	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b9c:	061b      	lsls	r3, r3, #24
 8001b9e:	431a      	orrs	r2, r3
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba4:	071b      	lsls	r3, r3, #28
 8001ba6:	491b      	ldr	r1, [pc, #108]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bac:	4b1b      	ldr	r3, [pc, #108]	@ (8001c1c <HAL_RCC_OscConfig+0x4b4>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb2:	f7fe ffa7 	bl	8000b04 <HAL_GetTick>
 8001bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bb8:	e008      	b.n	8001bcc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bba:	f7fe ffa3 	bl	8000b04 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d901      	bls.n	8001bcc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e064      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bcc:	4b11      	ldr	r3, [pc, #68]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d0f0      	beq.n	8001bba <HAL_RCC_OscConfig+0x452>
 8001bd8:	e05c      	b.n	8001c94 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bda:	4b10      	ldr	r3, [pc, #64]	@ (8001c1c <HAL_RCC_OscConfig+0x4b4>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be0:	f7fe ff90 	bl	8000b04 <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001be8:	f7fe ff8c 	bl	8000b04 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e04d      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bfa:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <HAL_RCC_OscConfig+0x4ac>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d1f0      	bne.n	8001be8 <HAL_RCC_OscConfig+0x480>
 8001c06:	e045      	b.n	8001c94 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d107      	bne.n	8001c20 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e040      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40007000 	.word	0x40007000
 8001c1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca0 <HAL_RCC_OscConfig+0x538>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d030      	beq.n	8001c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d129      	bne.n	8001c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d122      	bne.n	8001c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001c50:	4013      	ands	r3, r2
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d119      	bne.n	8001c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c66:	085b      	lsrs	r3, r3, #1
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d10f      	bne.n	8001c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d107      	bne.n	8001c90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d001      	beq.n	8001c94 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e000      	b.n	8001c96 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40023800 	.word	0x40023800

08001ca4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e041      	b.n	8001d3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d106      	bne.n	8001cd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cca:	6878      	ldr	r0, [r7, #4]
 8001ccc:	f000 f839 	bl	8001d42 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3304      	adds	r3, #4
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	f000 f9c0 	bl	8002068 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}

08001d42 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d42:	b480      	push	{r7}
 8001d44:	b083      	sub	sp, #12
 8001d46:	af00      	add	r7, sp, #0
 8001d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d4a:	bf00      	nop
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
	...

08001d58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d001      	beq.n	8001d70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e04e      	b.n	8001e0e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2202      	movs	r2, #2
 8001d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68da      	ldr	r2, [r3, #12]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f042 0201 	orr.w	r2, r2, #1
 8001d86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a23      	ldr	r2, [pc, #140]	@ (8001e1c <HAL_TIM_Base_Start_IT+0xc4>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d022      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d9a:	d01d      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a1f      	ldr	r2, [pc, #124]	@ (8001e20 <HAL_TIM_Base_Start_IT+0xc8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d018      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a1e      	ldr	r2, [pc, #120]	@ (8001e24 <HAL_TIM_Base_Start_IT+0xcc>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d013      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a1c      	ldr	r2, [pc, #112]	@ (8001e28 <HAL_TIM_Base_Start_IT+0xd0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d00e      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a1b      	ldr	r2, [pc, #108]	@ (8001e2c <HAL_TIM_Base_Start_IT+0xd4>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d009      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a19      	ldr	r2, [pc, #100]	@ (8001e30 <HAL_TIM_Base_Start_IT+0xd8>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d004      	beq.n	8001dd8 <HAL_TIM_Base_Start_IT+0x80>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a18      	ldr	r2, [pc, #96]	@ (8001e34 <HAL_TIM_Base_Start_IT+0xdc>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d111      	bne.n	8001dfc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2b06      	cmp	r3, #6
 8001de8:	d010      	beq.n	8001e0c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f042 0201 	orr.w	r2, r2, #1
 8001df8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dfa:	e007      	b.n	8001e0c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0201 	orr.w	r2, r2, #1
 8001e0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	40000400 	.word	0x40000400
 8001e24:	40000800 	.word	0x40000800
 8001e28:	40000c00 	.word	0x40000c00
 8001e2c:	40010400 	.word	0x40010400
 8001e30:	40014000 	.word	0x40014000
 8001e34:	40001800 	.word	0x40001800

08001e38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d020      	beq.n	8001e9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d01b      	beq.n	8001e9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f06f 0202 	mvn.w	r2, #2
 8001e6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2201      	movs	r2, #1
 8001e72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699b      	ldr	r3, [r3, #24]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f8d2 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001e88:	e005      	b.n	8001e96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f8c4 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 f8d5 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d020      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d01b      	beq.n	8001ee8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0204 	mvn.w	r2, #4
 8001eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f8ac 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001ed4:	e005      	b.n	8001ee2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f89e 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f000 f8af 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	f003 0308 	and.w	r3, r3, #8
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d020      	beq.n	8001f34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f003 0308 	and.w	r3, r3, #8
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d01b      	beq.n	8001f34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f06f 0208 	mvn.w	r2, #8
 8001f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2204      	movs	r2, #4
 8001f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d003      	beq.n	8001f22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f886 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001f20:	e005      	b.n	8001f2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f000 f878 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f000 f889 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2200      	movs	r2, #0
 8001f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	f003 0310 	and.w	r3, r3, #16
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d020      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	f003 0310 	and.w	r3, r3, #16
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d01b      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f06f 0210 	mvn.w	r2, #16
 8001f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2208      	movs	r2, #8
 8001f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f860 	bl	800202c <HAL_TIM_IC_CaptureCallback>
 8001f6c:	e005      	b.n	8001f7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 f852 	bl	8002018 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f000 f863 	bl	8002040 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00c      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0201 	mvn.w	r2, #1
 8001f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7fe fc1a 	bl	80007d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00c      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d007      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f900 	bl	80021c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d00c      	beq.n	8001fec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d007      	beq.n	8001fec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f834 	bl	8002054 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	f003 0320 	and.w	r3, r3, #32
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00c      	beq.n	8002010 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f003 0320 	and.w	r3, r3, #32
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d007      	beq.n	8002010 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f06f 0220 	mvn.w	r2, #32
 8002008:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f8d2 	bl	80021b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002010:	bf00      	nop
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a43      	ldr	r2, [pc, #268]	@ (8002188 <TIM_Base_SetConfig+0x120>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d013      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002086:	d00f      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a40      	ldr	r2, [pc, #256]	@ (800218c <TIM_Base_SetConfig+0x124>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d00b      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a3f      	ldr	r2, [pc, #252]	@ (8002190 <TIM_Base_SetConfig+0x128>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d007      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a3e      	ldr	r2, [pc, #248]	@ (8002194 <TIM_Base_SetConfig+0x12c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d003      	beq.n	80020a8 <TIM_Base_SetConfig+0x40>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a3d      	ldr	r2, [pc, #244]	@ (8002198 <TIM_Base_SetConfig+0x130>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d108      	bne.n	80020ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a32      	ldr	r2, [pc, #200]	@ (8002188 <TIM_Base_SetConfig+0x120>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d02b      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020c8:	d027      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a2f      	ldr	r2, [pc, #188]	@ (800218c <TIM_Base_SetConfig+0x124>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d023      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002190 <TIM_Base_SetConfig+0x128>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d01f      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a2d      	ldr	r2, [pc, #180]	@ (8002194 <TIM_Base_SetConfig+0x12c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d01b      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002198 <TIM_Base_SetConfig+0x130>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d017      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a2b      	ldr	r2, [pc, #172]	@ (800219c <TIM_Base_SetConfig+0x134>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d013      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a2a      	ldr	r2, [pc, #168]	@ (80021a0 <TIM_Base_SetConfig+0x138>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d00f      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a29      	ldr	r2, [pc, #164]	@ (80021a4 <TIM_Base_SetConfig+0x13c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d00b      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a28      	ldr	r2, [pc, #160]	@ (80021a8 <TIM_Base_SetConfig+0x140>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d007      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a27      	ldr	r2, [pc, #156]	@ (80021ac <TIM_Base_SetConfig+0x144>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d003      	beq.n	800211a <TIM_Base_SetConfig+0xb2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a26      	ldr	r2, [pc, #152]	@ (80021b0 <TIM_Base_SetConfig+0x148>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d108      	bne.n	800212c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002120:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	4313      	orrs	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	4313      	orrs	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	689a      	ldr	r2, [r3, #8]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a0e      	ldr	r2, [pc, #56]	@ (8002188 <TIM_Base_SetConfig+0x120>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d003      	beq.n	800215a <TIM_Base_SetConfig+0xf2>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a10      	ldr	r2, [pc, #64]	@ (8002198 <TIM_Base_SetConfig+0x130>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d103      	bne.n	8002162 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	691a      	ldr	r2, [r3, #16]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f043 0204 	orr.w	r2, r3, #4
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	601a      	str	r2, [r3, #0]
}
 800217a:	bf00      	nop
 800217c:	3714      	adds	r7, #20
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40010000 	.word	0x40010000
 800218c:	40000400 	.word	0x40000400
 8002190:	40000800 	.word	0x40000800
 8002194:	40000c00 	.word	0x40000c00
 8002198:	40010400 	.word	0x40010400
 800219c:	40014000 	.word	0x40014000
 80021a0:	40014400 	.word	0x40014400
 80021a4:	40014800 	.word	0x40014800
 80021a8:	40001800 	.word	0x40001800
 80021ac:	40001c00 	.word	0x40001c00
 80021b0:	40002000 	.word	0x40002000

080021b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e042      	b.n	8002274 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d106      	bne.n	8002208 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7fe fb2c 	bl	8000860 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2224      	movs	r2, #36	@ 0x24
 800220c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68da      	ldr	r2, [r3, #12]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800221e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f82b 	bl	800227c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	691a      	ldr	r2, [r3, #16]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002234:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	695a      	ldr	r2, [r3, #20]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002244:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68da      	ldr	r2, [r3, #12]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002254:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2220      	movs	r2, #32
 8002260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2220      	movs	r2, #32
 8002268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800227c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002280:	b0c0      	sub	sp, #256	@ 0x100
 8002282:	af00      	add	r7, sp, #0
 8002284:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	691b      	ldr	r3, [r3, #16]
 8002290:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002298:	68d9      	ldr	r1, [r3, #12]
 800229a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	ea40 0301 	orr.w	r3, r0, r1
 80022a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80022a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	431a      	orrs	r2, r3
 80022b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	431a      	orrs	r2, r3
 80022bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80022c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80022d4:	f021 010c 	bic.w	r1, r1, #12
 80022d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80022e2:	430b      	orrs	r3, r1
 80022e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80022f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022f6:	6999      	ldr	r1, [r3, #24]
 80022f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	ea40 0301 	orr.w	r3, r0, r1
 8002302:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	4b8f      	ldr	r3, [pc, #572]	@ (8002548 <UART_SetConfig+0x2cc>)
 800230c:	429a      	cmp	r2, r3
 800230e:	d005      	beq.n	800231c <UART_SetConfig+0xa0>
 8002310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	4b8d      	ldr	r3, [pc, #564]	@ (800254c <UART_SetConfig+0x2d0>)
 8002318:	429a      	cmp	r2, r3
 800231a:	d104      	bne.n	8002326 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800231c:	f7fe ffae 	bl	800127c <HAL_RCC_GetPCLK2Freq>
 8002320:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002324:	e003      	b.n	800232e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002326:	f7fe ff95 	bl	8001254 <HAL_RCC_GetPCLK1Freq>
 800232a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800232e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002338:	f040 810c 	bne.w	8002554 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800233c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002340:	2200      	movs	r2, #0
 8002342:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002346:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800234a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800234e:	4622      	mov	r2, r4
 8002350:	462b      	mov	r3, r5
 8002352:	1891      	adds	r1, r2, r2
 8002354:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002356:	415b      	adcs	r3, r3
 8002358:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800235a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800235e:	4621      	mov	r1, r4
 8002360:	eb12 0801 	adds.w	r8, r2, r1
 8002364:	4629      	mov	r1, r5
 8002366:	eb43 0901 	adc.w	r9, r3, r1
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	f04f 0300 	mov.w	r3, #0
 8002372:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002376:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800237a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800237e:	4690      	mov	r8, r2
 8002380:	4699      	mov	r9, r3
 8002382:	4623      	mov	r3, r4
 8002384:	eb18 0303 	adds.w	r3, r8, r3
 8002388:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800238c:	462b      	mov	r3, r5
 800238e:	eb49 0303 	adc.w	r3, r9, r3
 8002392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80023a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80023a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80023aa:	460b      	mov	r3, r1
 80023ac:	18db      	adds	r3, r3, r3
 80023ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80023b0:	4613      	mov	r3, r2
 80023b2:	eb42 0303 	adc.w	r3, r2, r3
 80023b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80023b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80023bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80023c0:	f7fd ff26 	bl	8000210 <__aeabi_uldivmod>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	4b61      	ldr	r3, [pc, #388]	@ (8002550 <UART_SetConfig+0x2d4>)
 80023ca:	fba3 2302 	umull	r2, r3, r3, r2
 80023ce:	095b      	lsrs	r3, r3, #5
 80023d0:	011c      	lsls	r4, r3, #4
 80023d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023d6:	2200      	movs	r2, #0
 80023d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80023dc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80023e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80023e4:	4642      	mov	r2, r8
 80023e6:	464b      	mov	r3, r9
 80023e8:	1891      	adds	r1, r2, r2
 80023ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 80023ec:	415b      	adcs	r3, r3
 80023ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80023f4:	4641      	mov	r1, r8
 80023f6:	eb12 0a01 	adds.w	sl, r2, r1
 80023fa:	4649      	mov	r1, r9
 80023fc:	eb43 0b01 	adc.w	fp, r3, r1
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	f04f 0300 	mov.w	r3, #0
 8002408:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800240c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002410:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002414:	4692      	mov	sl, r2
 8002416:	469b      	mov	fp, r3
 8002418:	4643      	mov	r3, r8
 800241a:	eb1a 0303 	adds.w	r3, sl, r3
 800241e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002422:	464b      	mov	r3, r9
 8002424:	eb4b 0303 	adc.w	r3, fp, r3
 8002428:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800242c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002438:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800243c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002440:	460b      	mov	r3, r1
 8002442:	18db      	adds	r3, r3, r3
 8002444:	643b      	str	r3, [r7, #64]	@ 0x40
 8002446:	4613      	mov	r3, r2
 8002448:	eb42 0303 	adc.w	r3, r2, r3
 800244c:	647b      	str	r3, [r7, #68]	@ 0x44
 800244e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002452:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002456:	f7fd fedb 	bl	8000210 <__aeabi_uldivmod>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4611      	mov	r1, r2
 8002460:	4b3b      	ldr	r3, [pc, #236]	@ (8002550 <UART_SetConfig+0x2d4>)
 8002462:	fba3 2301 	umull	r2, r3, r3, r1
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	2264      	movs	r2, #100	@ 0x64
 800246a:	fb02 f303 	mul.w	r3, r2, r3
 800246e:	1acb      	subs	r3, r1, r3
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002476:	4b36      	ldr	r3, [pc, #216]	@ (8002550 <UART_SetConfig+0x2d4>)
 8002478:	fba3 2302 	umull	r2, r3, r3, r2
 800247c:	095b      	lsrs	r3, r3, #5
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002484:	441c      	add	r4, r3
 8002486:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800248a:	2200      	movs	r2, #0
 800248c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002490:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002494:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002498:	4642      	mov	r2, r8
 800249a:	464b      	mov	r3, r9
 800249c:	1891      	adds	r1, r2, r2
 800249e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80024a0:	415b      	adcs	r3, r3
 80024a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80024a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80024a8:	4641      	mov	r1, r8
 80024aa:	1851      	adds	r1, r2, r1
 80024ac:	6339      	str	r1, [r7, #48]	@ 0x30
 80024ae:	4649      	mov	r1, r9
 80024b0:	414b      	adcs	r3, r1
 80024b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80024b4:	f04f 0200 	mov.w	r2, #0
 80024b8:	f04f 0300 	mov.w	r3, #0
 80024bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80024c0:	4659      	mov	r1, fp
 80024c2:	00cb      	lsls	r3, r1, #3
 80024c4:	4651      	mov	r1, sl
 80024c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024ca:	4651      	mov	r1, sl
 80024cc:	00ca      	lsls	r2, r1, #3
 80024ce:	4610      	mov	r0, r2
 80024d0:	4619      	mov	r1, r3
 80024d2:	4603      	mov	r3, r0
 80024d4:	4642      	mov	r2, r8
 80024d6:	189b      	adds	r3, r3, r2
 80024d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80024dc:	464b      	mov	r3, r9
 80024de:	460a      	mov	r2, r1
 80024e0:	eb42 0303 	adc.w	r3, r2, r3
 80024e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80024e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80024f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80024f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80024fc:	460b      	mov	r3, r1
 80024fe:	18db      	adds	r3, r3, r3
 8002500:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002502:	4613      	mov	r3, r2
 8002504:	eb42 0303 	adc.w	r3, r2, r3
 8002508:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800250a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800250e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002512:	f7fd fe7d 	bl	8000210 <__aeabi_uldivmod>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	4b0d      	ldr	r3, [pc, #52]	@ (8002550 <UART_SetConfig+0x2d4>)
 800251c:	fba3 1302 	umull	r1, r3, r3, r2
 8002520:	095b      	lsrs	r3, r3, #5
 8002522:	2164      	movs	r1, #100	@ 0x64
 8002524:	fb01 f303 	mul.w	r3, r1, r3
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	3332      	adds	r3, #50	@ 0x32
 800252e:	4a08      	ldr	r2, [pc, #32]	@ (8002550 <UART_SetConfig+0x2d4>)
 8002530:	fba2 2303 	umull	r2, r3, r2, r3
 8002534:	095b      	lsrs	r3, r3, #5
 8002536:	f003 0207 	and.w	r2, r3, #7
 800253a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4422      	add	r2, r4
 8002542:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002544:	e106      	b.n	8002754 <UART_SetConfig+0x4d8>
 8002546:	bf00      	nop
 8002548:	40011000 	.word	0x40011000
 800254c:	40011400 	.word	0x40011400
 8002550:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002554:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002558:	2200      	movs	r2, #0
 800255a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800255e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002562:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002566:	4642      	mov	r2, r8
 8002568:	464b      	mov	r3, r9
 800256a:	1891      	adds	r1, r2, r2
 800256c:	6239      	str	r1, [r7, #32]
 800256e:	415b      	adcs	r3, r3
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
 8002572:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002576:	4641      	mov	r1, r8
 8002578:	1854      	adds	r4, r2, r1
 800257a:	4649      	mov	r1, r9
 800257c:	eb43 0501 	adc.w	r5, r3, r1
 8002580:	f04f 0200 	mov.w	r2, #0
 8002584:	f04f 0300 	mov.w	r3, #0
 8002588:	00eb      	lsls	r3, r5, #3
 800258a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800258e:	00e2      	lsls	r2, r4, #3
 8002590:	4614      	mov	r4, r2
 8002592:	461d      	mov	r5, r3
 8002594:	4643      	mov	r3, r8
 8002596:	18e3      	adds	r3, r4, r3
 8002598:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800259c:	464b      	mov	r3, r9
 800259e:	eb45 0303 	adc.w	r3, r5, r3
 80025a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80025a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80025b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80025b6:	f04f 0200 	mov.w	r2, #0
 80025ba:	f04f 0300 	mov.w	r3, #0
 80025be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80025c2:	4629      	mov	r1, r5
 80025c4:	008b      	lsls	r3, r1, #2
 80025c6:	4621      	mov	r1, r4
 80025c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025cc:	4621      	mov	r1, r4
 80025ce:	008a      	lsls	r2, r1, #2
 80025d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80025d4:	f7fd fe1c 	bl	8000210 <__aeabi_uldivmod>
 80025d8:	4602      	mov	r2, r0
 80025da:	460b      	mov	r3, r1
 80025dc:	4b60      	ldr	r3, [pc, #384]	@ (8002760 <UART_SetConfig+0x4e4>)
 80025de:	fba3 2302 	umull	r2, r3, r3, r2
 80025e2:	095b      	lsrs	r3, r3, #5
 80025e4:	011c      	lsls	r4, r3, #4
 80025e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025ea:	2200      	movs	r2, #0
 80025ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80025f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80025f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80025f8:	4642      	mov	r2, r8
 80025fa:	464b      	mov	r3, r9
 80025fc:	1891      	adds	r1, r2, r2
 80025fe:	61b9      	str	r1, [r7, #24]
 8002600:	415b      	adcs	r3, r3
 8002602:	61fb      	str	r3, [r7, #28]
 8002604:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002608:	4641      	mov	r1, r8
 800260a:	1851      	adds	r1, r2, r1
 800260c:	6139      	str	r1, [r7, #16]
 800260e:	4649      	mov	r1, r9
 8002610:	414b      	adcs	r3, r1
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	f04f 0300 	mov.w	r3, #0
 800261c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002620:	4659      	mov	r1, fp
 8002622:	00cb      	lsls	r3, r1, #3
 8002624:	4651      	mov	r1, sl
 8002626:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800262a:	4651      	mov	r1, sl
 800262c:	00ca      	lsls	r2, r1, #3
 800262e:	4610      	mov	r0, r2
 8002630:	4619      	mov	r1, r3
 8002632:	4603      	mov	r3, r0
 8002634:	4642      	mov	r2, r8
 8002636:	189b      	adds	r3, r3, r2
 8002638:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800263c:	464b      	mov	r3, r9
 800263e:	460a      	mov	r2, r1
 8002640:	eb42 0303 	adc.w	r3, r2, r3
 8002644:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002652:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	f04f 0300 	mov.w	r3, #0
 800265c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002660:	4649      	mov	r1, r9
 8002662:	008b      	lsls	r3, r1, #2
 8002664:	4641      	mov	r1, r8
 8002666:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800266a:	4641      	mov	r1, r8
 800266c:	008a      	lsls	r2, r1, #2
 800266e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002672:	f7fd fdcd 	bl	8000210 <__aeabi_uldivmod>
 8002676:	4602      	mov	r2, r0
 8002678:	460b      	mov	r3, r1
 800267a:	4611      	mov	r1, r2
 800267c:	4b38      	ldr	r3, [pc, #224]	@ (8002760 <UART_SetConfig+0x4e4>)
 800267e:	fba3 2301 	umull	r2, r3, r3, r1
 8002682:	095b      	lsrs	r3, r3, #5
 8002684:	2264      	movs	r2, #100	@ 0x64
 8002686:	fb02 f303 	mul.w	r3, r2, r3
 800268a:	1acb      	subs	r3, r1, r3
 800268c:	011b      	lsls	r3, r3, #4
 800268e:	3332      	adds	r3, #50	@ 0x32
 8002690:	4a33      	ldr	r2, [pc, #204]	@ (8002760 <UART_SetConfig+0x4e4>)
 8002692:	fba2 2303 	umull	r2, r3, r2, r3
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800269c:	441c      	add	r4, r3
 800269e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026a2:	2200      	movs	r2, #0
 80026a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80026a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80026a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80026ac:	4642      	mov	r2, r8
 80026ae:	464b      	mov	r3, r9
 80026b0:	1891      	adds	r1, r2, r2
 80026b2:	60b9      	str	r1, [r7, #8]
 80026b4:	415b      	adcs	r3, r3
 80026b6:	60fb      	str	r3, [r7, #12]
 80026b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026bc:	4641      	mov	r1, r8
 80026be:	1851      	adds	r1, r2, r1
 80026c0:	6039      	str	r1, [r7, #0]
 80026c2:	4649      	mov	r1, r9
 80026c4:	414b      	adcs	r3, r1
 80026c6:	607b      	str	r3, [r7, #4]
 80026c8:	f04f 0200 	mov.w	r2, #0
 80026cc:	f04f 0300 	mov.w	r3, #0
 80026d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80026d4:	4659      	mov	r1, fp
 80026d6:	00cb      	lsls	r3, r1, #3
 80026d8:	4651      	mov	r1, sl
 80026da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026de:	4651      	mov	r1, sl
 80026e0:	00ca      	lsls	r2, r1, #3
 80026e2:	4610      	mov	r0, r2
 80026e4:	4619      	mov	r1, r3
 80026e6:	4603      	mov	r3, r0
 80026e8:	4642      	mov	r2, r8
 80026ea:	189b      	adds	r3, r3, r2
 80026ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80026ee:	464b      	mov	r3, r9
 80026f0:	460a      	mov	r2, r1
 80026f2:	eb42 0303 	adc.w	r3, r2, r3
 80026f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80026f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	663b      	str	r3, [r7, #96]	@ 0x60
 8002702:	667a      	str	r2, [r7, #100]	@ 0x64
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	f04f 0300 	mov.w	r3, #0
 800270c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002710:	4649      	mov	r1, r9
 8002712:	008b      	lsls	r3, r1, #2
 8002714:	4641      	mov	r1, r8
 8002716:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800271a:	4641      	mov	r1, r8
 800271c:	008a      	lsls	r2, r1, #2
 800271e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002722:	f7fd fd75 	bl	8000210 <__aeabi_uldivmod>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	4b0d      	ldr	r3, [pc, #52]	@ (8002760 <UART_SetConfig+0x4e4>)
 800272c:	fba3 1302 	umull	r1, r3, r3, r2
 8002730:	095b      	lsrs	r3, r3, #5
 8002732:	2164      	movs	r1, #100	@ 0x64
 8002734:	fb01 f303 	mul.w	r3, r1, r3
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	3332      	adds	r3, #50	@ 0x32
 800273e:	4a08      	ldr	r2, [pc, #32]	@ (8002760 <UART_SetConfig+0x4e4>)
 8002740:	fba2 2303 	umull	r2, r3, r2, r3
 8002744:	095b      	lsrs	r3, r3, #5
 8002746:	f003 020f 	and.w	r2, r3, #15
 800274a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4422      	add	r2, r4
 8002752:	609a      	str	r2, [r3, #8]
}
 8002754:	bf00      	nop
 8002756:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800275a:	46bd      	mov	sp, r7
 800275c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002760:	51eb851f 	.word	0x51eb851f

08002764 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002768:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <SysTick_Handler+0x1c>)
 800276a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800276c:	f001 fbe0 	bl	8003f30 <xTaskGetSchedulerState>
 8002770:	4603      	mov	r3, r0
 8002772:	2b01      	cmp	r3, #1
 8002774:	d001      	beq.n	800277a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002776:	f002 f9d7 	bl	8004b28 <xPortSysTickHandler>
  }
}
 800277a:	bf00      	nop
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	e000e010 	.word	0xe000e010

08002784 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4a07      	ldr	r2, [pc, #28]	@ (80027b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8002794:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	4a06      	ldr	r2, [pc, #24]	@ (80027b4 <vApplicationGetIdleTaskMemory+0x30>)
 800279a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2280      	movs	r2, #128	@ 0x80
 80027a0:	601a      	str	r2, [r3, #0]
}
 80027a2:	bf00      	nop
 80027a4:	3714      	adds	r7, #20
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	200000d0 	.word	0x200000d0
 80027b4:	2000012c 	.word	0x2000012c

080027b8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4a07      	ldr	r2, [pc, #28]	@ (80027e4 <vApplicationGetTimerTaskMemory+0x2c>)
 80027c8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	4a06      	ldr	r2, [pc, #24]	@ (80027e8 <vApplicationGetTimerTaskMemory+0x30>)
 80027ce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027d6:	601a      	str	r2, [r3, #0]
}
 80027d8:	bf00      	nop
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	2000032c 	.word	0x2000032c
 80027e8:	20000388 	.word	0x20000388

080027ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f103 0208 	add.w	r2, r3, #8
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002804:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f103 0208 	add.w	r2, r3, #8
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f103 0208 	add.w	r2, r3, #8
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002820:	bf00      	nop
 8002822:	370c      	adds	r7, #12
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr

08002846 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002846:	b480      	push	{r7}
 8002848:	b085      	sub	sp, #20
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
 800284e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	683a      	ldr	r2, [r7, #0]
 8002870:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	1c5a      	adds	r2, r3, #1
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	601a      	str	r2, [r3, #0]
}
 8002882:	bf00      	nop
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800288e:	b480      	push	{r7}
 8002890:	b085      	sub	sp, #20
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
 8002896:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80028a4:	d103      	bne.n	80028ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	60fb      	str	r3, [r7, #12]
 80028ac:	e00c      	b.n	80028c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	3308      	adds	r3, #8
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	e002      	b.n	80028bc <vListInsert+0x2e>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d2f6      	bcs.n	80028b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	685a      	ldr	r2, [r3, #4]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	1c5a      	adds	r2, r3, #1
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	601a      	str	r2, [r3, #0]
}
 80028f4:	bf00      	nop
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	6892      	ldr	r2, [r2, #8]
 8002916:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6852      	ldr	r2, [r2, #4]
 8002920:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	429a      	cmp	r2, r3
 800292a:	d103      	bne.n	8002934 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	1e5a      	subs	r2, r3, #1
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3714      	adds	r7, #20
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
 800295c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d10b      	bne.n	8002980 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800296c:	f383 8811 	msr	BASEPRI, r3
 8002970:	f3bf 8f6f 	isb	sy
 8002974:	f3bf 8f4f 	dsb	sy
 8002978:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800297a:	bf00      	nop
 800297c:	bf00      	nop
 800297e:	e7fd      	b.n	800297c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002980:	f002 f842 	bl	8004a08 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800298c:	68f9      	ldr	r1, [r7, #12]
 800298e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002990:	fb01 f303 	mul.w	r3, r1, r3
 8002994:	441a      	add	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2200      	movs	r2, #0
 800299e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b0:	3b01      	subs	r3, #1
 80029b2:	68f9      	ldr	r1, [r7, #12]
 80029b4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80029b6:	fb01 f303 	mul.w	r3, r1, r3
 80029ba:	441a      	add	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	22ff      	movs	r2, #255	@ 0xff
 80029c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	22ff      	movs	r2, #255	@ 0xff
 80029cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d114      	bne.n	8002a00 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d01a      	beq.n	8002a14 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	3310      	adds	r3, #16
 80029e2:	4618      	mov	r0, r3
 80029e4:	f001 f8e4 	bl	8003bb0 <xTaskRemoveFromEventList>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d012      	beq.n	8002a14 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80029ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002a24 <xQueueGenericReset+0xd0>)
 80029f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	f3bf 8f4f 	dsb	sy
 80029fa:	f3bf 8f6f 	isb	sy
 80029fe:	e009      	b.n	8002a14 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	3310      	adds	r3, #16
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7ff fef1 	bl	80027ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	3324      	adds	r3, #36	@ 0x24
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff feec 	bl	80027ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002a14:	f002 f82a 	bl	8004a6c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002a18:	2301      	movs	r3, #1
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3710      	adds	r7, #16
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	e000ed04 	.word	0xe000ed04

08002a28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b08e      	sub	sp, #56	@ 0x38
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10b      	bne.n	8002a54 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a40:	f383 8811 	msr	BASEPRI, r3
 8002a44:	f3bf 8f6f 	isb	sy
 8002a48:	f3bf 8f4f 	dsb	sy
 8002a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002a4e:	bf00      	nop
 8002a50:	bf00      	nop
 8002a52:	e7fd      	b.n	8002a50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10b      	bne.n	8002a72 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a5e:	f383 8811 	msr	BASEPRI, r3
 8002a62:	f3bf 8f6f 	isb	sy
 8002a66:	f3bf 8f4f 	dsb	sy
 8002a6a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002a6c:	bf00      	nop
 8002a6e:	bf00      	nop
 8002a70:	e7fd      	b.n	8002a6e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d002      	beq.n	8002a7e <xQueueGenericCreateStatic+0x56>
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <xQueueGenericCreateStatic+0x5a>
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e000      	b.n	8002a84 <xQueueGenericCreateStatic+0x5c>
 8002a82:	2300      	movs	r3, #0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d10b      	bne.n	8002aa0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a8c:	f383 8811 	msr	BASEPRI, r3
 8002a90:	f3bf 8f6f 	isb	sy
 8002a94:	f3bf 8f4f 	dsb	sy
 8002a98:	623b      	str	r3, [r7, #32]
}
 8002a9a:	bf00      	nop
 8002a9c:	bf00      	nop
 8002a9e:	e7fd      	b.n	8002a9c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d102      	bne.n	8002aac <xQueueGenericCreateStatic+0x84>
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d101      	bne.n	8002ab0 <xQueueGenericCreateStatic+0x88>
 8002aac:	2301      	movs	r3, #1
 8002aae:	e000      	b.n	8002ab2 <xQueueGenericCreateStatic+0x8a>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d10b      	bne.n	8002ace <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002aba:	f383 8811 	msr	BASEPRI, r3
 8002abe:	f3bf 8f6f 	isb	sy
 8002ac2:	f3bf 8f4f 	dsb	sy
 8002ac6:	61fb      	str	r3, [r7, #28]
}
 8002ac8:	bf00      	nop
 8002aca:	bf00      	nop
 8002acc:	e7fd      	b.n	8002aca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002ace:	2350      	movs	r3, #80	@ 0x50
 8002ad0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	2b50      	cmp	r3, #80	@ 0x50
 8002ad6:	d00b      	beq.n	8002af0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002adc:	f383 8811 	msr	BASEPRI, r3
 8002ae0:	f3bf 8f6f 	isb	sy
 8002ae4:	f3bf 8f4f 	dsb	sy
 8002ae8:	61bb      	str	r3, [r7, #24]
}
 8002aea:	bf00      	nop
 8002aec:	bf00      	nop
 8002aee:	e7fd      	b.n	8002aec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002af0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00d      	beq.n	8002b18 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b04:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b0a:	9300      	str	r3, [sp, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	68b9      	ldr	r1, [r7, #8]
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	f000 f805 	bl	8002b22 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3730      	adds	r7, #48	@ 0x30
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b084      	sub	sp, #16
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	60f8      	str	r0, [r7, #12]
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
 8002b2e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d103      	bne.n	8002b3e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	e002      	b.n	8002b44 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	687a      	ldr	r2, [r7, #4]
 8002b42:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b50:	2101      	movs	r1, #1
 8002b52:	69b8      	ldr	r0, [r7, #24]
 8002b54:	f7ff fefe 	bl	8002954 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002b58:	69bb      	ldr	r3, [r7, #24]
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002b60:	bf00      	nop
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b08e      	sub	sp, #56	@ 0x38
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
 8002b74:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002b76:	2300      	movs	r3, #0
 8002b78:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d10b      	bne.n	8002b9c <xQueueGenericSend+0x34>
	__asm volatile
 8002b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b88:	f383 8811 	msr	BASEPRI, r3
 8002b8c:	f3bf 8f6f 	isb	sy
 8002b90:	f3bf 8f4f 	dsb	sy
 8002b94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002b96:	bf00      	nop
 8002b98:	bf00      	nop
 8002b9a:	e7fd      	b.n	8002b98 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d103      	bne.n	8002baa <xQueueGenericSend+0x42>
 8002ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <xQueueGenericSend+0x46>
 8002baa:	2301      	movs	r3, #1
 8002bac:	e000      	b.n	8002bb0 <xQueueGenericSend+0x48>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10b      	bne.n	8002bcc <xQueueGenericSend+0x64>
	__asm volatile
 8002bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bb8:	f383 8811 	msr	BASEPRI, r3
 8002bbc:	f3bf 8f6f 	isb	sy
 8002bc0:	f3bf 8f4f 	dsb	sy
 8002bc4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002bc6:	bf00      	nop
 8002bc8:	bf00      	nop
 8002bca:	e7fd      	b.n	8002bc8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d103      	bne.n	8002bda <xQueueGenericSend+0x72>
 8002bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <xQueueGenericSend+0x76>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e000      	b.n	8002be0 <xQueueGenericSend+0x78>
 8002bde:	2300      	movs	r3, #0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d10b      	bne.n	8002bfc <xQueueGenericSend+0x94>
	__asm volatile
 8002be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002be8:	f383 8811 	msr	BASEPRI, r3
 8002bec:	f3bf 8f6f 	isb	sy
 8002bf0:	f3bf 8f4f 	dsb	sy
 8002bf4:	623b      	str	r3, [r7, #32]
}
 8002bf6:	bf00      	nop
 8002bf8:	bf00      	nop
 8002bfa:	e7fd      	b.n	8002bf8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002bfc:	f001 f998 	bl	8003f30 <xTaskGetSchedulerState>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d102      	bne.n	8002c0c <xQueueGenericSend+0xa4>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d101      	bne.n	8002c10 <xQueueGenericSend+0xa8>
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <xQueueGenericSend+0xaa>
 8002c10:	2300      	movs	r3, #0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10b      	bne.n	8002c2e <xQueueGenericSend+0xc6>
	__asm volatile
 8002c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c1a:	f383 8811 	msr	BASEPRI, r3
 8002c1e:	f3bf 8f6f 	isb	sy
 8002c22:	f3bf 8f4f 	dsb	sy
 8002c26:	61fb      	str	r3, [r7, #28]
}
 8002c28:	bf00      	nop
 8002c2a:	bf00      	nop
 8002c2c:	e7fd      	b.n	8002c2a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c2e:	f001 feeb 	bl	8004a08 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3a:	429a      	cmp	r2, r3
 8002c3c:	d302      	bcc.n	8002c44 <xQueueGenericSend+0xdc>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d129      	bne.n	8002c98 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	68b9      	ldr	r1, [r7, #8]
 8002c48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002c4a:	f000 fa0f 	bl	800306c <prvCopyDataToQueue>
 8002c4e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d010      	beq.n	8002c7a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5a:	3324      	adds	r3, #36	@ 0x24
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f000 ffa7 	bl	8003bb0 <xTaskRemoveFromEventList>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d013      	beq.n	8002c90 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002c68:	4b3f      	ldr	r3, [pc, #252]	@ (8002d68 <xQueueGenericSend+0x200>)
 8002c6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	f3bf 8f4f 	dsb	sy
 8002c74:	f3bf 8f6f 	isb	sy
 8002c78:	e00a      	b.n	8002c90 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d007      	beq.n	8002c90 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002c80:	4b39      	ldr	r3, [pc, #228]	@ (8002d68 <xQueueGenericSend+0x200>)
 8002c82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	f3bf 8f4f 	dsb	sy
 8002c8c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002c90:	f001 feec 	bl	8004a6c <vPortExitCritical>
				return pdPASS;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e063      	b.n	8002d60 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d103      	bne.n	8002ca6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002c9e:	f001 fee5 	bl	8004a6c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	e05c      	b.n	8002d60 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d106      	bne.n	8002cba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002cac:	f107 0314 	add.w	r3, r7, #20
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 ffe1 	bl	8003c78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002cba:	f001 fed7 	bl	8004a6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002cbe:	f000 fd51 	bl	8003764 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002cc2:	f001 fea1 	bl	8004a08 <vPortEnterCritical>
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ccc:	b25b      	sxtb	r3, r3
 8002cce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cd2:	d103      	bne.n	8002cdc <xQueueGenericSend+0x174>
 8002cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cde:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ce2:	b25b      	sxtb	r3, r3
 8002ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ce8:	d103      	bne.n	8002cf2 <xQueueGenericSend+0x18a>
 8002cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002cf2:	f001 febb 	bl	8004a6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002cf6:	1d3a      	adds	r2, r7, #4
 8002cf8:	f107 0314 	add.w	r3, r7, #20
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 ffd0 	bl	8003ca4 <xTaskCheckForTimeOut>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d124      	bne.n	8002d54 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002d0a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d0c:	f000 faa6 	bl	800325c <prvIsQueueFull>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d018      	beq.n	8002d48 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d18:	3310      	adds	r3, #16
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	4611      	mov	r1, r2
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fef4 	bl	8003b0c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002d24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d26:	f000 fa31 	bl	800318c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002d2a:	f000 fd29 	bl	8003780 <xTaskResumeAll>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f47f af7c 	bne.w	8002c2e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002d36:	4b0c      	ldr	r3, [pc, #48]	@ (8002d68 <xQueueGenericSend+0x200>)
 8002d38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	f3bf 8f4f 	dsb	sy
 8002d42:	f3bf 8f6f 	isb	sy
 8002d46:	e772      	b.n	8002c2e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002d48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d4a:	f000 fa1f 	bl	800318c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d4e:	f000 fd17 	bl	8003780 <xTaskResumeAll>
 8002d52:	e76c      	b.n	8002c2e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002d54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d56:	f000 fa19 	bl	800318c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d5a:	f000 fd11 	bl	8003780 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002d5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3738      	adds	r7, #56	@ 0x38
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	e000ed04 	.word	0xe000ed04

08002d6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b090      	sub	sp, #64	@ 0x40
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
 8002d78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10b      	bne.n	8002d9c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d88:	f383 8811 	msr	BASEPRI, r3
 8002d8c:	f3bf 8f6f 	isb	sy
 8002d90:	f3bf 8f4f 	dsb	sy
 8002d94:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	e7fd      	b.n	8002d98 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d103      	bne.n	8002daa <xQueueGenericSendFromISR+0x3e>
 8002da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d101      	bne.n	8002dae <xQueueGenericSendFromISR+0x42>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <xQueueGenericSendFromISR+0x44>
 8002dae:	2300      	movs	r3, #0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10b      	bne.n	8002dcc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db8:	f383 8811 	msr	BASEPRI, r3
 8002dbc:	f3bf 8f6f 	isb	sy
 8002dc0:	f3bf 8f4f 	dsb	sy
 8002dc4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002dc6:	bf00      	nop
 8002dc8:	bf00      	nop
 8002dca:	e7fd      	b.n	8002dc8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d103      	bne.n	8002dda <xQueueGenericSendFromISR+0x6e>
 8002dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <xQueueGenericSendFromISR+0x72>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e000      	b.n	8002de0 <xQueueGenericSendFromISR+0x74>
 8002dde:	2300      	movs	r3, #0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10b      	bne.n	8002dfc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002de8:	f383 8811 	msr	BASEPRI, r3
 8002dec:	f3bf 8f6f 	isb	sy
 8002df0:	f3bf 8f4f 	dsb	sy
 8002df4:	623b      	str	r3, [r7, #32]
}
 8002df6:	bf00      	nop
 8002df8:	bf00      	nop
 8002dfa:	e7fd      	b.n	8002df8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002dfc:	f001 fee4 	bl	8004bc8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002e00:	f3ef 8211 	mrs	r2, BASEPRI
 8002e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e08:	f383 8811 	msr	BASEPRI, r3
 8002e0c:	f3bf 8f6f 	isb	sy
 8002e10:	f3bf 8f4f 	dsb	sy
 8002e14:	61fa      	str	r2, [r7, #28]
 8002e16:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002e18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002e1a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e1e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d302      	bcc.n	8002e2e <xQueueGenericSendFromISR+0xc2>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d12f      	bne.n	8002e8e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e30:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002e3e:	683a      	ldr	r2, [r7, #0]
 8002e40:	68b9      	ldr	r1, [r7, #8]
 8002e42:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002e44:	f000 f912 	bl	800306c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002e48:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002e4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e50:	d112      	bne.n	8002e78 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d016      	beq.n	8002e88 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e5c:	3324      	adds	r3, #36	@ 0x24
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 fea6 	bl	8003bb0 <xTaskRemoveFromEventList>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00e      	beq.n	8002e88 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00b      	beq.n	8002e88 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	e007      	b.n	8002e88 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002e78:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	b25a      	sxtb	r2, r3
 8002e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002e8c:	e001      	b.n	8002e92 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e94:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002e9c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3740      	adds	r7, #64	@ 0x40
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b08c      	sub	sp, #48	@ 0x30
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10b      	bne.n	8002eda <xQueueReceive+0x32>
	__asm volatile
 8002ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ec6:	f383 8811 	msr	BASEPRI, r3
 8002eca:	f3bf 8f6f 	isb	sy
 8002ece:	f3bf 8f4f 	dsb	sy
 8002ed2:	623b      	str	r3, [r7, #32]
}
 8002ed4:	bf00      	nop
 8002ed6:	bf00      	nop
 8002ed8:	e7fd      	b.n	8002ed6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d103      	bne.n	8002ee8 <xQueueReceive+0x40>
 8002ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <xQueueReceive+0x44>
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e000      	b.n	8002eee <xQueueReceive+0x46>
 8002eec:	2300      	movs	r3, #0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10b      	bne.n	8002f0a <xQueueReceive+0x62>
	__asm volatile
 8002ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ef6:	f383 8811 	msr	BASEPRI, r3
 8002efa:	f3bf 8f6f 	isb	sy
 8002efe:	f3bf 8f4f 	dsb	sy
 8002f02:	61fb      	str	r3, [r7, #28]
}
 8002f04:	bf00      	nop
 8002f06:	bf00      	nop
 8002f08:	e7fd      	b.n	8002f06 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f0a:	f001 f811 	bl	8003f30 <xTaskGetSchedulerState>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d102      	bne.n	8002f1a <xQueueReceive+0x72>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <xQueueReceive+0x76>
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e000      	b.n	8002f20 <xQueueReceive+0x78>
 8002f1e:	2300      	movs	r3, #0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d10b      	bne.n	8002f3c <xQueueReceive+0x94>
	__asm volatile
 8002f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f28:	f383 8811 	msr	BASEPRI, r3
 8002f2c:	f3bf 8f6f 	isb	sy
 8002f30:	f3bf 8f4f 	dsb	sy
 8002f34:	61bb      	str	r3, [r7, #24]
}
 8002f36:	bf00      	nop
 8002f38:	bf00      	nop
 8002f3a:	e7fd      	b.n	8002f38 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f3c:	f001 fd64 	bl	8004a08 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f44:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d01f      	beq.n	8002f8c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002f4c:	68b9      	ldr	r1, [r7, #8]
 8002f4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f50:	f000 f8f6 	bl	8003140 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	1e5a      	subs	r2, r3, #1
 8002f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d00f      	beq.n	8002f84 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f66:	3310      	adds	r3, #16
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f000 fe21 	bl	8003bb0 <xTaskRemoveFromEventList>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d007      	beq.n	8002f84 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002f74:	4b3c      	ldr	r3, [pc, #240]	@ (8003068 <xQueueReceive+0x1c0>)
 8002f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	f3bf 8f4f 	dsb	sy
 8002f80:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002f84:	f001 fd72 	bl	8004a6c <vPortExitCritical>
				return pdPASS;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e069      	b.n	8003060 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d103      	bne.n	8002f9a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f92:	f001 fd6b 	bl	8004a6c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002f96:	2300      	movs	r3, #0
 8002f98:	e062      	b.n	8003060 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d106      	bne.n	8002fae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002fa0:	f107 0310 	add.w	r3, r7, #16
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f000 fe67 	bl	8003c78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002faa:	2301      	movs	r3, #1
 8002fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002fae:	f001 fd5d 	bl	8004a6c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002fb2:	f000 fbd7 	bl	8003764 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002fb6:	f001 fd27 	bl	8004a08 <vPortEnterCritical>
 8002fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002fc0:	b25b      	sxtb	r3, r3
 8002fc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fc6:	d103      	bne.n	8002fd0 <xQueueReceive+0x128>
 8002fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002fd6:	b25b      	sxtb	r3, r3
 8002fd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fdc:	d103      	bne.n	8002fe6 <xQueueReceive+0x13e>
 8002fde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002fe6:	f001 fd41 	bl	8004a6c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fea:	1d3a      	adds	r2, r7, #4
 8002fec:	f107 0310 	add.w	r3, r7, #16
 8002ff0:	4611      	mov	r1, r2
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 fe56 	bl	8003ca4 <xTaskCheckForTimeOut>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d123      	bne.n	8003046 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ffe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003000:	f000 f916 	bl	8003230 <prvIsQueueEmpty>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d017      	beq.n	800303a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800300a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300c:	3324      	adds	r3, #36	@ 0x24
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	4611      	mov	r1, r2
 8003012:	4618      	mov	r0, r3
 8003014:	f000 fd7a 	bl	8003b0c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003018:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800301a:	f000 f8b7 	bl	800318c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800301e:	f000 fbaf 	bl	8003780 <xTaskResumeAll>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d189      	bne.n	8002f3c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003028:	4b0f      	ldr	r3, [pc, #60]	@ (8003068 <xQueueReceive+0x1c0>)
 800302a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	f3bf 8f4f 	dsb	sy
 8003034:	f3bf 8f6f 	isb	sy
 8003038:	e780      	b.n	8002f3c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800303a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800303c:	f000 f8a6 	bl	800318c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003040:	f000 fb9e 	bl	8003780 <xTaskResumeAll>
 8003044:	e77a      	b.n	8002f3c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003046:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003048:	f000 f8a0 	bl	800318c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800304c:	f000 fb98 	bl	8003780 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003050:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003052:	f000 f8ed 	bl	8003230 <prvIsQueueEmpty>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	f43f af6f 	beq.w	8002f3c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800305e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003060:	4618      	mov	r0, r3
 8003062:	3730      	adds	r7, #48	@ 0x30
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	e000ed04 	.word	0xe000ed04

0800306c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003078:	2300      	movs	r3, #0
 800307a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003080:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10d      	bne.n	80030a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d14d      	bne.n	800312e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	4618      	mov	r0, r3
 8003098:	f000 ff68 	bl	8003f6c <xTaskPriorityDisinherit>
 800309c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2200      	movs	r2, #0
 80030a2:	609a      	str	r2, [r3, #8]
 80030a4:	e043      	b.n	800312e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d119      	bne.n	80030e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6858      	ldr	r0, [r3, #4]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030b4:	461a      	mov	r2, r3
 80030b6:	68b9      	ldr	r1, [r7, #8]
 80030b8:	f001 ffe2 	bl	8005080 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	685a      	ldr	r2, [r3, #4]
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c4:	441a      	add	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d32b      	bcc.n	800312e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	605a      	str	r2, [r3, #4]
 80030de:	e026      	b.n	800312e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	68d8      	ldr	r0, [r3, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e8:	461a      	mov	r2, r3
 80030ea:	68b9      	ldr	r1, [r7, #8]
 80030ec:	f001 ffc8 	bl	8005080 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	68da      	ldr	r2, [r3, #12]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f8:	425b      	negs	r3, r3
 80030fa:	441a      	add	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	68da      	ldr	r2, [r3, #12]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	429a      	cmp	r2, r3
 800310a:	d207      	bcs.n	800311c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003114:	425b      	negs	r3, r3
 8003116:	441a      	add	r2, r3
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b02      	cmp	r3, #2
 8003120:	d105      	bne.n	800312e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d002      	beq.n	800312e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	3b01      	subs	r3, #1
 800312c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1c5a      	adds	r2, r3, #1
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003136:	697b      	ldr	r3, [r7, #20]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3718      	adds	r7, #24
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314e:	2b00      	cmp	r3, #0
 8003150:	d018      	beq.n	8003184 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	68da      	ldr	r2, [r3, #12]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315a:	441a      	add	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	68da      	ldr	r2, [r3, #12]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	429a      	cmp	r2, r3
 800316a:	d303      	bcc.n	8003174 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	68d9      	ldr	r1, [r3, #12]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317c:	461a      	mov	r2, r3
 800317e:	6838      	ldr	r0, [r7, #0]
 8003180:	f001 ff7e 	bl	8005080 <memcpy>
	}
}
 8003184:	bf00      	nop
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003194:	f001 fc38 	bl	8004a08 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800319e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80031a0:	e011      	b.n	80031c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d012      	beq.n	80031d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	3324      	adds	r3, #36	@ 0x24
 80031ae:	4618      	mov	r0, r3
 80031b0:	f000 fcfe 	bl	8003bb0 <xTaskRemoveFromEventList>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80031ba:	f000 fdd7 	bl	8003d6c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80031be:	7bfb      	ldrb	r3, [r7, #15]
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80031c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	dce9      	bgt.n	80031a2 <prvUnlockQueue+0x16>
 80031ce:	e000      	b.n	80031d2 <prvUnlockQueue+0x46>
					break;
 80031d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	22ff      	movs	r2, #255	@ 0xff
 80031d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80031da:	f001 fc47 	bl	8004a6c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80031de:	f001 fc13 	bl	8004a08 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80031ea:	e011      	b.n	8003210 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d012      	beq.n	800321a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3310      	adds	r3, #16
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 fcd9 	bl	8003bb0 <xTaskRemoveFromEventList>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003204:	f000 fdb2 	bl	8003d6c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003208:	7bbb      	ldrb	r3, [r7, #14]
 800320a:	3b01      	subs	r3, #1
 800320c:	b2db      	uxtb	r3, r3
 800320e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003210:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003214:	2b00      	cmp	r3, #0
 8003216:	dce9      	bgt.n	80031ec <prvUnlockQueue+0x60>
 8003218:	e000      	b.n	800321c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800321a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	22ff      	movs	r2, #255	@ 0xff
 8003220:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003224:	f001 fc22 	bl	8004a6c <vPortExitCritical>
}
 8003228:	bf00      	nop
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003238:	f001 fbe6 	bl	8004a08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003240:	2b00      	cmp	r3, #0
 8003242:	d102      	bne.n	800324a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003244:	2301      	movs	r3, #1
 8003246:	60fb      	str	r3, [r7, #12]
 8003248:	e001      	b.n	800324e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800324a:	2300      	movs	r3, #0
 800324c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800324e:	f001 fc0d 	bl	8004a6c <vPortExitCritical>

	return xReturn;
 8003252:	68fb      	ldr	r3, [r7, #12]
}
 8003254:	4618      	mov	r0, r3
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003264:	f001 fbd0 	bl	8004a08 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003270:	429a      	cmp	r2, r3
 8003272:	d102      	bne.n	800327a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003274:	2301      	movs	r3, #1
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	e001      	b.n	800327e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800327e:	f001 fbf5 	bl	8004a6c <vPortExitCritical>

	return xReturn;
 8003282:	68fb      	ldr	r3, [r7, #12]
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003296:	2300      	movs	r3, #0
 8003298:	60fb      	str	r3, [r7, #12]
 800329a:	e014      	b.n	80032c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800329c:	4a0f      	ldr	r2, [pc, #60]	@ (80032dc <vQueueAddToRegistry+0x50>)
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d10b      	bne.n	80032c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80032a8:	490c      	ldr	r1, [pc, #48]	@ (80032dc <vQueueAddToRegistry+0x50>)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80032b2:	4a0a      	ldr	r2, [pc, #40]	@ (80032dc <vQueueAddToRegistry+0x50>)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	4413      	add	r3, r2
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80032be:	e006      	b.n	80032ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3301      	adds	r3, #1
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2b07      	cmp	r3, #7
 80032ca:	d9e7      	bls.n	800329c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80032cc:	bf00      	nop
 80032ce:	bf00      	nop
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	20000788 	.word	0x20000788

080032e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b086      	sub	sp, #24
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80032f0:	f001 fb8a 	bl	8004a08 <vPortEnterCritical>
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032fa:	b25b      	sxtb	r3, r3
 80032fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003300:	d103      	bne.n	800330a <vQueueWaitForMessageRestricted+0x2a>
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003310:	b25b      	sxtb	r3, r3
 8003312:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003316:	d103      	bne.n	8003320 <vQueueWaitForMessageRestricted+0x40>
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003320:	f001 fba4 	bl	8004a6c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003328:	2b00      	cmp	r3, #0
 800332a:	d106      	bne.n	800333a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	3324      	adds	r3, #36	@ 0x24
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	68b9      	ldr	r1, [r7, #8]
 8003334:	4618      	mov	r0, r3
 8003336:	f000 fc0f 	bl	8003b58 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800333a:	6978      	ldr	r0, [r7, #20]
 800333c:	f7ff ff26 	bl	800318c <prvUnlockQueue>
	}
 8003340:	bf00      	nop
 8003342:	3718      	adds	r7, #24
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08e      	sub	sp, #56	@ 0x38
 800334c:	af04      	add	r7, sp, #16
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
 8003354:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10b      	bne.n	8003374 <xTaskCreateStatic+0x2c>
	__asm volatile
 800335c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003360:	f383 8811 	msr	BASEPRI, r3
 8003364:	f3bf 8f6f 	isb	sy
 8003368:	f3bf 8f4f 	dsb	sy
 800336c:	623b      	str	r3, [r7, #32]
}
 800336e:	bf00      	nop
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10b      	bne.n	8003392 <xTaskCreateStatic+0x4a>
	__asm volatile
 800337a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800337e:	f383 8811 	msr	BASEPRI, r3
 8003382:	f3bf 8f6f 	isb	sy
 8003386:	f3bf 8f4f 	dsb	sy
 800338a:	61fb      	str	r3, [r7, #28]
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	e7fd      	b.n	800338e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003392:	235c      	movs	r3, #92	@ 0x5c
 8003394:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	2b5c      	cmp	r3, #92	@ 0x5c
 800339a:	d00b      	beq.n	80033b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800339c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a0:	f383 8811 	msr	BASEPRI, r3
 80033a4:	f3bf 8f6f 	isb	sy
 80033a8:	f3bf 8f4f 	dsb	sy
 80033ac:	61bb      	str	r3, [r7, #24]
}
 80033ae:	bf00      	nop
 80033b0:	bf00      	nop
 80033b2:	e7fd      	b.n	80033b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80033b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80033b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d01e      	beq.n	80033fa <xTaskCreateStatic+0xb2>
 80033bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d01b      	beq.n	80033fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80033c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80033c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80033cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ce:	2202      	movs	r2, #2
 80033d0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80033d4:	2300      	movs	r3, #0
 80033d6:	9303      	str	r3, [sp, #12]
 80033d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033da:	9302      	str	r3, [sp, #8]
 80033dc:	f107 0314 	add.w	r3, r7, #20
 80033e0:	9301      	str	r3, [sp, #4]
 80033e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	68b9      	ldr	r1, [r7, #8]
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 f850 	bl	8003492 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80033f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80033f4:	f000 f8de 	bl	80035b4 <prvAddNewTaskToReadyList>
 80033f8:	e001      	b.n	80033fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80033fe:	697b      	ldr	r3, [r7, #20]
	}
 8003400:	4618      	mov	r0, r3
 8003402:	3728      	adds	r7, #40	@ 0x28
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003408:	b580      	push	{r7, lr}
 800340a:	b08c      	sub	sp, #48	@ 0x30
 800340c:	af04      	add	r7, sp, #16
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	4613      	mov	r3, r2
 8003416:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003418:	88fb      	ldrh	r3, [r7, #6]
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4618      	mov	r0, r3
 800341e:	f001 fc15 	bl	8004c4c <pvPortMalloc>
 8003422:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00e      	beq.n	8003448 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800342a:	205c      	movs	r0, #92	@ 0x5c
 800342c:	f001 fc0e 	bl	8004c4c <pvPortMalloc>
 8003430:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	631a      	str	r2, [r3, #48]	@ 0x30
 800343e:	e005      	b.n	800344c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003440:	6978      	ldr	r0, [r7, #20]
 8003442:	f001 fcd1 	bl	8004de8 <vPortFree>
 8003446:	e001      	b.n	800344c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003448:	2300      	movs	r3, #0
 800344a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d017      	beq.n	8003482 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800345a:	88fa      	ldrh	r2, [r7, #6]
 800345c:	2300      	movs	r3, #0
 800345e:	9303      	str	r3, [sp, #12]
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	9302      	str	r3, [sp, #8]
 8003464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003466:	9301      	str	r3, [sp, #4]
 8003468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	68b9      	ldr	r1, [r7, #8]
 8003470:	68f8      	ldr	r0, [r7, #12]
 8003472:	f000 f80e 	bl	8003492 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003476:	69f8      	ldr	r0, [r7, #28]
 8003478:	f000 f89c 	bl	80035b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800347c:	2301      	movs	r3, #1
 800347e:	61bb      	str	r3, [r7, #24]
 8003480:	e002      	b.n	8003488 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003482:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003486:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003488:	69bb      	ldr	r3, [r7, #24]
	}
 800348a:	4618      	mov	r0, r3
 800348c:	3720      	adds	r7, #32
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b088      	sub	sp, #32
 8003496:	af00      	add	r7, sp, #0
 8003498:	60f8      	str	r0, [r7, #12]
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	607a      	str	r2, [r7, #4]
 800349e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80034a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	461a      	mov	r2, r3
 80034aa:	21a5      	movs	r1, #165	@ 0xa5
 80034ac:	f001 fdbc 	bl	8005028 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80034b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80034ba:	3b01      	subs	r3, #1
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4413      	add	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	f023 0307 	bic.w	r3, r3, #7
 80034c8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00b      	beq.n	80034ec <prvInitialiseNewTask+0x5a>
	__asm volatile
 80034d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034d8:	f383 8811 	msr	BASEPRI, r3
 80034dc:	f3bf 8f6f 	isb	sy
 80034e0:	f3bf 8f4f 	dsb	sy
 80034e4:	617b      	str	r3, [r7, #20]
}
 80034e6:	bf00      	nop
 80034e8:	bf00      	nop
 80034ea:	e7fd      	b.n	80034e8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d01f      	beq.n	8003532 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80034f2:	2300      	movs	r3, #0
 80034f4:	61fb      	str	r3, [r7, #28]
 80034f6:	e012      	b.n	800351e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80034f8:	68ba      	ldr	r2, [r7, #8]
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	4413      	add	r3, r2
 80034fe:	7819      	ldrb	r1, [r3, #0]
 8003500:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	4413      	add	r3, r2
 8003506:	3334      	adds	r3, #52	@ 0x34
 8003508:	460a      	mov	r2, r1
 800350a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	4413      	add	r3, r2
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d006      	beq.n	8003526 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	3301      	adds	r3, #1
 800351c:	61fb      	str	r3, [r7, #28]
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	2b0f      	cmp	r3, #15
 8003522:	d9e9      	bls.n	80034f8 <prvInitialiseNewTask+0x66>
 8003524:	e000      	b.n	8003528 <prvInitialiseNewTask+0x96>
			{
				break;
 8003526:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003530:	e003      	b.n	800353a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800353a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800353c:	2b37      	cmp	r3, #55	@ 0x37
 800353e:	d901      	bls.n	8003544 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003540:	2337      	movs	r3, #55	@ 0x37
 8003542:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003546:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003548:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800354a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800354c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800354e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003552:	2200      	movs	r2, #0
 8003554:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003558:	3304      	adds	r3, #4
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff f966 	bl	800282c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003562:	3318      	adds	r3, #24
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff f961 	bl	800282c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800356a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800356e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003572:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003576:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003578:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800357a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800357c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800357e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003582:	2200      	movs	r2, #0
 8003584:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800358e:	683a      	ldr	r2, [r7, #0]
 8003590:	68f9      	ldr	r1, [r7, #12]
 8003592:	69b8      	ldr	r0, [r7, #24]
 8003594:	f001 f908 	bl	80047a8 <pxPortInitialiseStack>
 8003598:	4602      	mov	r2, r0
 800359a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800359c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800359e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d002      	beq.n	80035aa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80035a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035aa:	bf00      	nop
 80035ac:	3720      	adds	r7, #32
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
	...

080035b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80035bc:	f001 fa24 	bl	8004a08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80035c0:	4b2d      	ldr	r3, [pc, #180]	@ (8003678 <prvAddNewTaskToReadyList+0xc4>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	3301      	adds	r3, #1
 80035c6:	4a2c      	ldr	r2, [pc, #176]	@ (8003678 <prvAddNewTaskToReadyList+0xc4>)
 80035c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80035ca:	4b2c      	ldr	r3, [pc, #176]	@ (800367c <prvAddNewTaskToReadyList+0xc8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d109      	bne.n	80035e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80035d2:	4a2a      	ldr	r2, [pc, #168]	@ (800367c <prvAddNewTaskToReadyList+0xc8>)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80035d8:	4b27      	ldr	r3, [pc, #156]	@ (8003678 <prvAddNewTaskToReadyList+0xc4>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d110      	bne.n	8003602 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80035e0:	f000 fbe8 	bl	8003db4 <prvInitialiseTaskLists>
 80035e4:	e00d      	b.n	8003602 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80035e6:	4b26      	ldr	r3, [pc, #152]	@ (8003680 <prvAddNewTaskToReadyList+0xcc>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80035ee:	4b23      	ldr	r3, [pc, #140]	@ (800367c <prvAddNewTaskToReadyList+0xc8>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d802      	bhi.n	8003602 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80035fc:	4a1f      	ldr	r2, [pc, #124]	@ (800367c <prvAddNewTaskToReadyList+0xc8>)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003602:	4b20      	ldr	r3, [pc, #128]	@ (8003684 <prvAddNewTaskToReadyList+0xd0>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	3301      	adds	r3, #1
 8003608:	4a1e      	ldr	r2, [pc, #120]	@ (8003684 <prvAddNewTaskToReadyList+0xd0>)
 800360a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800360c:	4b1d      	ldr	r3, [pc, #116]	@ (8003684 <prvAddNewTaskToReadyList+0xd0>)
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003618:	4b1b      	ldr	r3, [pc, #108]	@ (8003688 <prvAddNewTaskToReadyList+0xd4>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	429a      	cmp	r2, r3
 800361e:	d903      	bls.n	8003628 <prvAddNewTaskToReadyList+0x74>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003624:	4a18      	ldr	r2, [pc, #96]	@ (8003688 <prvAddNewTaskToReadyList+0xd4>)
 8003626:	6013      	str	r3, [r2, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800362c:	4613      	mov	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4413      	add	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4a15      	ldr	r2, [pc, #84]	@ (800368c <prvAddNewTaskToReadyList+0xd8>)
 8003636:	441a      	add	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	3304      	adds	r3, #4
 800363c:	4619      	mov	r1, r3
 800363e:	4610      	mov	r0, r2
 8003640:	f7ff f901 	bl	8002846 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003644:	f001 fa12 	bl	8004a6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003648:	4b0d      	ldr	r3, [pc, #52]	@ (8003680 <prvAddNewTaskToReadyList+0xcc>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00e      	beq.n	800366e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003650:	4b0a      	ldr	r3, [pc, #40]	@ (800367c <prvAddNewTaskToReadyList+0xc8>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365a:	429a      	cmp	r2, r3
 800365c:	d207      	bcs.n	800366e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800365e:	4b0c      	ldr	r3, [pc, #48]	@ (8003690 <prvAddNewTaskToReadyList+0xdc>)
 8003660:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	f3bf 8f4f 	dsb	sy
 800366a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800366e:	bf00      	nop
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	20000c9c 	.word	0x20000c9c
 800367c:	200007c8 	.word	0x200007c8
 8003680:	20000ca8 	.word	0x20000ca8
 8003684:	20000cb8 	.word	0x20000cb8
 8003688:	20000ca4 	.word	0x20000ca4
 800368c:	200007cc 	.word	0x200007cc
 8003690:	e000ed04 	.word	0xe000ed04

08003694 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b08a      	sub	sp, #40	@ 0x28
 8003698:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800369a:	2300      	movs	r3, #0
 800369c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800369e:	2300      	movs	r3, #0
 80036a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80036a2:	463a      	mov	r2, r7
 80036a4:	1d39      	adds	r1, r7, #4
 80036a6:	f107 0308 	add.w	r3, r7, #8
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff f86a 	bl	8002784 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80036b0:	6839      	ldr	r1, [r7, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	9202      	str	r2, [sp, #8]
 80036b8:	9301      	str	r3, [sp, #4]
 80036ba:	2300      	movs	r3, #0
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	2300      	movs	r3, #0
 80036c0:	460a      	mov	r2, r1
 80036c2:	4922      	ldr	r1, [pc, #136]	@ (800374c <vTaskStartScheduler+0xb8>)
 80036c4:	4822      	ldr	r0, [pc, #136]	@ (8003750 <vTaskStartScheduler+0xbc>)
 80036c6:	f7ff fe3f 	bl	8003348 <xTaskCreateStatic>
 80036ca:	4603      	mov	r3, r0
 80036cc:	4a21      	ldr	r2, [pc, #132]	@ (8003754 <vTaskStartScheduler+0xc0>)
 80036ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80036d0:	4b20      	ldr	r3, [pc, #128]	@ (8003754 <vTaskStartScheduler+0xc0>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d002      	beq.n	80036de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80036d8:	2301      	movs	r3, #1
 80036da:	617b      	str	r3, [r7, #20]
 80036dc:	e001      	b.n	80036e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d102      	bne.n	80036ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80036e8:	f000 fd04 	bl	80040f4 <xTimerCreateTimerTask>
 80036ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d116      	bne.n	8003722 <vTaskStartScheduler+0x8e>
	__asm volatile
 80036f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f8:	f383 8811 	msr	BASEPRI, r3
 80036fc:	f3bf 8f6f 	isb	sy
 8003700:	f3bf 8f4f 	dsb	sy
 8003704:	613b      	str	r3, [r7, #16]
}
 8003706:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003708:	4b13      	ldr	r3, [pc, #76]	@ (8003758 <vTaskStartScheduler+0xc4>)
 800370a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800370e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003710:	4b12      	ldr	r3, [pc, #72]	@ (800375c <vTaskStartScheduler+0xc8>)
 8003712:	2201      	movs	r2, #1
 8003714:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003716:	4b12      	ldr	r3, [pc, #72]	@ (8003760 <vTaskStartScheduler+0xcc>)
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800371c:	f001 f8d0 	bl	80048c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003720:	e00f      	b.n	8003742 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003728:	d10b      	bne.n	8003742 <vTaskStartScheduler+0xae>
	__asm volatile
 800372a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800372e:	f383 8811 	msr	BASEPRI, r3
 8003732:	f3bf 8f6f 	isb	sy
 8003736:	f3bf 8f4f 	dsb	sy
 800373a:	60fb      	str	r3, [r7, #12]
}
 800373c:	bf00      	nop
 800373e:	bf00      	nop
 8003740:	e7fd      	b.n	800373e <vTaskStartScheduler+0xaa>
}
 8003742:	bf00      	nop
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	0800510c 	.word	0x0800510c
 8003750:	08003d85 	.word	0x08003d85
 8003754:	20000cc0 	.word	0x20000cc0
 8003758:	20000cbc 	.word	0x20000cbc
 800375c:	20000ca8 	.word	0x20000ca8
 8003760:	20000ca0 	.word	0x20000ca0

08003764 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003768:	4b04      	ldr	r3, [pc, #16]	@ (800377c <vTaskSuspendAll+0x18>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	3301      	adds	r3, #1
 800376e:	4a03      	ldr	r2, [pc, #12]	@ (800377c <vTaskSuspendAll+0x18>)
 8003770:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003772:	bf00      	nop
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	20000cc4 	.word	0x20000cc4

08003780 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003786:	2300      	movs	r3, #0
 8003788:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800378a:	2300      	movs	r3, #0
 800378c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800378e:	4b42      	ldr	r3, [pc, #264]	@ (8003898 <xTaskResumeAll+0x118>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d10b      	bne.n	80037ae <xTaskResumeAll+0x2e>
	__asm volatile
 8003796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800379a:	f383 8811 	msr	BASEPRI, r3
 800379e:	f3bf 8f6f 	isb	sy
 80037a2:	f3bf 8f4f 	dsb	sy
 80037a6:	603b      	str	r3, [r7, #0]
}
 80037a8:	bf00      	nop
 80037aa:	bf00      	nop
 80037ac:	e7fd      	b.n	80037aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80037ae:	f001 f92b 	bl	8004a08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80037b2:	4b39      	ldr	r3, [pc, #228]	@ (8003898 <xTaskResumeAll+0x118>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	4a37      	ldr	r2, [pc, #220]	@ (8003898 <xTaskResumeAll+0x118>)
 80037ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037bc:	4b36      	ldr	r3, [pc, #216]	@ (8003898 <xTaskResumeAll+0x118>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d162      	bne.n	800388a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80037c4:	4b35      	ldr	r3, [pc, #212]	@ (800389c <xTaskResumeAll+0x11c>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d05e      	beq.n	800388a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037cc:	e02f      	b.n	800382e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037ce:	4b34      	ldr	r3, [pc, #208]	@ (80038a0 <xTaskResumeAll+0x120>)
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	3318      	adds	r3, #24
 80037da:	4618      	mov	r0, r3
 80037dc:	f7ff f890 	bl	8002900 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	3304      	adds	r3, #4
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7ff f88b 	bl	8002900 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037ee:	4b2d      	ldr	r3, [pc, #180]	@ (80038a4 <xTaskResumeAll+0x124>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d903      	bls.n	80037fe <xTaskResumeAll+0x7e>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fa:	4a2a      	ldr	r2, [pc, #168]	@ (80038a4 <xTaskResumeAll+0x124>)
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003802:	4613      	mov	r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	4413      	add	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4a27      	ldr	r2, [pc, #156]	@ (80038a8 <xTaskResumeAll+0x128>)
 800380c:	441a      	add	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	3304      	adds	r3, #4
 8003812:	4619      	mov	r1, r3
 8003814:	4610      	mov	r0, r2
 8003816:	f7ff f816 	bl	8002846 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800381e:	4b23      	ldr	r3, [pc, #140]	@ (80038ac <xTaskResumeAll+0x12c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003824:	429a      	cmp	r2, r3
 8003826:	d302      	bcc.n	800382e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003828:	4b21      	ldr	r3, [pc, #132]	@ (80038b0 <xTaskResumeAll+0x130>)
 800382a:	2201      	movs	r2, #1
 800382c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800382e:	4b1c      	ldr	r3, [pc, #112]	@ (80038a0 <xTaskResumeAll+0x120>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1cb      	bne.n	80037ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800383c:	f000 fb58 	bl	8003ef0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003840:	4b1c      	ldr	r3, [pc, #112]	@ (80038b4 <xTaskResumeAll+0x134>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d010      	beq.n	800386e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800384c:	f000 f846 	bl	80038dc <xTaskIncrementTick>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d002      	beq.n	800385c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003856:	4b16      	ldr	r3, [pc, #88]	@ (80038b0 <xTaskResumeAll+0x130>)
 8003858:	2201      	movs	r2, #1
 800385a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3b01      	subs	r3, #1
 8003860:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1f1      	bne.n	800384c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003868:	4b12      	ldr	r3, [pc, #72]	@ (80038b4 <xTaskResumeAll+0x134>)
 800386a:	2200      	movs	r2, #0
 800386c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800386e:	4b10      	ldr	r3, [pc, #64]	@ (80038b0 <xTaskResumeAll+0x130>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d009      	beq.n	800388a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003876:	2301      	movs	r3, #1
 8003878:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800387a:	4b0f      	ldr	r3, [pc, #60]	@ (80038b8 <xTaskResumeAll+0x138>)
 800387c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003880:	601a      	str	r2, [r3, #0]
 8003882:	f3bf 8f4f 	dsb	sy
 8003886:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800388a:	f001 f8ef 	bl	8004a6c <vPortExitCritical>

	return xAlreadyYielded;
 800388e:	68bb      	ldr	r3, [r7, #8]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	20000cc4 	.word	0x20000cc4
 800389c:	20000c9c 	.word	0x20000c9c
 80038a0:	20000c5c 	.word	0x20000c5c
 80038a4:	20000ca4 	.word	0x20000ca4
 80038a8:	200007cc 	.word	0x200007cc
 80038ac:	200007c8 	.word	0x200007c8
 80038b0:	20000cb0 	.word	0x20000cb0
 80038b4:	20000cac 	.word	0x20000cac
 80038b8:	e000ed04 	.word	0xe000ed04

080038bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80038c2:	4b05      	ldr	r3, [pc, #20]	@ (80038d8 <xTaskGetTickCount+0x1c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80038c8:	687b      	ldr	r3, [r7, #4]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	20000ca0 	.word	0x20000ca0

080038dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80038e2:	2300      	movs	r3, #0
 80038e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038e6:	4b4f      	ldr	r3, [pc, #316]	@ (8003a24 <xTaskIncrementTick+0x148>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f040 8090 	bne.w	8003a10 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80038f0:	4b4d      	ldr	r3, [pc, #308]	@ (8003a28 <xTaskIncrementTick+0x14c>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	3301      	adds	r3, #1
 80038f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038f8:	4a4b      	ldr	r2, [pc, #300]	@ (8003a28 <xTaskIncrementTick+0x14c>)
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d121      	bne.n	8003948 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003904:	4b49      	ldr	r3, [pc, #292]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00b      	beq.n	8003926 <xTaskIncrementTick+0x4a>
	__asm volatile
 800390e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003912:	f383 8811 	msr	BASEPRI, r3
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	f3bf 8f4f 	dsb	sy
 800391e:	603b      	str	r3, [r7, #0]
}
 8003920:	bf00      	nop
 8003922:	bf00      	nop
 8003924:	e7fd      	b.n	8003922 <xTaskIncrementTick+0x46>
 8003926:	4b41      	ldr	r3, [pc, #260]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	4b40      	ldr	r3, [pc, #256]	@ (8003a30 <xTaskIncrementTick+0x154>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a3e      	ldr	r2, [pc, #248]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003932:	6013      	str	r3, [r2, #0]
 8003934:	4a3e      	ldr	r2, [pc, #248]	@ (8003a30 <xTaskIncrementTick+0x154>)
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6013      	str	r3, [r2, #0]
 800393a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a34 <xTaskIncrementTick+0x158>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3301      	adds	r3, #1
 8003940:	4a3c      	ldr	r2, [pc, #240]	@ (8003a34 <xTaskIncrementTick+0x158>)
 8003942:	6013      	str	r3, [r2, #0]
 8003944:	f000 fad4 	bl	8003ef0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003948:	4b3b      	ldr	r3, [pc, #236]	@ (8003a38 <xTaskIncrementTick+0x15c>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	429a      	cmp	r2, r3
 8003950:	d349      	bcc.n	80039e6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003952:	4b36      	ldr	r3, [pc, #216]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d104      	bne.n	8003966 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800395c:	4b36      	ldr	r3, [pc, #216]	@ (8003a38 <xTaskIncrementTick+0x15c>)
 800395e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003962:	601a      	str	r2, [r3, #0]
					break;
 8003964:	e03f      	b.n	80039e6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003966:	4b31      	ldr	r3, [pc, #196]	@ (8003a2c <xTaskIncrementTick+0x150>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003976:	693a      	ldr	r2, [r7, #16]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	429a      	cmp	r2, r3
 800397c:	d203      	bcs.n	8003986 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800397e:	4a2e      	ldr	r2, [pc, #184]	@ (8003a38 <xTaskIncrementTick+0x15c>)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003984:	e02f      	b.n	80039e6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	3304      	adds	r3, #4
 800398a:	4618      	mov	r0, r3
 800398c:	f7fe ffb8 	bl	8002900 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003994:	2b00      	cmp	r3, #0
 8003996:	d004      	beq.n	80039a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	3318      	adds	r3, #24
 800399c:	4618      	mov	r0, r3
 800399e:	f7fe ffaf 	bl	8002900 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039a6:	4b25      	ldr	r3, [pc, #148]	@ (8003a3c <xTaskIncrementTick+0x160>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d903      	bls.n	80039b6 <xTaskIncrementTick+0xda>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b2:	4a22      	ldr	r2, [pc, #136]	@ (8003a3c <xTaskIncrementTick+0x160>)
 80039b4:	6013      	str	r3, [r2, #0]
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ba:	4613      	mov	r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	4413      	add	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003a40 <xTaskIncrementTick+0x164>)
 80039c4:	441a      	add	r2, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	3304      	adds	r3, #4
 80039ca:	4619      	mov	r1, r3
 80039cc:	4610      	mov	r0, r2
 80039ce:	f7fe ff3a 	bl	8002846 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a44 <xTaskIncrementTick+0x168>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039dc:	429a      	cmp	r2, r3
 80039de:	d3b8      	bcc.n	8003952 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80039e0:	2301      	movs	r3, #1
 80039e2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80039e4:	e7b5      	b.n	8003952 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80039e6:	4b17      	ldr	r3, [pc, #92]	@ (8003a44 <xTaskIncrementTick+0x168>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ec:	4914      	ldr	r1, [pc, #80]	@ (8003a40 <xTaskIncrementTick+0x164>)
 80039ee:	4613      	mov	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d901      	bls.n	8003a02 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80039fe:	2301      	movs	r3, #1
 8003a00:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003a02:	4b11      	ldr	r3, [pc, #68]	@ (8003a48 <xTaskIncrementTick+0x16c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d007      	beq.n	8003a1a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	617b      	str	r3, [r7, #20]
 8003a0e:	e004      	b.n	8003a1a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003a10:	4b0e      	ldr	r3, [pc, #56]	@ (8003a4c <xTaskIncrementTick+0x170>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	3301      	adds	r3, #1
 8003a16:	4a0d      	ldr	r2, [pc, #52]	@ (8003a4c <xTaskIncrementTick+0x170>)
 8003a18:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003a1a:	697b      	ldr	r3, [r7, #20]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3718      	adds	r7, #24
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	20000cc4 	.word	0x20000cc4
 8003a28:	20000ca0 	.word	0x20000ca0
 8003a2c:	20000c54 	.word	0x20000c54
 8003a30:	20000c58 	.word	0x20000c58
 8003a34:	20000cb4 	.word	0x20000cb4
 8003a38:	20000cbc 	.word	0x20000cbc
 8003a3c:	20000ca4 	.word	0x20000ca4
 8003a40:	200007cc 	.word	0x200007cc
 8003a44:	200007c8 	.word	0x200007c8
 8003a48:	20000cb0 	.word	0x20000cb0
 8003a4c:	20000cac 	.word	0x20000cac

08003a50 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003a50:	b480      	push	{r7}
 8003a52:	b085      	sub	sp, #20
 8003a54:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003a56:	4b28      	ldr	r3, [pc, #160]	@ (8003af8 <vTaskSwitchContext+0xa8>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a5e:	4b27      	ldr	r3, [pc, #156]	@ (8003afc <vTaskSwitchContext+0xac>)
 8003a60:	2201      	movs	r2, #1
 8003a62:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a64:	e042      	b.n	8003aec <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003a66:	4b25      	ldr	r3, [pc, #148]	@ (8003afc <vTaskSwitchContext+0xac>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a6c:	4b24      	ldr	r3, [pc, #144]	@ (8003b00 <vTaskSwitchContext+0xb0>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	e011      	b.n	8003a98 <vTaskSwitchContext+0x48>
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10b      	bne.n	8003a92 <vTaskSwitchContext+0x42>
	__asm volatile
 8003a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a7e:	f383 8811 	msr	BASEPRI, r3
 8003a82:	f3bf 8f6f 	isb	sy
 8003a86:	f3bf 8f4f 	dsb	sy
 8003a8a:	607b      	str	r3, [r7, #4]
}
 8003a8c:	bf00      	nop
 8003a8e:	bf00      	nop
 8003a90:	e7fd      	b.n	8003a8e <vTaskSwitchContext+0x3e>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	3b01      	subs	r3, #1
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	491a      	ldr	r1, [pc, #104]	@ (8003b04 <vTaskSwitchContext+0xb4>)
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d0e3      	beq.n	8003a74 <vTaskSwitchContext+0x24>
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	4413      	add	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	4a13      	ldr	r2, [pc, #76]	@ (8003b04 <vTaskSwitchContext+0xb4>)
 8003ab8:	4413      	add	r3, r2
 8003aba:	60bb      	str	r3, [r7, #8]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	605a      	str	r2, [r3, #4]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	3308      	adds	r3, #8
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d104      	bne.n	8003adc <vTaskSwitchContext+0x8c>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	605a      	str	r2, [r3, #4]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	4a09      	ldr	r2, [pc, #36]	@ (8003b08 <vTaskSwitchContext+0xb8>)
 8003ae4:	6013      	str	r3, [r2, #0]
 8003ae6:	4a06      	ldr	r2, [pc, #24]	@ (8003b00 <vTaskSwitchContext+0xb0>)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6013      	str	r3, [r2, #0]
}
 8003aec:	bf00      	nop
 8003aee:	3714      	adds	r7, #20
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	20000cc4 	.word	0x20000cc4
 8003afc:	20000cb0 	.word	0x20000cb0
 8003b00:	20000ca4 	.word	0x20000ca4
 8003b04:	200007cc 	.word	0x200007cc
 8003b08:	200007c8 	.word	0x200007c8

08003b0c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b084      	sub	sp, #16
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10b      	bne.n	8003b34 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b20:	f383 8811 	msr	BASEPRI, r3
 8003b24:	f3bf 8f6f 	isb	sy
 8003b28:	f3bf 8f4f 	dsb	sy
 8003b2c:	60fb      	str	r3, [r7, #12]
}
 8003b2e:	bf00      	nop
 8003b30:	bf00      	nop
 8003b32:	e7fd      	b.n	8003b30 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b34:	4b07      	ldr	r3, [pc, #28]	@ (8003b54 <vTaskPlaceOnEventList+0x48>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	3318      	adds	r3, #24
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f7fe fea6 	bl	800288e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003b42:	2101      	movs	r1, #1
 8003b44:	6838      	ldr	r0, [r7, #0]
 8003b46:	f000 fa81 	bl	800404c <prvAddCurrentTaskToDelayedList>
}
 8003b4a:	bf00      	nop
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	200007c8 	.word	0x200007c8

08003b58 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10b      	bne.n	8003b82 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b6e:	f383 8811 	msr	BASEPRI, r3
 8003b72:	f3bf 8f6f 	isb	sy
 8003b76:	f3bf 8f4f 	dsb	sy
 8003b7a:	617b      	str	r3, [r7, #20]
}
 8003b7c:	bf00      	nop
 8003b7e:	bf00      	nop
 8003b80:	e7fd      	b.n	8003b7e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b82:	4b0a      	ldr	r3, [pc, #40]	@ (8003bac <vTaskPlaceOnEventListRestricted+0x54>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	3318      	adds	r3, #24
 8003b88:	4619      	mov	r1, r3
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f7fe fe5b 	bl	8002846 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003b96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b9a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	68b8      	ldr	r0, [r7, #8]
 8003ba0:	f000 fa54 	bl	800404c <prvAddCurrentTaskToDelayedList>
	}
 8003ba4:	bf00      	nop
 8003ba6:	3718      	adds	r7, #24
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	200007c8 	.word	0x200007c8

08003bb0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d10b      	bne.n	8003bde <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bca:	f383 8811 	msr	BASEPRI, r3
 8003bce:	f3bf 8f6f 	isb	sy
 8003bd2:	f3bf 8f4f 	dsb	sy
 8003bd6:	60fb      	str	r3, [r7, #12]
}
 8003bd8:	bf00      	nop
 8003bda:	bf00      	nop
 8003bdc:	e7fd      	b.n	8003bda <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	3318      	adds	r3, #24
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fe fe8c 	bl	8002900 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003be8:	4b1d      	ldr	r3, [pc, #116]	@ (8003c60 <xTaskRemoveFromEventList+0xb0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d11d      	bne.n	8003c2c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	3304      	adds	r3, #4
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fe fe83 	bl	8002900 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bfe:	4b19      	ldr	r3, [pc, #100]	@ (8003c64 <xTaskRemoveFromEventList+0xb4>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d903      	bls.n	8003c0e <xTaskRemoveFromEventList+0x5e>
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0a:	4a16      	ldr	r2, [pc, #88]	@ (8003c64 <xTaskRemoveFromEventList+0xb4>)
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c12:	4613      	mov	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4413      	add	r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	4a13      	ldr	r2, [pc, #76]	@ (8003c68 <xTaskRemoveFromEventList+0xb8>)
 8003c1c:	441a      	add	r2, r3
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	3304      	adds	r3, #4
 8003c22:	4619      	mov	r1, r3
 8003c24:	4610      	mov	r0, r2
 8003c26:	f7fe fe0e 	bl	8002846 <vListInsertEnd>
 8003c2a:	e005      	b.n	8003c38 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	3318      	adds	r3, #24
 8003c30:	4619      	mov	r1, r3
 8003c32:	480e      	ldr	r0, [pc, #56]	@ (8003c6c <xTaskRemoveFromEventList+0xbc>)
 8003c34:	f7fe fe07 	bl	8002846 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c70 <xTaskRemoveFromEventList+0xc0>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d905      	bls.n	8003c52 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003c46:	2301      	movs	r3, #1
 8003c48:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c74 <xTaskRemoveFromEventList+0xc4>)
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	e001      	b.n	8003c56 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003c52:	2300      	movs	r3, #0
 8003c54:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003c56:	697b      	ldr	r3, [r7, #20]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20000cc4 	.word	0x20000cc4
 8003c64:	20000ca4 	.word	0x20000ca4
 8003c68:	200007cc 	.word	0x200007cc
 8003c6c:	20000c5c 	.word	0x20000c5c
 8003c70:	200007c8 	.word	0x200007c8
 8003c74:	20000cb0 	.word	0x20000cb0

08003c78 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c80:	4b06      	ldr	r3, [pc, #24]	@ (8003c9c <vTaskInternalSetTimeOutState+0x24>)
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c88:	4b05      	ldr	r3, [pc, #20]	@ (8003ca0 <vTaskInternalSetTimeOutState+0x28>)
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	605a      	str	r2, [r3, #4]
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr
 8003c9c:	20000cb4 	.word	0x20000cb4
 8003ca0:	20000ca0 	.word	0x20000ca0

08003ca4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b088      	sub	sp, #32
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10b      	bne.n	8003ccc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb8:	f383 8811 	msr	BASEPRI, r3
 8003cbc:	f3bf 8f6f 	isb	sy
 8003cc0:	f3bf 8f4f 	dsb	sy
 8003cc4:	613b      	str	r3, [r7, #16]
}
 8003cc6:	bf00      	nop
 8003cc8:	bf00      	nop
 8003cca:	e7fd      	b.n	8003cc8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10b      	bne.n	8003cea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd6:	f383 8811 	msr	BASEPRI, r3
 8003cda:	f3bf 8f6f 	isb	sy
 8003cde:	f3bf 8f4f 	dsb	sy
 8003ce2:	60fb      	str	r3, [r7, #12]
}
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop
 8003ce8:	e7fd      	b.n	8003ce6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003cea:	f000 fe8d 	bl	8004a08 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003cee:	4b1d      	ldr	r3, [pc, #116]	@ (8003d64 <xTaskCheckForTimeOut+0xc0>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d06:	d102      	bne.n	8003d0e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	e023      	b.n	8003d56 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4b15      	ldr	r3, [pc, #84]	@ (8003d68 <xTaskCheckForTimeOut+0xc4>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d007      	beq.n	8003d2a <xTaskCheckForTimeOut+0x86>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d302      	bcc.n	8003d2a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003d24:	2301      	movs	r3, #1
 8003d26:	61fb      	str	r3, [r7, #28]
 8003d28:	e015      	b.n	8003d56 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d20b      	bcs.n	8003d4c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	1ad2      	subs	r2, r2, r3
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f7ff ff99 	bl	8003c78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003d46:	2300      	movs	r3, #0
 8003d48:	61fb      	str	r3, [r7, #28]
 8003d4a:	e004      	b.n	8003d56 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003d52:	2301      	movs	r3, #1
 8003d54:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003d56:	f000 fe89 	bl	8004a6c <vPortExitCritical>

	return xReturn;
 8003d5a:	69fb      	ldr	r3, [r7, #28]
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3720      	adds	r7, #32
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	20000ca0 	.word	0x20000ca0
 8003d68:	20000cb4 	.word	0x20000cb4

08003d6c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003d70:	4b03      	ldr	r3, [pc, #12]	@ (8003d80 <vTaskMissedYield+0x14>)
 8003d72:	2201      	movs	r2, #1
 8003d74:	601a      	str	r2, [r3, #0]
}
 8003d76:	bf00      	nop
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	20000cb0 	.word	0x20000cb0

08003d84 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003d8c:	f000 f852 	bl	8003e34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d90:	4b06      	ldr	r3, [pc, #24]	@ (8003dac <prvIdleTask+0x28>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d9f9      	bls.n	8003d8c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d98:	4b05      	ldr	r3, [pc, #20]	@ (8003db0 <prvIdleTask+0x2c>)
 8003d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d9e:	601a      	str	r2, [r3, #0]
 8003da0:	f3bf 8f4f 	dsb	sy
 8003da4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003da8:	e7f0      	b.n	8003d8c <prvIdleTask+0x8>
 8003daa:	bf00      	nop
 8003dac:	200007cc 	.word	0x200007cc
 8003db0:	e000ed04 	.word	0xe000ed04

08003db4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003dba:	2300      	movs	r3, #0
 8003dbc:	607b      	str	r3, [r7, #4]
 8003dbe:	e00c      	b.n	8003dda <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	4413      	add	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	4a12      	ldr	r2, [pc, #72]	@ (8003e14 <prvInitialiseTaskLists+0x60>)
 8003dcc:	4413      	add	r3, r2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fe fd0c 	bl	80027ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	607b      	str	r3, [r7, #4]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2b37      	cmp	r3, #55	@ 0x37
 8003dde:	d9ef      	bls.n	8003dc0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003de0:	480d      	ldr	r0, [pc, #52]	@ (8003e18 <prvInitialiseTaskLists+0x64>)
 8003de2:	f7fe fd03 	bl	80027ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003de6:	480d      	ldr	r0, [pc, #52]	@ (8003e1c <prvInitialiseTaskLists+0x68>)
 8003de8:	f7fe fd00 	bl	80027ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003dec:	480c      	ldr	r0, [pc, #48]	@ (8003e20 <prvInitialiseTaskLists+0x6c>)
 8003dee:	f7fe fcfd 	bl	80027ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003df2:	480c      	ldr	r0, [pc, #48]	@ (8003e24 <prvInitialiseTaskLists+0x70>)
 8003df4:	f7fe fcfa 	bl	80027ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003df8:	480b      	ldr	r0, [pc, #44]	@ (8003e28 <prvInitialiseTaskLists+0x74>)
 8003dfa:	f7fe fcf7 	bl	80027ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8003e2c <prvInitialiseTaskLists+0x78>)
 8003e00:	4a05      	ldr	r2, [pc, #20]	@ (8003e18 <prvInitialiseTaskLists+0x64>)
 8003e02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003e04:	4b0a      	ldr	r3, [pc, #40]	@ (8003e30 <prvInitialiseTaskLists+0x7c>)
 8003e06:	4a05      	ldr	r2, [pc, #20]	@ (8003e1c <prvInitialiseTaskLists+0x68>)
 8003e08:	601a      	str	r2, [r3, #0]
}
 8003e0a:	bf00      	nop
 8003e0c:	3708      	adds	r7, #8
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	200007cc 	.word	0x200007cc
 8003e18:	20000c2c 	.word	0x20000c2c
 8003e1c:	20000c40 	.word	0x20000c40
 8003e20:	20000c5c 	.word	0x20000c5c
 8003e24:	20000c70 	.word	0x20000c70
 8003e28:	20000c88 	.word	0x20000c88
 8003e2c:	20000c54 	.word	0x20000c54
 8003e30:	20000c58 	.word	0x20000c58

08003e34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e3a:	e019      	b.n	8003e70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003e3c:	f000 fde4 	bl	8004a08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e40:	4b10      	ldr	r3, [pc, #64]	@ (8003e84 <prvCheckTasksWaitingTermination+0x50>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	3304      	adds	r3, #4
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fe fd57 	bl	8002900 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003e52:	4b0d      	ldr	r3, [pc, #52]	@ (8003e88 <prvCheckTasksWaitingTermination+0x54>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	4a0b      	ldr	r2, [pc, #44]	@ (8003e88 <prvCheckTasksWaitingTermination+0x54>)
 8003e5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003e5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e8c <prvCheckTasksWaitingTermination+0x58>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	3b01      	subs	r3, #1
 8003e62:	4a0a      	ldr	r2, [pc, #40]	@ (8003e8c <prvCheckTasksWaitingTermination+0x58>)
 8003e64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003e66:	f000 fe01 	bl	8004a6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f810 	bl	8003e90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003e70:	4b06      	ldr	r3, [pc, #24]	@ (8003e8c <prvCheckTasksWaitingTermination+0x58>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1e1      	bne.n	8003e3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003e78:	bf00      	nop
 8003e7a:	bf00      	nop
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	20000c70 	.word	0x20000c70
 8003e88:	20000c9c 	.word	0x20000c9c
 8003e8c:	20000c84 	.word	0x20000c84

08003e90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d108      	bne.n	8003eb4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 ff9e 	bl	8004de8 <vPortFree>
				vPortFree( pxTCB );
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 ff9b 	bl	8004de8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003eb2:	e019      	b.n	8003ee8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d103      	bne.n	8003ec6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 ff92 	bl	8004de8 <vPortFree>
	}
 8003ec4:	e010      	b.n	8003ee8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d00b      	beq.n	8003ee8 <prvDeleteTCB+0x58>
	__asm volatile
 8003ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed4:	f383 8811 	msr	BASEPRI, r3
 8003ed8:	f3bf 8f6f 	isb	sy
 8003edc:	f3bf 8f4f 	dsb	sy
 8003ee0:	60fb      	str	r3, [r7, #12]
}
 8003ee2:	bf00      	nop
 8003ee4:	bf00      	nop
 8003ee6:	e7fd      	b.n	8003ee4 <prvDeleteTCB+0x54>
	}
 8003ee8:	bf00      	nop
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8003f28 <prvResetNextTaskUnblockTime+0x38>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d104      	bne.n	8003f0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003f00:	4b0a      	ldr	r3, [pc, #40]	@ (8003f2c <prvResetNextTaskUnblockTime+0x3c>)
 8003f02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003f08:	e008      	b.n	8003f1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f0a:	4b07      	ldr	r3, [pc, #28]	@ (8003f28 <prvResetNextTaskUnblockTime+0x38>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	4a04      	ldr	r2, [pc, #16]	@ (8003f2c <prvResetNextTaskUnblockTime+0x3c>)
 8003f1a:	6013      	str	r3, [r2, #0]
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr
 8003f28:	20000c54 	.word	0x20000c54
 8003f2c:	20000cbc 	.word	0x20000cbc

08003f30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003f36:	4b0b      	ldr	r3, [pc, #44]	@ (8003f64 <xTaskGetSchedulerState+0x34>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d102      	bne.n	8003f44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	607b      	str	r3, [r7, #4]
 8003f42:	e008      	b.n	8003f56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f44:	4b08      	ldr	r3, [pc, #32]	@ (8003f68 <xTaskGetSchedulerState+0x38>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d102      	bne.n	8003f52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	607b      	str	r3, [r7, #4]
 8003f50:	e001      	b.n	8003f56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003f52:	2300      	movs	r3, #0
 8003f54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003f56:	687b      	ldr	r3, [r7, #4]
	}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	20000ca8 	.word	0x20000ca8
 8003f68:	20000cc4 	.word	0x20000cc4

08003f6c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d058      	beq.n	8004034 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003f82:	4b2f      	ldr	r3, [pc, #188]	@ (8004040 <xTaskPriorityDisinherit+0xd4>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d00b      	beq.n	8003fa4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	60fb      	str	r3, [r7, #12]
}
 8003f9e:	bf00      	nop
 8003fa0:	bf00      	nop
 8003fa2:	e7fd      	b.n	8003fa0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10b      	bne.n	8003fc4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb0:	f383 8811 	msr	BASEPRI, r3
 8003fb4:	f3bf 8f6f 	isb	sy
 8003fb8:	f3bf 8f4f 	dsb	sy
 8003fbc:	60bb      	str	r3, [r7, #8]
}
 8003fbe:	bf00      	nop
 8003fc0:	bf00      	nop
 8003fc2:	e7fd      	b.n	8003fc0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fc8:	1e5a      	subs	r2, r3, #1
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d02c      	beq.n	8004034 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d128      	bne.n	8004034 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	3304      	adds	r3, #4
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7fe fc8a 	bl	8002900 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004004:	4b0f      	ldr	r3, [pc, #60]	@ (8004044 <xTaskPriorityDisinherit+0xd8>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d903      	bls.n	8004014 <xTaskPriorityDisinherit+0xa8>
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004010:	4a0c      	ldr	r2, [pc, #48]	@ (8004044 <xTaskPriorityDisinherit+0xd8>)
 8004012:	6013      	str	r3, [r2, #0]
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004018:	4613      	mov	r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	4413      	add	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4a09      	ldr	r2, [pc, #36]	@ (8004048 <xTaskPriorityDisinherit+0xdc>)
 8004022:	441a      	add	r2, r3
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	3304      	adds	r3, #4
 8004028:	4619      	mov	r1, r3
 800402a:	4610      	mov	r0, r2
 800402c:	f7fe fc0b 	bl	8002846 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004030:	2301      	movs	r3, #1
 8004032:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004034:	697b      	ldr	r3, [r7, #20]
	}
 8004036:	4618      	mov	r0, r3
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	200007c8 	.word	0x200007c8
 8004044:	20000ca4 	.word	0x20000ca4
 8004048:	200007cc 	.word	0x200007cc

0800404c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004056:	4b21      	ldr	r3, [pc, #132]	@ (80040dc <prvAddCurrentTaskToDelayedList+0x90>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800405c:	4b20      	ldr	r3, [pc, #128]	@ (80040e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	3304      	adds	r3, #4
 8004062:	4618      	mov	r0, r3
 8004064:	f7fe fc4c 	bl	8002900 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800406e:	d10a      	bne.n	8004086 <prvAddCurrentTaskToDelayedList+0x3a>
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d007      	beq.n	8004086 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004076:	4b1a      	ldr	r3, [pc, #104]	@ (80040e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	3304      	adds	r3, #4
 800407c:	4619      	mov	r1, r3
 800407e:	4819      	ldr	r0, [pc, #100]	@ (80040e4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004080:	f7fe fbe1 	bl	8002846 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004084:	e026      	b.n	80040d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4413      	add	r3, r2
 800408c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800408e:	4b14      	ldr	r3, [pc, #80]	@ (80040e0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	429a      	cmp	r2, r3
 800409c:	d209      	bcs.n	80040b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800409e:	4b12      	ldr	r3, [pc, #72]	@ (80040e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	4b0f      	ldr	r3, [pc, #60]	@ (80040e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3304      	adds	r3, #4
 80040a8:	4619      	mov	r1, r3
 80040aa:	4610      	mov	r0, r2
 80040ac:	f7fe fbef 	bl	800288e <vListInsert>
}
 80040b0:	e010      	b.n	80040d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040b2:	4b0e      	ldr	r3, [pc, #56]	@ (80040ec <prvAddCurrentTaskToDelayedList+0xa0>)
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	4b0a      	ldr	r3, [pc, #40]	@ (80040e0 <prvAddCurrentTaskToDelayedList+0x94>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	3304      	adds	r3, #4
 80040bc:	4619      	mov	r1, r3
 80040be:	4610      	mov	r0, r2
 80040c0:	f7fe fbe5 	bl	800288e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80040c4:	4b0a      	ldr	r3, [pc, #40]	@ (80040f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d202      	bcs.n	80040d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80040ce:	4a08      	ldr	r2, [pc, #32]	@ (80040f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	6013      	str	r3, [r2, #0]
}
 80040d4:	bf00      	nop
 80040d6:	3710      	adds	r7, #16
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	20000ca0 	.word	0x20000ca0
 80040e0:	200007c8 	.word	0x200007c8
 80040e4:	20000c88 	.word	0x20000c88
 80040e8:	20000c58 	.word	0x20000c58
 80040ec:	20000c54 	.word	0x20000c54
 80040f0:	20000cbc 	.word	0x20000cbc

080040f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08a      	sub	sp, #40	@ 0x28
 80040f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80040fa:	2300      	movs	r3, #0
 80040fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80040fe:	f000 fb13 	bl	8004728 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004102:	4b1d      	ldr	r3, [pc, #116]	@ (8004178 <xTimerCreateTimerTask+0x84>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d021      	beq.n	800414e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800410e:	2300      	movs	r3, #0
 8004110:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004112:	1d3a      	adds	r2, r7, #4
 8004114:	f107 0108 	add.w	r1, r7, #8
 8004118:	f107 030c 	add.w	r3, r7, #12
 800411c:	4618      	mov	r0, r3
 800411e:	f7fe fb4b 	bl	80027b8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	9202      	str	r2, [sp, #8]
 800412a:	9301      	str	r3, [sp, #4]
 800412c:	2302      	movs	r3, #2
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	2300      	movs	r3, #0
 8004132:	460a      	mov	r2, r1
 8004134:	4911      	ldr	r1, [pc, #68]	@ (800417c <xTimerCreateTimerTask+0x88>)
 8004136:	4812      	ldr	r0, [pc, #72]	@ (8004180 <xTimerCreateTimerTask+0x8c>)
 8004138:	f7ff f906 	bl	8003348 <xTaskCreateStatic>
 800413c:	4603      	mov	r3, r0
 800413e:	4a11      	ldr	r2, [pc, #68]	@ (8004184 <xTimerCreateTimerTask+0x90>)
 8004140:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004142:	4b10      	ldr	r3, [pc, #64]	@ (8004184 <xTimerCreateTimerTask+0x90>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800414a:	2301      	movs	r3, #1
 800414c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10b      	bne.n	800416c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004158:	f383 8811 	msr	BASEPRI, r3
 800415c:	f3bf 8f6f 	isb	sy
 8004160:	f3bf 8f4f 	dsb	sy
 8004164:	613b      	str	r3, [r7, #16]
}
 8004166:	bf00      	nop
 8004168:	bf00      	nop
 800416a:	e7fd      	b.n	8004168 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800416c:	697b      	ldr	r3, [r7, #20]
}
 800416e:	4618      	mov	r0, r3
 8004170:	3718      	adds	r7, #24
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	20000cf8 	.word	0x20000cf8
 800417c:	08005114 	.word	0x08005114
 8004180:	080042c1 	.word	0x080042c1
 8004184:	20000cfc 	.word	0x20000cfc

08004188 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08a      	sub	sp, #40	@ 0x28
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
 8004194:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004196:	2300      	movs	r3, #0
 8004198:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10b      	bne.n	80041b8 <xTimerGenericCommand+0x30>
	__asm volatile
 80041a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a4:	f383 8811 	msr	BASEPRI, r3
 80041a8:	f3bf 8f6f 	isb	sy
 80041ac:	f3bf 8f4f 	dsb	sy
 80041b0:	623b      	str	r3, [r7, #32]
}
 80041b2:	bf00      	nop
 80041b4:	bf00      	nop
 80041b6:	e7fd      	b.n	80041b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80041b8:	4b19      	ldr	r3, [pc, #100]	@ (8004220 <xTimerGenericCommand+0x98>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d02a      	beq.n	8004216 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b05      	cmp	r3, #5
 80041d0:	dc18      	bgt.n	8004204 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80041d2:	f7ff fead 	bl	8003f30 <xTaskGetSchedulerState>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d109      	bne.n	80041f0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80041dc:	4b10      	ldr	r3, [pc, #64]	@ (8004220 <xTimerGenericCommand+0x98>)
 80041de:	6818      	ldr	r0, [r3, #0]
 80041e0:	f107 0110 	add.w	r1, r7, #16
 80041e4:	2300      	movs	r3, #0
 80041e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041e8:	f7fe fcbe 	bl	8002b68 <xQueueGenericSend>
 80041ec:	6278      	str	r0, [r7, #36]	@ 0x24
 80041ee:	e012      	b.n	8004216 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80041f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004220 <xTimerGenericCommand+0x98>)
 80041f2:	6818      	ldr	r0, [r3, #0]
 80041f4:	f107 0110 	add.w	r1, r7, #16
 80041f8:	2300      	movs	r3, #0
 80041fa:	2200      	movs	r2, #0
 80041fc:	f7fe fcb4 	bl	8002b68 <xQueueGenericSend>
 8004200:	6278      	str	r0, [r7, #36]	@ 0x24
 8004202:	e008      	b.n	8004216 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004204:	4b06      	ldr	r3, [pc, #24]	@ (8004220 <xTimerGenericCommand+0x98>)
 8004206:	6818      	ldr	r0, [r3, #0]
 8004208:	f107 0110 	add.w	r1, r7, #16
 800420c:	2300      	movs	r3, #0
 800420e:	683a      	ldr	r2, [r7, #0]
 8004210:	f7fe fdac 	bl	8002d6c <xQueueGenericSendFromISR>
 8004214:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004218:	4618      	mov	r0, r3
 800421a:	3728      	adds	r7, #40	@ 0x28
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	20000cf8 	.word	0x20000cf8

08004224 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b088      	sub	sp, #32
 8004228:	af02      	add	r7, sp, #8
 800422a:	6078      	str	r0, [r7, #4]
 800422c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800422e:	4b23      	ldr	r3, [pc, #140]	@ (80042bc <prvProcessExpiredTimer+0x98>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	3304      	adds	r3, #4
 800423c:	4618      	mov	r0, r3
 800423e:	f7fe fb5f 	bl	8002900 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004248:	f003 0304 	and.w	r3, r3, #4
 800424c:	2b00      	cmp	r3, #0
 800424e:	d023      	beq.n	8004298 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	699a      	ldr	r2, [r3, #24]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	18d1      	adds	r1, r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	6978      	ldr	r0, [r7, #20]
 800425e:	f000 f8d5 	bl	800440c <prvInsertTimerInActiveList>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d020      	beq.n	80042aa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004268:	2300      	movs	r3, #0
 800426a:	9300      	str	r3, [sp, #0]
 800426c:	2300      	movs	r3, #0
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	2100      	movs	r1, #0
 8004272:	6978      	ldr	r0, [r7, #20]
 8004274:	f7ff ff88 	bl	8004188 <xTimerGenericCommand>
 8004278:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d114      	bne.n	80042aa <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004284:	f383 8811 	msr	BASEPRI, r3
 8004288:	f3bf 8f6f 	isb	sy
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	60fb      	str	r3, [r7, #12]
}
 8004292:	bf00      	nop
 8004294:	bf00      	nop
 8004296:	e7fd      	b.n	8004294 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800429e:	f023 0301 	bic.w	r3, r3, #1
 80042a2:	b2da      	uxtb	r2, r3
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	6978      	ldr	r0, [r7, #20]
 80042b0:	4798      	blx	r3
}
 80042b2:	bf00      	nop
 80042b4:	3718      	adds	r7, #24
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	20000cf0 	.word	0x20000cf0

080042c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80042c8:	f107 0308 	add.w	r3, r7, #8
 80042cc:	4618      	mov	r0, r3
 80042ce:	f000 f859 	bl	8004384 <prvGetNextExpireTime>
 80042d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	4619      	mov	r1, r3
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f805 	bl	80042e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80042de:	f000 f8d7 	bl	8004490 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80042e2:	bf00      	nop
 80042e4:	e7f0      	b.n	80042c8 <prvTimerTask+0x8>
	...

080042e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80042f2:	f7ff fa37 	bl	8003764 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80042f6:	f107 0308 	add.w	r3, r7, #8
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 f866 	bl	80043cc <prvSampleTimeNow>
 8004300:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d130      	bne.n	800436a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10a      	bne.n	8004324 <prvProcessTimerOrBlockTask+0x3c>
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	429a      	cmp	r2, r3
 8004314:	d806      	bhi.n	8004324 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004316:	f7ff fa33 	bl	8003780 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800431a:	68f9      	ldr	r1, [r7, #12]
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f7ff ff81 	bl	8004224 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004322:	e024      	b.n	800436e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d008      	beq.n	800433c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800432a:	4b13      	ldr	r3, [pc, #76]	@ (8004378 <prvProcessTimerOrBlockTask+0x90>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d101      	bne.n	8004338 <prvProcessTimerOrBlockTask+0x50>
 8004334:	2301      	movs	r3, #1
 8004336:	e000      	b.n	800433a <prvProcessTimerOrBlockTask+0x52>
 8004338:	2300      	movs	r3, #0
 800433a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800433c:	4b0f      	ldr	r3, [pc, #60]	@ (800437c <prvProcessTimerOrBlockTask+0x94>)
 800433e:	6818      	ldr	r0, [r3, #0]
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	4619      	mov	r1, r3
 800434a:	f7fe ffc9 	bl	80032e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800434e:	f7ff fa17 	bl	8003780 <xTaskResumeAll>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10a      	bne.n	800436e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004358:	4b09      	ldr	r3, [pc, #36]	@ (8004380 <prvProcessTimerOrBlockTask+0x98>)
 800435a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	f3bf 8f4f 	dsb	sy
 8004364:	f3bf 8f6f 	isb	sy
}
 8004368:	e001      	b.n	800436e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800436a:	f7ff fa09 	bl	8003780 <xTaskResumeAll>
}
 800436e:	bf00      	nop
 8004370:	3710      	adds	r7, #16
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	20000cf4 	.word	0x20000cf4
 800437c:	20000cf8 	.word	0x20000cf8
 8004380:	e000ed04 	.word	0xe000ed04

08004384 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004384:	b480      	push	{r7}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800438c:	4b0e      	ldr	r3, [pc, #56]	@ (80043c8 <prvGetNextExpireTime+0x44>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <prvGetNextExpireTime+0x16>
 8004396:	2201      	movs	r2, #1
 8004398:	e000      	b.n	800439c <prvGetNextExpireTime+0x18>
 800439a:	2200      	movs	r2, #0
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d105      	bne.n	80043b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043a8:	4b07      	ldr	r3, [pc, #28]	@ (80043c8 <prvGetNextExpireTime+0x44>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	60fb      	str	r3, [r7, #12]
 80043b2:	e001      	b.n	80043b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80043b8:	68fb      	ldr	r3, [r7, #12]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3714      	adds	r7, #20
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	20000cf0 	.word	0x20000cf0

080043cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80043d4:	f7ff fa72 	bl	80038bc <xTaskGetTickCount>
 80043d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80043da:	4b0b      	ldr	r3, [pc, #44]	@ (8004408 <prvSampleTimeNow+0x3c>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d205      	bcs.n	80043f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80043e4:	f000 f93a 	bl	800465c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	601a      	str	r2, [r3, #0]
 80043ee:	e002      	b.n	80043f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80043f6:	4a04      	ldr	r2, [pc, #16]	@ (8004408 <prvSampleTimeNow+0x3c>)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80043fc:	68fb      	ldr	r3, [r7, #12]
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	20000d00 	.word	0x20000d00

0800440c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800442a:	68ba      	ldr	r2, [r7, #8]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	429a      	cmp	r2, r3
 8004430:	d812      	bhi.n	8004458 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	1ad2      	subs	r2, r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	429a      	cmp	r2, r3
 800443e:	d302      	bcc.n	8004446 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004440:	2301      	movs	r3, #1
 8004442:	617b      	str	r3, [r7, #20]
 8004444:	e01b      	b.n	800447e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004446:	4b10      	ldr	r3, [pc, #64]	@ (8004488 <prvInsertTimerInActiveList+0x7c>)
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3304      	adds	r3, #4
 800444e:	4619      	mov	r1, r3
 8004450:	4610      	mov	r0, r2
 8004452:	f7fe fa1c 	bl	800288e <vListInsert>
 8004456:	e012      	b.n	800447e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	429a      	cmp	r2, r3
 800445e:	d206      	bcs.n	800446e <prvInsertTimerInActiveList+0x62>
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d302      	bcc.n	800446e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004468:	2301      	movs	r3, #1
 800446a:	617b      	str	r3, [r7, #20]
 800446c:	e007      	b.n	800447e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800446e:	4b07      	ldr	r3, [pc, #28]	@ (800448c <prvInsertTimerInActiveList+0x80>)
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	3304      	adds	r3, #4
 8004476:	4619      	mov	r1, r3
 8004478:	4610      	mov	r0, r2
 800447a:	f7fe fa08 	bl	800288e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800447e:	697b      	ldr	r3, [r7, #20]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	20000cf4 	.word	0x20000cf4
 800448c:	20000cf0 	.word	0x20000cf0

08004490 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b08e      	sub	sp, #56	@ 0x38
 8004494:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004496:	e0ce      	b.n	8004636 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	da19      	bge.n	80044d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800449e:	1d3b      	adds	r3, r7, #4
 80044a0:	3304      	adds	r3, #4
 80044a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80044a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10b      	bne.n	80044c2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80044aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ae:	f383 8811 	msr	BASEPRI, r3
 80044b2:	f3bf 8f6f 	isb	sy
 80044b6:	f3bf 8f4f 	dsb	sy
 80044ba:	61fb      	str	r3, [r7, #28]
}
 80044bc:	bf00      	nop
 80044be:	bf00      	nop
 80044c0:	e7fd      	b.n	80044be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80044c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044c8:	6850      	ldr	r0, [r2, #4]
 80044ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044cc:	6892      	ldr	r2, [r2, #8]
 80044ce:	4611      	mov	r1, r2
 80044d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f2c0 80ae 	blt.w	8004636 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80044de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d004      	beq.n	80044f0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e8:	3304      	adds	r3, #4
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fe fa08 	bl	8002900 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80044f0:	463b      	mov	r3, r7
 80044f2:	4618      	mov	r0, r3
 80044f4:	f7ff ff6a 	bl	80043cc <prvSampleTimeNow>
 80044f8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b09      	cmp	r3, #9
 80044fe:	f200 8097 	bhi.w	8004630 <prvProcessReceivedCommands+0x1a0>
 8004502:	a201      	add	r2, pc, #4	@ (adr r2, 8004508 <prvProcessReceivedCommands+0x78>)
 8004504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004508:	08004531 	.word	0x08004531
 800450c:	08004531 	.word	0x08004531
 8004510:	08004531 	.word	0x08004531
 8004514:	080045a7 	.word	0x080045a7
 8004518:	080045bb 	.word	0x080045bb
 800451c:	08004607 	.word	0x08004607
 8004520:	08004531 	.word	0x08004531
 8004524:	08004531 	.word	0x08004531
 8004528:	080045a7 	.word	0x080045a7
 800452c:	080045bb 	.word	0x080045bb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004532:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004536:	f043 0301 	orr.w	r3, r3, #1
 800453a:	b2da      	uxtb	r2, r3
 800453c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800453e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	18d1      	adds	r1, r2, r3
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800454e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004550:	f7ff ff5c 	bl	800440c <prvInsertTimerInActiveList>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d06c      	beq.n	8004634 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800455a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004560:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004564:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b00      	cmp	r3, #0
 800456e:	d061      	beq.n	8004634 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	441a      	add	r2, r3
 8004578:	2300      	movs	r3, #0
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	2300      	movs	r3, #0
 800457e:	2100      	movs	r1, #0
 8004580:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004582:	f7ff fe01 	bl	8004188 <xTimerGenericCommand>
 8004586:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004588:	6a3b      	ldr	r3, [r7, #32]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d152      	bne.n	8004634 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800458e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004592:	f383 8811 	msr	BASEPRI, r3
 8004596:	f3bf 8f6f 	isb	sy
 800459a:	f3bf 8f4f 	dsb	sy
 800459e:	61bb      	str	r3, [r7, #24]
}
 80045a0:	bf00      	nop
 80045a2:	bf00      	nop
 80045a4:	e7fd      	b.n	80045a2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80045a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045ac:	f023 0301 	bic.w	r3, r3, #1
 80045b0:	b2da      	uxtb	r2, r3
 80045b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80045b8:	e03d      	b.n	8004636 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80045ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045c0:	f043 0301 	orr.w	r3, r3, #1
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80045cc:	68ba      	ldr	r2, [r7, #8]
 80045ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80045d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10b      	bne.n	80045f2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80045da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045de:	f383 8811 	msr	BASEPRI, r3
 80045e2:	f3bf 8f6f 	isb	sy
 80045e6:	f3bf 8f4f 	dsb	sy
 80045ea:	617b      	str	r3, [r7, #20]
}
 80045ec:	bf00      	nop
 80045ee:	bf00      	nop
 80045f0:	e7fd      	b.n	80045ee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80045f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f4:	699a      	ldr	r2, [r3, #24]
 80045f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f8:	18d1      	adds	r1, r2, r3
 80045fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004600:	f7ff ff04 	bl	800440c <prvInsertTimerInActiveList>
					break;
 8004604:	e017      	b.n	8004636 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004608:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800460c:	f003 0302 	and.w	r3, r3, #2
 8004610:	2b00      	cmp	r3, #0
 8004612:	d103      	bne.n	800461c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004614:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004616:	f000 fbe7 	bl	8004de8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800461a:	e00c      	b.n	8004636 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800461c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004622:	f023 0301 	bic.w	r3, r3, #1
 8004626:	b2da      	uxtb	r2, r3
 8004628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800462e:	e002      	b.n	8004636 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004630:	bf00      	nop
 8004632:	e000      	b.n	8004636 <prvProcessReceivedCommands+0x1a6>
					break;
 8004634:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004636:	4b08      	ldr	r3, [pc, #32]	@ (8004658 <prvProcessReceivedCommands+0x1c8>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	1d39      	adds	r1, r7, #4
 800463c:	2200      	movs	r2, #0
 800463e:	4618      	mov	r0, r3
 8004640:	f7fe fc32 	bl	8002ea8 <xQueueReceive>
 8004644:	4603      	mov	r3, r0
 8004646:	2b00      	cmp	r3, #0
 8004648:	f47f af26 	bne.w	8004498 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800464c:	bf00      	nop
 800464e:	bf00      	nop
 8004650:	3730      	adds	r7, #48	@ 0x30
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	20000cf8 	.word	0x20000cf8

0800465c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b088      	sub	sp, #32
 8004660:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004662:	e049      	b.n	80046f8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004664:	4b2e      	ldr	r3, [pc, #184]	@ (8004720 <prvSwitchTimerLists+0xc4>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800466e:	4b2c      	ldr	r3, [pc, #176]	@ (8004720 <prvSwitchTimerLists+0xc4>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	3304      	adds	r3, #4
 800467c:	4618      	mov	r0, r3
 800467e:	f7fe f93f 	bl	8002900 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004690:	f003 0304 	and.w	r3, r3, #4
 8004694:	2b00      	cmp	r3, #0
 8004696:	d02f      	beq.n	80046f8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	693a      	ldr	r2, [r7, #16]
 800469e:	4413      	add	r3, r2
 80046a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d90e      	bls.n	80046c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80046b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004720 <prvSwitchTimerLists+0xc4>)
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	3304      	adds	r3, #4
 80046be:	4619      	mov	r1, r3
 80046c0:	4610      	mov	r0, r2
 80046c2:	f7fe f8e4 	bl	800288e <vListInsert>
 80046c6:	e017      	b.n	80046f8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80046c8:	2300      	movs	r3, #0
 80046ca:	9300      	str	r3, [sp, #0]
 80046cc:	2300      	movs	r3, #0
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	2100      	movs	r1, #0
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f7ff fd58 	bl	8004188 <xTimerGenericCommand>
 80046d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10b      	bne.n	80046f8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80046e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046e4:	f383 8811 	msr	BASEPRI, r3
 80046e8:	f3bf 8f6f 	isb	sy
 80046ec:	f3bf 8f4f 	dsb	sy
 80046f0:	603b      	str	r3, [r7, #0]
}
 80046f2:	bf00      	nop
 80046f4:	bf00      	nop
 80046f6:	e7fd      	b.n	80046f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80046f8:	4b09      	ldr	r3, [pc, #36]	@ (8004720 <prvSwitchTimerLists+0xc4>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1b0      	bne.n	8004664 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004702:	4b07      	ldr	r3, [pc, #28]	@ (8004720 <prvSwitchTimerLists+0xc4>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004708:	4b06      	ldr	r3, [pc, #24]	@ (8004724 <prvSwitchTimerLists+0xc8>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a04      	ldr	r2, [pc, #16]	@ (8004720 <prvSwitchTimerLists+0xc4>)
 800470e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004710:	4a04      	ldr	r2, [pc, #16]	@ (8004724 <prvSwitchTimerLists+0xc8>)
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	6013      	str	r3, [r2, #0]
}
 8004716:	bf00      	nop
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	20000cf0 	.word	0x20000cf0
 8004724:	20000cf4 	.word	0x20000cf4

08004728 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800472e:	f000 f96b 	bl	8004a08 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004732:	4b15      	ldr	r3, [pc, #84]	@ (8004788 <prvCheckForValidListAndQueue+0x60>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d120      	bne.n	800477c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800473a:	4814      	ldr	r0, [pc, #80]	@ (800478c <prvCheckForValidListAndQueue+0x64>)
 800473c:	f7fe f856 	bl	80027ec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004740:	4813      	ldr	r0, [pc, #76]	@ (8004790 <prvCheckForValidListAndQueue+0x68>)
 8004742:	f7fe f853 	bl	80027ec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004746:	4b13      	ldr	r3, [pc, #76]	@ (8004794 <prvCheckForValidListAndQueue+0x6c>)
 8004748:	4a10      	ldr	r2, [pc, #64]	@ (800478c <prvCheckForValidListAndQueue+0x64>)
 800474a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800474c:	4b12      	ldr	r3, [pc, #72]	@ (8004798 <prvCheckForValidListAndQueue+0x70>)
 800474e:	4a10      	ldr	r2, [pc, #64]	@ (8004790 <prvCheckForValidListAndQueue+0x68>)
 8004750:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004752:	2300      	movs	r3, #0
 8004754:	9300      	str	r3, [sp, #0]
 8004756:	4b11      	ldr	r3, [pc, #68]	@ (800479c <prvCheckForValidListAndQueue+0x74>)
 8004758:	4a11      	ldr	r2, [pc, #68]	@ (80047a0 <prvCheckForValidListAndQueue+0x78>)
 800475a:	2110      	movs	r1, #16
 800475c:	200a      	movs	r0, #10
 800475e:	f7fe f963 	bl	8002a28 <xQueueGenericCreateStatic>
 8004762:	4603      	mov	r3, r0
 8004764:	4a08      	ldr	r2, [pc, #32]	@ (8004788 <prvCheckForValidListAndQueue+0x60>)
 8004766:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004768:	4b07      	ldr	r3, [pc, #28]	@ (8004788 <prvCheckForValidListAndQueue+0x60>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d005      	beq.n	800477c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004770:	4b05      	ldr	r3, [pc, #20]	@ (8004788 <prvCheckForValidListAndQueue+0x60>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	490b      	ldr	r1, [pc, #44]	@ (80047a4 <prvCheckForValidListAndQueue+0x7c>)
 8004776:	4618      	mov	r0, r3
 8004778:	f7fe fd88 	bl	800328c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800477c:	f000 f976 	bl	8004a6c <vPortExitCritical>
}
 8004780:	bf00      	nop
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20000cf8 	.word	0x20000cf8
 800478c:	20000cc8 	.word	0x20000cc8
 8004790:	20000cdc 	.word	0x20000cdc
 8004794:	20000cf0 	.word	0x20000cf0
 8004798:	20000cf4 	.word	0x20000cf4
 800479c:	20000da4 	.word	0x20000da4
 80047a0:	20000d04 	.word	0x20000d04
 80047a4:	0800511c 	.word	0x0800511c

080047a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	60f8      	str	r0, [r7, #12]
 80047b0:	60b9      	str	r1, [r7, #8]
 80047b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	3b04      	subs	r3, #4
 80047b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80047c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	3b04      	subs	r3, #4
 80047c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f023 0201 	bic.w	r2, r3, #1
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	3b04      	subs	r3, #4
 80047d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80047d8:	4a0c      	ldr	r2, [pc, #48]	@ (800480c <pxPortInitialiseStack+0x64>)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	3b14      	subs	r3, #20
 80047e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	3b04      	subs	r3, #4
 80047ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f06f 0202 	mvn.w	r2, #2
 80047f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	3b20      	subs	r3, #32
 80047fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80047fe:	68fb      	ldr	r3, [r7, #12]
}
 8004800:	4618      	mov	r0, r3
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	08004811 	.word	0x08004811

08004810 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004816:	2300      	movs	r3, #0
 8004818:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800481a:	4b13      	ldr	r3, [pc, #76]	@ (8004868 <prvTaskExitError+0x58>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004822:	d00b      	beq.n	800483c <prvTaskExitError+0x2c>
	__asm volatile
 8004824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	60fb      	str	r3, [r7, #12]
}
 8004836:	bf00      	nop
 8004838:	bf00      	nop
 800483a:	e7fd      	b.n	8004838 <prvTaskExitError+0x28>
	__asm volatile
 800483c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004840:	f383 8811 	msr	BASEPRI, r3
 8004844:	f3bf 8f6f 	isb	sy
 8004848:	f3bf 8f4f 	dsb	sy
 800484c:	60bb      	str	r3, [r7, #8]
}
 800484e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004850:	bf00      	nop
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0fc      	beq.n	8004852 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004858:	bf00      	nop
 800485a:	bf00      	nop
 800485c:	3714      	adds	r7, #20
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	2000001c 	.word	0x2000001c
 800486c:	00000000 	.word	0x00000000

08004870 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004870:	4b07      	ldr	r3, [pc, #28]	@ (8004890 <pxCurrentTCBConst2>)
 8004872:	6819      	ldr	r1, [r3, #0]
 8004874:	6808      	ldr	r0, [r1, #0]
 8004876:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800487a:	f380 8809 	msr	PSP, r0
 800487e:	f3bf 8f6f 	isb	sy
 8004882:	f04f 0000 	mov.w	r0, #0
 8004886:	f380 8811 	msr	BASEPRI, r0
 800488a:	4770      	bx	lr
 800488c:	f3af 8000 	nop.w

08004890 <pxCurrentTCBConst2>:
 8004890:	200007c8 	.word	0x200007c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop

08004898 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004898:	4808      	ldr	r0, [pc, #32]	@ (80048bc <prvPortStartFirstTask+0x24>)
 800489a:	6800      	ldr	r0, [r0, #0]
 800489c:	6800      	ldr	r0, [r0, #0]
 800489e:	f380 8808 	msr	MSP, r0
 80048a2:	f04f 0000 	mov.w	r0, #0
 80048a6:	f380 8814 	msr	CONTROL, r0
 80048aa:	b662      	cpsie	i
 80048ac:	b661      	cpsie	f
 80048ae:	f3bf 8f4f 	dsb	sy
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	df00      	svc	0
 80048b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80048ba:	bf00      	nop
 80048bc:	e000ed08 	.word	0xe000ed08

080048c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80048c6:	4b47      	ldr	r3, [pc, #284]	@ (80049e4 <xPortStartScheduler+0x124>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a47      	ldr	r2, [pc, #284]	@ (80049e8 <xPortStartScheduler+0x128>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d10b      	bne.n	80048e8 <xPortStartScheduler+0x28>
	__asm volatile
 80048d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d4:	f383 8811 	msr	BASEPRI, r3
 80048d8:	f3bf 8f6f 	isb	sy
 80048dc:	f3bf 8f4f 	dsb	sy
 80048e0:	60fb      	str	r3, [r7, #12]
}
 80048e2:	bf00      	nop
 80048e4:	bf00      	nop
 80048e6:	e7fd      	b.n	80048e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80048e8:	4b3e      	ldr	r3, [pc, #248]	@ (80049e4 <xPortStartScheduler+0x124>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a3f      	ldr	r2, [pc, #252]	@ (80049ec <xPortStartScheduler+0x12c>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d10b      	bne.n	800490a <xPortStartScheduler+0x4a>
	__asm volatile
 80048f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f6:	f383 8811 	msr	BASEPRI, r3
 80048fa:	f3bf 8f6f 	isb	sy
 80048fe:	f3bf 8f4f 	dsb	sy
 8004902:	613b      	str	r3, [r7, #16]
}
 8004904:	bf00      	nop
 8004906:	bf00      	nop
 8004908:	e7fd      	b.n	8004906 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800490a:	4b39      	ldr	r3, [pc, #228]	@ (80049f0 <xPortStartScheduler+0x130>)
 800490c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	b2db      	uxtb	r3, r3
 8004914:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	22ff      	movs	r2, #255	@ 0xff
 800491a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	b2db      	uxtb	r3, r3
 8004922:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004924:	78fb      	ldrb	r3, [r7, #3]
 8004926:	b2db      	uxtb	r3, r3
 8004928:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800492c:	b2da      	uxtb	r2, r3
 800492e:	4b31      	ldr	r3, [pc, #196]	@ (80049f4 <xPortStartScheduler+0x134>)
 8004930:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004932:	4b31      	ldr	r3, [pc, #196]	@ (80049f8 <xPortStartScheduler+0x138>)
 8004934:	2207      	movs	r2, #7
 8004936:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004938:	e009      	b.n	800494e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800493a:	4b2f      	ldr	r3, [pc, #188]	@ (80049f8 <xPortStartScheduler+0x138>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	3b01      	subs	r3, #1
 8004940:	4a2d      	ldr	r2, [pc, #180]	@ (80049f8 <xPortStartScheduler+0x138>)
 8004942:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004944:	78fb      	ldrb	r3, [r7, #3]
 8004946:	b2db      	uxtb	r3, r3
 8004948:	005b      	lsls	r3, r3, #1
 800494a:	b2db      	uxtb	r3, r3
 800494c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800494e:	78fb      	ldrb	r3, [r7, #3]
 8004950:	b2db      	uxtb	r3, r3
 8004952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004956:	2b80      	cmp	r3, #128	@ 0x80
 8004958:	d0ef      	beq.n	800493a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800495a:	4b27      	ldr	r3, [pc, #156]	@ (80049f8 <xPortStartScheduler+0x138>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f1c3 0307 	rsb	r3, r3, #7
 8004962:	2b04      	cmp	r3, #4
 8004964:	d00b      	beq.n	800497e <xPortStartScheduler+0xbe>
	__asm volatile
 8004966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496a:	f383 8811 	msr	BASEPRI, r3
 800496e:	f3bf 8f6f 	isb	sy
 8004972:	f3bf 8f4f 	dsb	sy
 8004976:	60bb      	str	r3, [r7, #8]
}
 8004978:	bf00      	nop
 800497a:	bf00      	nop
 800497c:	e7fd      	b.n	800497a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800497e:	4b1e      	ldr	r3, [pc, #120]	@ (80049f8 <xPortStartScheduler+0x138>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	021b      	lsls	r3, r3, #8
 8004984:	4a1c      	ldr	r2, [pc, #112]	@ (80049f8 <xPortStartScheduler+0x138>)
 8004986:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004988:	4b1b      	ldr	r3, [pc, #108]	@ (80049f8 <xPortStartScheduler+0x138>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004990:	4a19      	ldr	r2, [pc, #100]	@ (80049f8 <xPortStartScheduler+0x138>)
 8004992:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	b2da      	uxtb	r2, r3
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800499c:	4b17      	ldr	r3, [pc, #92]	@ (80049fc <xPortStartScheduler+0x13c>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a16      	ldr	r2, [pc, #88]	@ (80049fc <xPortStartScheduler+0x13c>)
 80049a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80049a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80049a8:	4b14      	ldr	r3, [pc, #80]	@ (80049fc <xPortStartScheduler+0x13c>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a13      	ldr	r2, [pc, #76]	@ (80049fc <xPortStartScheduler+0x13c>)
 80049ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80049b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80049b4:	f000 f8da 	bl	8004b6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80049b8:	4b11      	ldr	r3, [pc, #68]	@ (8004a00 <xPortStartScheduler+0x140>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80049be:	f000 f8f9 	bl	8004bb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80049c2:	4b10      	ldr	r3, [pc, #64]	@ (8004a04 <xPortStartScheduler+0x144>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4a0f      	ldr	r2, [pc, #60]	@ (8004a04 <xPortStartScheduler+0x144>)
 80049c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80049cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80049ce:	f7ff ff63 	bl	8004898 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80049d2:	f7ff f83d 	bl	8003a50 <vTaskSwitchContext>
	prvTaskExitError();
 80049d6:	f7ff ff1b 	bl	8004810 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	e000ed00 	.word	0xe000ed00
 80049e8:	410fc271 	.word	0x410fc271
 80049ec:	410fc270 	.word	0x410fc270
 80049f0:	e000e400 	.word	0xe000e400
 80049f4:	20000df4 	.word	0x20000df4
 80049f8:	20000df8 	.word	0x20000df8
 80049fc:	e000ed20 	.word	0xe000ed20
 8004a00:	2000001c 	.word	0x2000001c
 8004a04:	e000ef34 	.word	0xe000ef34

08004a08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a12:	f383 8811 	msr	BASEPRI, r3
 8004a16:	f3bf 8f6f 	isb	sy
 8004a1a:	f3bf 8f4f 	dsb	sy
 8004a1e:	607b      	str	r3, [r7, #4]
}
 8004a20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004a22:	4b10      	ldr	r3, [pc, #64]	@ (8004a64 <vPortEnterCritical+0x5c>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	3301      	adds	r3, #1
 8004a28:	4a0e      	ldr	r2, [pc, #56]	@ (8004a64 <vPortEnterCritical+0x5c>)
 8004a2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004a2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004a64 <vPortEnterCritical+0x5c>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d110      	bne.n	8004a56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004a34:	4b0c      	ldr	r3, [pc, #48]	@ (8004a68 <vPortEnterCritical+0x60>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d00b      	beq.n	8004a56 <vPortEnterCritical+0x4e>
	__asm volatile
 8004a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a42:	f383 8811 	msr	BASEPRI, r3
 8004a46:	f3bf 8f6f 	isb	sy
 8004a4a:	f3bf 8f4f 	dsb	sy
 8004a4e:	603b      	str	r3, [r7, #0]
}
 8004a50:	bf00      	nop
 8004a52:	bf00      	nop
 8004a54:	e7fd      	b.n	8004a52 <vPortEnterCritical+0x4a>
	}
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	2000001c 	.word	0x2000001c
 8004a68:	e000ed04 	.word	0xe000ed04

08004a6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004a72:	4b12      	ldr	r3, [pc, #72]	@ (8004abc <vPortExitCritical+0x50>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10b      	bne.n	8004a92 <vPortExitCritical+0x26>
	__asm volatile
 8004a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	607b      	str	r3, [r7, #4]
}
 8004a8c:	bf00      	nop
 8004a8e:	bf00      	nop
 8004a90:	e7fd      	b.n	8004a8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004a92:	4b0a      	ldr	r3, [pc, #40]	@ (8004abc <vPortExitCritical+0x50>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3b01      	subs	r3, #1
 8004a98:	4a08      	ldr	r2, [pc, #32]	@ (8004abc <vPortExitCritical+0x50>)
 8004a9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004a9c:	4b07      	ldr	r3, [pc, #28]	@ (8004abc <vPortExitCritical+0x50>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d105      	bne.n	8004ab0 <vPortExitCritical+0x44>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	f383 8811 	msr	BASEPRI, r3
}
 8004aae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr
 8004abc:	2000001c 	.word	0x2000001c

08004ac0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ac0:	f3ef 8009 	mrs	r0, PSP
 8004ac4:	f3bf 8f6f 	isb	sy
 8004ac8:	4b15      	ldr	r3, [pc, #84]	@ (8004b20 <pxCurrentTCBConst>)
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	f01e 0f10 	tst.w	lr, #16
 8004ad0:	bf08      	it	eq
 8004ad2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ad6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ada:	6010      	str	r0, [r2, #0]
 8004adc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ae0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004ae4:	f380 8811 	msr	BASEPRI, r0
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	f3bf 8f6f 	isb	sy
 8004af0:	f7fe ffae 	bl	8003a50 <vTaskSwitchContext>
 8004af4:	f04f 0000 	mov.w	r0, #0
 8004af8:	f380 8811 	msr	BASEPRI, r0
 8004afc:	bc09      	pop	{r0, r3}
 8004afe:	6819      	ldr	r1, [r3, #0]
 8004b00:	6808      	ldr	r0, [r1, #0]
 8004b02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b06:	f01e 0f10 	tst.w	lr, #16
 8004b0a:	bf08      	it	eq
 8004b0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004b10:	f380 8809 	msr	PSP, r0
 8004b14:	f3bf 8f6f 	isb	sy
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	f3af 8000 	nop.w

08004b20 <pxCurrentTCBConst>:
 8004b20:	200007c8 	.word	0x200007c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004b24:	bf00      	nop
 8004b26:	bf00      	nop

08004b28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
	__asm volatile
 8004b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b32:	f383 8811 	msr	BASEPRI, r3
 8004b36:	f3bf 8f6f 	isb	sy
 8004b3a:	f3bf 8f4f 	dsb	sy
 8004b3e:	607b      	str	r3, [r7, #4]
}
 8004b40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004b42:	f7fe fecb 	bl	80038dc <xTaskIncrementTick>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004b4c:	4b06      	ldr	r3, [pc, #24]	@ (8004b68 <xPortSysTickHandler+0x40>)
 8004b4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b52:	601a      	str	r2, [r3, #0]
 8004b54:	2300      	movs	r3, #0
 8004b56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	f383 8811 	msr	BASEPRI, r3
}
 8004b5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004b60:	bf00      	nop
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	e000ed04 	.word	0xe000ed04

08004b6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004b70:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba0 <vPortSetupTimerInterrupt+0x34>)
 8004b72:	2200      	movs	r2, #0
 8004b74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004b76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba4 <vPortSetupTimerInterrupt+0x38>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ba8 <vPortSetupTimerInterrupt+0x3c>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a0a      	ldr	r2, [pc, #40]	@ (8004bac <vPortSetupTimerInterrupt+0x40>)
 8004b82:	fba2 2303 	umull	r2, r3, r2, r3
 8004b86:	099b      	lsrs	r3, r3, #6
 8004b88:	4a09      	ldr	r2, [pc, #36]	@ (8004bb0 <vPortSetupTimerInterrupt+0x44>)
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004b8e:	4b04      	ldr	r3, [pc, #16]	@ (8004ba0 <vPortSetupTimerInterrupt+0x34>)
 8004b90:	2207      	movs	r2, #7
 8004b92:	601a      	str	r2, [r3, #0]
}
 8004b94:	bf00      	nop
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	e000e010 	.word	0xe000e010
 8004ba4:	e000e018 	.word	0xe000e018
 8004ba8:	20000010 	.word	0x20000010
 8004bac:	10624dd3 	.word	0x10624dd3
 8004bb0:	e000e014 	.word	0xe000e014

08004bb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004bb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004bc4 <vPortEnableVFP+0x10>
 8004bb8:	6801      	ldr	r1, [r0, #0]
 8004bba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004bbe:	6001      	str	r1, [r0, #0]
 8004bc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004bc2:	bf00      	nop
 8004bc4:	e000ed88 	.word	0xe000ed88

08004bc8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004bce:	f3ef 8305 	mrs	r3, IPSR
 8004bd2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2b0f      	cmp	r3, #15
 8004bd8:	d915      	bls.n	8004c06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004bda:	4a18      	ldr	r2, [pc, #96]	@ (8004c3c <vPortValidateInterruptPriority+0x74>)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	4413      	add	r3, r2
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004be4:	4b16      	ldr	r3, [pc, #88]	@ (8004c40 <vPortValidateInterruptPriority+0x78>)
 8004be6:	781b      	ldrb	r3, [r3, #0]
 8004be8:	7afa      	ldrb	r2, [r7, #11]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d20b      	bcs.n	8004c06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf2:	f383 8811 	msr	BASEPRI, r3
 8004bf6:	f3bf 8f6f 	isb	sy
 8004bfa:	f3bf 8f4f 	dsb	sy
 8004bfe:	607b      	str	r3, [r7, #4]
}
 8004c00:	bf00      	nop
 8004c02:	bf00      	nop
 8004c04:	e7fd      	b.n	8004c02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004c06:	4b0f      	ldr	r3, [pc, #60]	@ (8004c44 <vPortValidateInterruptPriority+0x7c>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8004c48 <vPortValidateInterruptPriority+0x80>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d90b      	bls.n	8004c2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	603b      	str	r3, [r7, #0]
}
 8004c28:	bf00      	nop
 8004c2a:	bf00      	nop
 8004c2c:	e7fd      	b.n	8004c2a <vPortValidateInterruptPriority+0x62>
	}
 8004c2e:	bf00      	nop
 8004c30:	3714      	adds	r7, #20
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr
 8004c3a:	bf00      	nop
 8004c3c:	e000e3f0 	.word	0xe000e3f0
 8004c40:	20000df4 	.word	0x20000df4
 8004c44:	e000ed0c 	.word	0xe000ed0c
 8004c48:	20000df8 	.word	0x20000df8

08004c4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b08a      	sub	sp, #40	@ 0x28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004c58:	f7fe fd84 	bl	8003764 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004c5c:	4b5c      	ldr	r3, [pc, #368]	@ (8004dd0 <pvPortMalloc+0x184>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004c64:	f000 f924 	bl	8004eb0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004c68:	4b5a      	ldr	r3, [pc, #360]	@ (8004dd4 <pvPortMalloc+0x188>)
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	f040 8095 	bne.w	8004da0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01e      	beq.n	8004cba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004c7c:	2208      	movs	r2, #8
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4413      	add	r3, r2
 8004c82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f003 0307 	and.w	r3, r3, #7
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d015      	beq.n	8004cba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f023 0307 	bic.w	r3, r3, #7
 8004c94:	3308      	adds	r3, #8
 8004c96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f003 0307 	and.w	r3, r3, #7
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00b      	beq.n	8004cba <pvPortMalloc+0x6e>
	__asm volatile
 8004ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca6:	f383 8811 	msr	BASEPRI, r3
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	f3bf 8f4f 	dsb	sy
 8004cb2:	617b      	str	r3, [r7, #20]
}
 8004cb4:	bf00      	nop
 8004cb6:	bf00      	nop
 8004cb8:	e7fd      	b.n	8004cb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d06f      	beq.n	8004da0 <pvPortMalloc+0x154>
 8004cc0:	4b45      	ldr	r3, [pc, #276]	@ (8004dd8 <pvPortMalloc+0x18c>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d86a      	bhi.n	8004da0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004cca:	4b44      	ldr	r3, [pc, #272]	@ (8004ddc <pvPortMalloc+0x190>)
 8004ccc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004cce:	4b43      	ldr	r3, [pc, #268]	@ (8004ddc <pvPortMalloc+0x190>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004cd4:	e004      	b.n	8004ce0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d903      	bls.n	8004cf2 <pvPortMalloc+0xa6>
 8004cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1f1      	bne.n	8004cd6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004cf2:	4b37      	ldr	r3, [pc, #220]	@ (8004dd0 <pvPortMalloc+0x184>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d051      	beq.n	8004da0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004cfc:	6a3b      	ldr	r3, [r7, #32]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2208      	movs	r2, #8
 8004d02:	4413      	add	r3, r2
 8004d04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	1ad2      	subs	r2, r2, r3
 8004d16:	2308      	movs	r3, #8
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d920      	bls.n	8004d60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4413      	add	r3, r2
 8004d24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d00b      	beq.n	8004d48 <pvPortMalloc+0xfc>
	__asm volatile
 8004d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d34:	f383 8811 	msr	BASEPRI, r3
 8004d38:	f3bf 8f6f 	isb	sy
 8004d3c:	f3bf 8f4f 	dsb	sy
 8004d40:	613b      	str	r3, [r7, #16]
}
 8004d42:	bf00      	nop
 8004d44:	bf00      	nop
 8004d46:	e7fd      	b.n	8004d44 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4a:	685a      	ldr	r2, [r3, #4]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	1ad2      	subs	r2, r2, r3
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004d5a:	69b8      	ldr	r0, [r7, #24]
 8004d5c:	f000 f90a 	bl	8004f74 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004d60:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd8 <pvPortMalloc+0x18c>)
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	4a1b      	ldr	r2, [pc, #108]	@ (8004dd8 <pvPortMalloc+0x18c>)
 8004d6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004d6e:	4b1a      	ldr	r3, [pc, #104]	@ (8004dd8 <pvPortMalloc+0x18c>)
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	4b1b      	ldr	r3, [pc, #108]	@ (8004de0 <pvPortMalloc+0x194>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d203      	bcs.n	8004d82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004d7a:	4b17      	ldr	r3, [pc, #92]	@ (8004dd8 <pvPortMalloc+0x18c>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a18      	ldr	r2, [pc, #96]	@ (8004de0 <pvPortMalloc+0x194>)
 8004d80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	4b13      	ldr	r3, [pc, #76]	@ (8004dd4 <pvPortMalloc+0x188>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	431a      	orrs	r2, r3
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	2200      	movs	r2, #0
 8004d94:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004d96:	4b13      	ldr	r3, [pc, #76]	@ (8004de4 <pvPortMalloc+0x198>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	4a11      	ldr	r2, [pc, #68]	@ (8004de4 <pvPortMalloc+0x198>)
 8004d9e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004da0:	f7fe fcee 	bl	8003780 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00b      	beq.n	8004dc6 <pvPortMalloc+0x17a>
	__asm volatile
 8004dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db2:	f383 8811 	msr	BASEPRI, r3
 8004db6:	f3bf 8f6f 	isb	sy
 8004dba:	f3bf 8f4f 	dsb	sy
 8004dbe:	60fb      	str	r3, [r7, #12]
}
 8004dc0:	bf00      	nop
 8004dc2:	bf00      	nop
 8004dc4:	e7fd      	b.n	8004dc2 <pvPortMalloc+0x176>
	return pvReturn;
 8004dc6:	69fb      	ldr	r3, [r7, #28]
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3728      	adds	r7, #40	@ 0x28
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	20004a04 	.word	0x20004a04
 8004dd4:	20004a18 	.word	0x20004a18
 8004dd8:	20004a08 	.word	0x20004a08
 8004ddc:	200049fc 	.word	0x200049fc
 8004de0:	20004a0c 	.word	0x20004a0c
 8004de4:	20004a10 	.word	0x20004a10

08004de8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b086      	sub	sp, #24
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d04f      	beq.n	8004e9a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004dfa:	2308      	movs	r3, #8
 8004dfc:	425b      	negs	r3, r3
 8004dfe:	697a      	ldr	r2, [r7, #20]
 8004e00:	4413      	add	r3, r2
 8004e02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	4b25      	ldr	r3, [pc, #148]	@ (8004ea4 <vPortFree+0xbc>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4013      	ands	r3, r2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10b      	bne.n	8004e2e <vPortFree+0x46>
	__asm volatile
 8004e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e1a:	f383 8811 	msr	BASEPRI, r3
 8004e1e:	f3bf 8f6f 	isb	sy
 8004e22:	f3bf 8f4f 	dsb	sy
 8004e26:	60fb      	str	r3, [r7, #12]
}
 8004e28:	bf00      	nop
 8004e2a:	bf00      	nop
 8004e2c:	e7fd      	b.n	8004e2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00b      	beq.n	8004e4e <vPortFree+0x66>
	__asm volatile
 8004e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e3a:	f383 8811 	msr	BASEPRI, r3
 8004e3e:	f3bf 8f6f 	isb	sy
 8004e42:	f3bf 8f4f 	dsb	sy
 8004e46:	60bb      	str	r3, [r7, #8]
}
 8004e48:	bf00      	nop
 8004e4a:	bf00      	nop
 8004e4c:	e7fd      	b.n	8004e4a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	4b14      	ldr	r3, [pc, #80]	@ (8004ea4 <vPortFree+0xbc>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4013      	ands	r3, r2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d01e      	beq.n	8004e9a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d11a      	bne.n	8004e9a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	685a      	ldr	r2, [r3, #4]
 8004e68:	4b0e      	ldr	r3, [pc, #56]	@ (8004ea4 <vPortFree+0xbc>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	401a      	ands	r2, r3
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004e74:	f7fe fc76 	bl	8003764 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea8 <vPortFree+0xc0>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4413      	add	r3, r2
 8004e82:	4a09      	ldr	r2, [pc, #36]	@ (8004ea8 <vPortFree+0xc0>)
 8004e84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004e86:	6938      	ldr	r0, [r7, #16]
 8004e88:	f000 f874 	bl	8004f74 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004e8c:	4b07      	ldr	r3, [pc, #28]	@ (8004eac <vPortFree+0xc4>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	3301      	adds	r3, #1
 8004e92:	4a06      	ldr	r2, [pc, #24]	@ (8004eac <vPortFree+0xc4>)
 8004e94:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004e96:	f7fe fc73 	bl	8003780 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004e9a:	bf00      	nop
 8004e9c:	3718      	adds	r7, #24
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	20004a18 	.word	0x20004a18
 8004ea8:	20004a08 	.word	0x20004a08
 8004eac:	20004a14 	.word	0x20004a14

08004eb0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004eb6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004eba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004ebc:	4b27      	ldr	r3, [pc, #156]	@ (8004f5c <prvHeapInit+0xac>)
 8004ebe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f003 0307 	and.w	r3, r3, #7
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00c      	beq.n	8004ee4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	3307      	adds	r3, #7
 8004ece:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f023 0307 	bic.w	r3, r3, #7
 8004ed6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ed8:	68ba      	ldr	r2, [r7, #8]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	4a1f      	ldr	r2, [pc, #124]	@ (8004f5c <prvHeapInit+0xac>)
 8004ee0:	4413      	add	r3, r2
 8004ee2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8004f60 <prvHeapInit+0xb0>)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004eee:	4b1c      	ldr	r3, [pc, #112]	@ (8004f60 <prvHeapInit+0xb0>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	68ba      	ldr	r2, [r7, #8]
 8004ef8:	4413      	add	r3, r2
 8004efa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004efc:	2208      	movs	r2, #8
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	1a9b      	subs	r3, r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f023 0307 	bic.w	r3, r3, #7
 8004f0a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4a15      	ldr	r2, [pc, #84]	@ (8004f64 <prvHeapInit+0xb4>)
 8004f10:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004f12:	4b14      	ldr	r3, [pc, #80]	@ (8004f64 <prvHeapInit+0xb4>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2200      	movs	r2, #0
 8004f18:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004f1a:	4b12      	ldr	r3, [pc, #72]	@ (8004f64 <prvHeapInit+0xb4>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68fa      	ldr	r2, [r7, #12]
 8004f2a:	1ad2      	subs	r2, r2, r3
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004f30:	4b0c      	ldr	r3, [pc, #48]	@ (8004f64 <prvHeapInit+0xb4>)
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8004f68 <prvHeapInit+0xb8>)
 8004f3e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	4a09      	ldr	r2, [pc, #36]	@ (8004f6c <prvHeapInit+0xbc>)
 8004f46:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004f48:	4b09      	ldr	r3, [pc, #36]	@ (8004f70 <prvHeapInit+0xc0>)
 8004f4a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004f4e:	601a      	str	r2, [r3, #0]
}
 8004f50:	bf00      	nop
 8004f52:	3714      	adds	r7, #20
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr
 8004f5c:	20000dfc 	.word	0x20000dfc
 8004f60:	200049fc 	.word	0x200049fc
 8004f64:	20004a04 	.word	0x20004a04
 8004f68:	20004a0c 	.word	0x20004a0c
 8004f6c:	20004a08 	.word	0x20004a08
 8004f70:	20004a18 	.word	0x20004a18

08004f74 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004f7c:	4b28      	ldr	r3, [pc, #160]	@ (8005020 <prvInsertBlockIntoFreeList+0xac>)
 8004f7e:	60fb      	str	r3, [r7, #12]
 8004f80:	e002      	b.n	8004f88 <prvInsertBlockIntoFreeList+0x14>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	60fb      	str	r3, [r7, #12]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d8f7      	bhi.n	8004f82 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d108      	bne.n	8004fb6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	685a      	ldr	r2, [r3, #4]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	441a      	add	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	68ba      	ldr	r2, [r7, #8]
 8004fc0:	441a      	add	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d118      	bne.n	8004ffc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	4b15      	ldr	r3, [pc, #84]	@ (8005024 <prvInsertBlockIntoFreeList+0xb0>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	429a      	cmp	r2, r3
 8004fd4:	d00d      	beq.n	8004ff2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685a      	ldr	r2, [r3, #4]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	441a      	add	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	e008      	b.n	8005004 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8005024 <prvInsertBlockIntoFreeList+0xb0>)
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	601a      	str	r2, [r3, #0]
 8004ffa:	e003      	b.n	8005004 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005004:	68fa      	ldr	r2, [r7, #12]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	429a      	cmp	r2, r3
 800500a:	d002      	beq.n	8005012 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005012:	bf00      	nop
 8005014:	3714      	adds	r7, #20
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	200049fc 	.word	0x200049fc
 8005024:	20004a04 	.word	0x20004a04

08005028 <memset>:
 8005028:	4402      	add	r2, r0
 800502a:	4603      	mov	r3, r0
 800502c:	4293      	cmp	r3, r2
 800502e:	d100      	bne.n	8005032 <memset+0xa>
 8005030:	4770      	bx	lr
 8005032:	f803 1b01 	strb.w	r1, [r3], #1
 8005036:	e7f9      	b.n	800502c <memset+0x4>

08005038 <__libc_init_array>:
 8005038:	b570      	push	{r4, r5, r6, lr}
 800503a:	4d0d      	ldr	r5, [pc, #52]	@ (8005070 <__libc_init_array+0x38>)
 800503c:	4c0d      	ldr	r4, [pc, #52]	@ (8005074 <__libc_init_array+0x3c>)
 800503e:	1b64      	subs	r4, r4, r5
 8005040:	10a4      	asrs	r4, r4, #2
 8005042:	2600      	movs	r6, #0
 8005044:	42a6      	cmp	r6, r4
 8005046:	d109      	bne.n	800505c <__libc_init_array+0x24>
 8005048:	4d0b      	ldr	r5, [pc, #44]	@ (8005078 <__libc_init_array+0x40>)
 800504a:	4c0c      	ldr	r4, [pc, #48]	@ (800507c <__libc_init_array+0x44>)
 800504c:	f000 f826 	bl	800509c <_init>
 8005050:	1b64      	subs	r4, r4, r5
 8005052:	10a4      	asrs	r4, r4, #2
 8005054:	2600      	movs	r6, #0
 8005056:	42a6      	cmp	r6, r4
 8005058:	d105      	bne.n	8005066 <__libc_init_array+0x2e>
 800505a:	bd70      	pop	{r4, r5, r6, pc}
 800505c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005060:	4798      	blx	r3
 8005062:	3601      	adds	r6, #1
 8005064:	e7ee      	b.n	8005044 <__libc_init_array+0xc>
 8005066:	f855 3b04 	ldr.w	r3, [r5], #4
 800506a:	4798      	blx	r3
 800506c:	3601      	adds	r6, #1
 800506e:	e7f2      	b.n	8005056 <__libc_init_array+0x1e>
 8005070:	08005144 	.word	0x08005144
 8005074:	08005144 	.word	0x08005144
 8005078:	08005144 	.word	0x08005144
 800507c:	08005148 	.word	0x08005148

08005080 <memcpy>:
 8005080:	440a      	add	r2, r1
 8005082:	4291      	cmp	r1, r2
 8005084:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005088:	d100      	bne.n	800508c <memcpy+0xc>
 800508a:	4770      	bx	lr
 800508c:	b510      	push	{r4, lr}
 800508e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005092:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005096:	4291      	cmp	r1, r2
 8005098:	d1f9      	bne.n	800508e <memcpy+0xe>
 800509a:	bd10      	pop	{r4, pc}

0800509c <_init>:
 800509c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800509e:	bf00      	nop
 80050a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050a2:	bc08      	pop	{r3}
 80050a4:	469e      	mov	lr, r3
 80050a6:	4770      	bx	lr

080050a8 <_fini>:
 80050a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050aa:	bf00      	nop
 80050ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ae:	bc08      	pop	{r3}
 80050b0:	469e      	mov	lr, r3
 80050b2:	4770      	bx	lr
