Log File Generated: 2013/12/2 14:11:02

Working directory: Z:\mxmf\projects\xregister\tex\
Executable file:   "C:\Program Files (x86)\SynaptiCAD\bin\win32\vlogcmd.exe"
Program arguments:
 "C:\Program Files (x86)\SynaptiCAD\bin\win32\vlogcmd.exe" +libext+.v+.vo +typdelays +evalmode +loadpli1=syncadvlogcmd.dll:register_default_tasks,register_syncad_tasks -s -l nolog "+incdir+C:/Program Files (x86)/SynaptiCAD/" -y "C:/Program Files (x86)/SynaptiCAD/lib/verilog/" -y "C:/Program Files (x86)/SynaptiCAD/lib/" slave-rdTim.v -v "C:\Program Files (x86)\SynaptiCAD\hdl\wavelib_exact.v"
PLI veriusertfs array loaded from syncadvlogcmd.dll using bootstrap register_default_tasks
PLI veriusertfs array loaded from syncadvlogcmd.dll using bootstrap register_syncad_tasks
VeriLogger Command Line (***Licensed***) simulation log created at Mon Dec 02 14:11:04 2013
Beginning Compile
Beginning Phase I
Compiling source file: slave-rdTim.v
Compiling source file as library: C:\Program Files (x86)\SynaptiCAD\hdl\wavelib_exact.v
Finished Phase I
Entering Phase II...
Finished Phase II
Entering Phase III...
Finished Phase III
Highest level modules:   syncad_top
Compile Complete
.
Running...
C1> .
TB> Total Warnings =           0
TB> Total Errors =           0
0 Errors, 0 Warnings
Compile time = 0.07800, Load time = 0.04700, Execution time = 0.20200

Normal exit
Process exited with code 0.
