// Seed: 1275452585
module module_0 (
    input wire id_0
);
  logic id_2;
  ;
  wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd55,
    parameter id_8 = 32'd4
) (
    output tri0 id_0,
    output supply1 id_1,
    input tri1 id_2
    , _id_8,
    output supply1 id_3,
    input uwire _id_4,
    output tri1 id_5,
    output supply0 id_6
);
  wire id_9;
  module_0 modCall_1 (id_2);
  wire [id_8  &&  id_4 : -1 'h0] id_10;
endmodule
module module_2 ();
  supply1 id_1;
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
