#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001108d30 .scope module, "adder" "adder" 2 22;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
o00000000011f0088 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000010f38e0_0 .net "a", 31 0, o00000000011f0088;  0 drivers
o00000000011f00b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000010f35c0_0 .net "b", 31 0, o00000000011f00b8;  0 drivers
v00000000010f3980_0 .net "y", 31 0, L_000000000123fba0;  1 drivers
L_000000000123fba0 .arith/sum 32, o00000000011f0088, o00000000011f00b8;
S_00000000011ede00 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v000000000123e3e0_0 .var "clk", 0 0;
v000000000123e480_0 .net "dataadr", 31 0, L_000000000123e7a0;  1 drivers
v000000000123f380_0 .net "memwrite", 0 0, L_000000000123e700;  1 drivers
v000000000123e5c0_0 .var "reset", 0 0;
v000000000123e840_0 .net "writedata", 31 0, v000000000111b1c0_0;  1 drivers
E_00000000010c5710 .event negedge, v00000000010f4240_0;
S_00000000011edf90 .scope module, "dut" "top" 3 12, 4 4 0, S_00000000011ede00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "adr";
    .port_info 4 /OUTPUT 1 "memwrite";
v000000000123e520_0 .net "adr", 31 0, L_000000000123e7a0;  alias, 1 drivers
v000000000123fd80_0 .net "clk", 0 0, v000000000123e3e0_0;  1 drivers
v000000000123f420_0 .net "memwrite", 0 0, L_000000000123e700;  alias, 1 drivers
v000000000123ef20_0 .net "readdata", 31 0, L_00000000010edec0;  1 drivers
v000000000123fb00_0 .net "reset", 0 0, v000000000123e5c0_0;  1 drivers
v000000000123ee80_0 .net "writedata", 31 0, v000000000111b1c0_0;  alias, 1 drivers
S_00000000011ee8e0 .scope module, "mem" "mem" 4 14, 5 8 0, S_00000000011edf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000000010edec0 .functor BUFZ 32, L_0000000001298730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010f3f20 .array "RAM", 0 63, 31 0;
v00000000010f3fc0_0 .net *"_s0", 31 0, L_0000000001298730;  1 drivers
v00000000010f3d40_0 .net *"_s3", 29 0, L_00000000012985f0;  1 drivers
v00000000010f41a0_0 .net "a", 31 0, L_000000000123e7a0;  alias, 1 drivers
v00000000010f4240_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v00000000010f30c0_0 .net "rd", 31 0, L_00000000010edec0;  alias, 1 drivers
v00000000010f2c60_0 .net "wd", 31 0, v000000000111b1c0_0;  alias, 1 drivers
v00000000010f2da0_0 .net "we", 0 0, L_000000000123e700;  alias, 1 drivers
E_00000000010c6010 .event posedge, v00000000010f4240_0;
L_0000000001298730 .array/port v00000000010f3f20, L_00000000012985f0;
L_00000000012985f0 .part L_000000000123e7a0, 2, 30;
S_00000000011eea70 .scope module, "mips" "mips" 4 11, 6 4 0, S_00000000011edf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "adr";
    .port_info 3 /OUTPUT 32 "writedata";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /INPUT 32 "readdata";
v000000000123b4a0_0 .net "adr", 31 0, L_000000000123e7a0;  alias, 1 drivers
v000000000123abe0_0 .net "alucontrol", 2 0, v00000000010f2ee0_0;  1 drivers
v000000000123b5e0_0 .net "alusrca", 0 0, L_000000000123e200;  1 drivers
v000000000123a6e0_0 .net "alusrcb", 1 0, L_000000000123f740;  1 drivers
v000000000123ab40_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v000000000123b720_0 .net "funct", 5 0, L_000000000123e660;  1 drivers
v000000000123bea0_0 .net "iord", 0 0, L_000000000123f600;  1 drivers
v000000000123bf40_0 .net "irwrite", 0 0, L_000000000123fe20;  1 drivers
v000000000123ac80_0 .net "memtoreg", 0 0, L_000000000123f6a0;  1 drivers
v000000000123a0a0_0 .net "memwrite", 0 0, L_000000000123e700;  alias, 1 drivers
v000000000123a140_0 .net "op", 5 0, L_000000000123f7e0;  1 drivers
v000000000123a320_0 .net "pcen", 0 0, L_00000000010ede50;  1 drivers
v000000000123a500_0 .net "pcsrc", 1 0, L_000000000123f9c0;  1 drivers
v000000000123a5a0_0 .net "readdata", 31 0, L_00000000010edec0;  alias, 1 drivers
v000000000123a640_0 .net "regdst", 0 0, L_000000000123f240;  1 drivers
v000000000123ad20_0 .net "regwrite", 0 0, L_000000000123f560;  1 drivers
v00000000012329c0_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
v000000000123f2e0_0 .net "writedata", 31 0, v000000000111b1c0_0;  alias, 1 drivers
v000000000123f4c0_0 .net "zero", 0 0, L_0000000001298c30;  1 drivers
S_0000000001079380 .scope module, "c" "controller" 6 15, 6 27 0, S_00000000011eea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 6 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "pcen";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "irwrite";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "alusrca";
    .port_info 10 /OUTPUT 1 "iord";
    .port_info 11 /OUTPUT 1 "memtoreg";
    .port_info 12 /OUTPUT 1 "regdst";
    .port_info 13 /OUTPUT 2 "alusrcb";
    .port_info 14 /OUTPUT 2 "pcsrc";
    .port_info 15 /OUTPUT 3 "alucontrol";
L_00000000010edd70 .functor AND 1, L_000000000123eca0, L_0000000001298c30, C4<1>, C4<1>;
L_00000000010ede50 .functor OR 1, L_00000000010edd70, L_000000000123ede0, C4<0>, C4<0>;
v0000000001233f00_0 .net *"_s0", 0 0, L_00000000010edd70;  1 drivers
v0000000001233b40_0 .net "alucontrol", 2 0, v00000000010f2ee0_0;  alias, 1 drivers
v00000000012330a0_0 .net "aluop", 1 0, L_000000000123e980;  1 drivers
v0000000001233640_0 .net "alusrca", 0 0, L_000000000123e200;  alias, 1 drivers
v0000000001233320_0 .net "alusrcb", 1 0, L_000000000123f740;  alias, 1 drivers
v0000000001233780_0 .net "branch", 0 0, L_000000000123eca0;  1 drivers
v0000000001232060_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v0000000001232240_0 .net "funct", 5 0, L_000000000123e660;  alias, 1 drivers
v00000000012327e0_0 .net "iord", 0 0, L_000000000123f600;  alias, 1 drivers
v0000000001233be0_0 .net "irwrite", 0 0, L_000000000123fe20;  alias, 1 drivers
v0000000001232100_0 .net "memtoreg", 0 0, L_000000000123f6a0;  alias, 1 drivers
v0000000001232560_0 .net "memwrite", 0 0, L_000000000123e700;  alias, 1 drivers
v0000000001233140_0 .net "op", 5 0, L_000000000123f7e0;  alias, 1 drivers
v0000000001233460_0 .net "pcen", 0 0, L_00000000010ede50;  alias, 1 drivers
v0000000001232ba0_0 .net "pcsrc", 1 0, L_000000000123f9c0;  alias, 1 drivers
v0000000001233820_0 .net "pcwrite", 0 0, L_000000000123ede0;  1 drivers
v0000000001232880_0 .net "regdst", 0 0, L_000000000123f240;  alias, 1 drivers
v0000000001233c80_0 .net "regwrite", 0 0, L_000000000123f560;  alias, 1 drivers
v00000000012321a0_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
v0000000001233500_0 .net "zero", 0 0, L_0000000001298c30;  alias, 1 drivers
S_0000000001079510 .scope module, "ad" "aludec" 6 43, 6 141 0, S_0000000001079380;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v00000000010f2ee0_0 .var "alucontrol", 2 0;
v00000000010f37a0_0 .net "aluop", 1 0, L_000000000123e980;  alias, 1 drivers
v00000000010f46a0_0 .net "funct", 5 0, L_000000000123e660;  alias, 1 drivers
E_00000000010c5510 .event edge, v00000000010f37a0_0, v00000000010f46a0_0;
S_000000000107ccf0 .scope module, "md" "maindec" 6 39, 6 53 0, S_0000000001079380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /OUTPUT 1 "pcwrite";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "irwrite";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "alusrca";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "iord";
    .port_info 10 /OUTPUT 1 "memtoreg";
    .port_info 11 /OUTPUT 1 "regdst";
    .port_info 12 /OUTPUT 2 "alusrcb";
    .port_info 13 /OUTPUT 2 "pcsrc";
    .port_info 14 /OUTPUT 2 "aluop";
P_00000000010860f0 .param/l "ADDI" 0 6 77, C4<001000>;
P_0000000001086128 .param/l "ADDIEX" 0 6 69, C4<1001>;
P_0000000001086160 .param/l "ADDIWB" 0 6 70, C4<1010>;
P_0000000001086198 .param/l "BEQ" 0 6 76, C4<000100>;
P_00000000010861d0 .param/l "BEQEX" 0 6 68, C4<1000>;
P_0000000001086208 .param/l "DECODE" 0 6 61, C4<0001>;
P_0000000001086240 .param/l "FETCH" 0 6 60, C4<0000>;
P_0000000001086278 .param/l "J" 0 6 78, C4<000010>;
P_00000000010862b0 .param/l "JEX" 0 6 71, C4<1011>;
P_00000000010862e8 .param/l "LW" 0 6 73, C4<100011>;
P_0000000001086320 .param/l "MEMADR" 0 6 62, C4<0010>;
P_0000000001086358 .param/l "MEMRD" 0 6 63, C4<0011>;
P_0000000001086390 .param/l "MEMWB" 0 6 64, C4<0100>;
P_00000000010863c8 .param/l "MEMWR" 0 6 65, C4<0101>;
P_0000000001086400 .param/l "RTYPE" 0 6 75, C4<000000>;
P_0000000001086438 .param/l "RTYPEEX" 0 6 66, C4<0110>;
P_0000000001086470 .param/l "RTYPEWB" 0 6 67, C4<0111>;
P_00000000010864a8 .param/l "SW" 0 6 74, C4<101011>;
v0000000001056970_0 .net *"_s14", 14 0, v0000000001055c50_0;  1 drivers
v0000000001056010_0 .net "aluop", 1 0, L_000000000123e980;  alias, 1 drivers
v00000000010572d0_0 .net "alusrca", 0 0, L_000000000123e200;  alias, 1 drivers
v00000000010554d0_0 .net "alusrcb", 1 0, L_000000000123f740;  alias, 1 drivers
v0000000001056150_0 .net "branch", 0 0, L_000000000123eca0;  alias, 1 drivers
v00000000010556b0_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v0000000001055c50_0 .var "controls", 14 0;
v0000000001233e60_0 .net "iord", 0 0, L_000000000123f600;  alias, 1 drivers
v00000000012322e0_0 .net "irwrite", 0 0, L_000000000123fe20;  alias, 1 drivers
v0000000001233d20_0 .net "memtoreg", 0 0, L_000000000123f6a0;  alias, 1 drivers
v00000000012333c0_0 .net "memwrite", 0 0, L_000000000123e700;  alias, 1 drivers
v00000000012326a0_0 .var "nextstate", 3 0;
v0000000001233aa0_0 .net "op", 5 0, L_000000000123f7e0;  alias, 1 drivers
v00000000012338c0_0 .net "pcsrc", 1 0, L_000000000123f9c0;  alias, 1 drivers
v0000000001232ce0_0 .net "pcwrite", 0 0, L_000000000123ede0;  alias, 1 drivers
v0000000001233dc0_0 .net "regdst", 0 0, L_000000000123f240;  alias, 1 drivers
v0000000001232740_0 .net "regwrite", 0 0, L_000000000123f560;  alias, 1 drivers
v0000000001232d80_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
v0000000001233280_0 .var "state", 3 0;
E_00000000010c5790 .event edge, v0000000001233280_0;
E_00000000010c5810 .event edge, v0000000001233280_0, v0000000001233aa0_0;
E_00000000010c5890 .event posedge, v0000000001232d80_0, v00000000010f4240_0;
L_000000000123ede0 .part v0000000001055c50_0, 14, 1;
L_000000000123e700 .part v0000000001055c50_0, 13, 1;
L_000000000123fe20 .part v0000000001055c50_0, 12, 1;
L_000000000123f560 .part v0000000001055c50_0, 11, 1;
L_000000000123e200 .part v0000000001055c50_0, 10, 1;
L_000000000123eca0 .part v0000000001055c50_0, 9, 1;
L_000000000123f600 .part v0000000001055c50_0, 8, 1;
L_000000000123f6a0 .part v0000000001055c50_0, 7, 1;
L_000000000123f240 .part v0000000001055c50_0, 6, 1;
L_000000000123f740 .part v0000000001055c50_0, 4, 2;
L_000000000123f9c0 .part v0000000001055c50_0, 2, 2;
L_000000000123e980 .part v0000000001055c50_0, 0, 2;
S_000000000107ce80 .scope module, "dp" "datapath" 6 19, 6 161 0, S_00000000011eea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcen";
    .port_info 3 /INPUT 1 "irwrite";
    .port_info 4 /INPUT 1 "regwrite";
    .port_info 5 /INPUT 1 "alusrca";
    .port_info 6 /INPUT 1 "iord";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 1 "regdst";
    .port_info 9 /INPUT 2 "alusrcb";
    .port_info 10 /INPUT 2 "pcsrc";
    .port_info 11 /INPUT 3 "alucontrol";
    .port_info 12 /OUTPUT 6 "op";
    .port_info 13 /OUTPUT 6 "funct";
    .port_info 14 /OUTPUT 1 "zero";
    .port_info 15 /OUTPUT 32 "adr";
    .port_info 16 /OUTPUT 32 "writedata";
    .port_info 17 /INPUT 32 "readdata";
v00000000012372a0_0 .net *"_s17", 3 0, L_0000000001299630;  1 drivers
v0000000001236940_0 .net *"_s19", 25 0, L_0000000001299270;  1 drivers
L_0000000001240430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012369e0_0 .net/2u *"_s20", 1 0, L_0000000001240430;  1 drivers
v0000000001236c60_0 .net "a", 31 0, v000000000111bee0_0;  1 drivers
v000000000123a3c0_0 .net "adr", 31 0, L_000000000123e7a0;  alias, 1 drivers
v000000000123adc0_0 .net "alucontrol", 2 0, v00000000010f2ee0_0;  alias, 1 drivers
v000000000123a820_0 .net "aluout", 31 0, v000000000111c0c0_0;  1 drivers
v000000000123bae0_0 .net "aluresult", 31 0, L_0000000001299450;  1 drivers
v000000000123ae60_0 .net "alusrca", 0 0, L_000000000123e200;  alias, 1 drivers
v000000000123bcc0_0 .net "alusrcb", 1 0, L_000000000123f740;  alias, 1 drivers
v000000000123af00_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v000000000123afa0_0 .net "data", 31 0, v000000000111a9a0_0;  1 drivers
v000000000123a960_0 .net "funct", 5 0, L_000000000123e660;  alias, 1 drivers
v000000000123bd60_0 .net "instr", 31 0, v000000000111a720_0;  1 drivers
v000000000123bb80_0 .net "iord", 0 0, L_000000000123f600;  alias, 1 drivers
v000000000123a1e0_0 .net "irwrite", 0 0, L_000000000123fe20;  alias, 1 drivers
v000000000123b680_0 .net "memtoreg", 0 0, L_000000000123f6a0;  alias, 1 drivers
v000000000123b0e0_0 .net "op", 5 0, L_000000000123f7e0;  alias, 1 drivers
v000000000123b040_0 .net "pc", 31 0, v000000000111ac20_0;  1 drivers
v000000000123b900_0 .net "pcen", 0 0, L_00000000010ede50;  alias, 1 drivers
v000000000123b220_0 .net "pcjump", 31 0, L_00000000012989b0;  1 drivers
v000000000123b7c0_0 .net "pcnext", 31 0, L_0000000001298550;  1 drivers
v000000000123aa00_0 .net "pcsrc", 1 0, L_000000000123f9c0;  alias, 1 drivers
v000000000123a460_0 .net "rd1", 31 0, L_000000000123eac0;  1 drivers
v000000000123b860_0 .net "rd2", 31 0, L_000000000123ed40;  1 drivers
v000000000123b9a0_0 .net "readdata", 31 0, L_00000000010edec0;  alias, 1 drivers
v000000000123a780_0 .net "regdst", 0 0, L_000000000123f240;  alias, 1 drivers
v000000000123a8c0_0 .net "regwrite", 0 0, L_000000000123f560;  alias, 1 drivers
v000000000123b540_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
v000000000123b360_0 .net "signimm", 31 0, L_000000000123e2a0;  1 drivers
v000000000123b400_0 .net "signimmsh", 31 0, L_0000000001299db0;  1 drivers
v000000000123bc20_0 .net "srca", 31 0, L_000000000123e0c0;  1 drivers
v000000000123b2c0_0 .net "srcb", 31 0, v0000000001236d00_0;  1 drivers
v000000000123a280_0 .net "wd3", 31 0, L_000000000123fa60;  1 drivers
v000000000123ba40_0 .net "writedata", 31 0, v000000000111b1c0_0;  alias, 1 drivers
v000000000123b180_0 .net "writereg", 4 0, L_000000000123f880;  1 drivers
v000000000123aaa0_0 .net "zero", 0 0, L_0000000001298c30;  alias, 1 drivers
L_000000000123f7e0 .part v000000000111a720_0, 26, 6;
L_000000000123e660 .part v000000000111a720_0, 0, 6;
L_000000000123efc0 .part v000000000111a720_0, 16, 5;
L_000000000123f920 .part v000000000111a720_0, 11, 5;
L_000000000123f100 .part v000000000111a720_0, 21, 5;
L_000000000123ff60 .part v000000000111a720_0, 16, 5;
L_000000000123e340 .part v000000000111a720_0, 0, 16;
L_0000000001299630 .part v000000000111ac20_0, 28, 4;
L_0000000001299270 .part v000000000111a720_0, 0, 26;
L_00000000012989b0 .concat [ 2 26 4 0], L_0000000001240430, L_0000000001299270, L_0000000001299630;
S_00000000010828c0 .scope module, "adrmux" "mux2" 6 189, 2 63 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010c5a90 .param/l "WIDTH" 0 2 63, +C4<00000000000000000000000000100000>;
v0000000001233960_0 .net "d0", 31 0, v000000000111ac20_0;  alias, 1 drivers
v00000000012336e0_0 .net "d1", 31 0, v000000000111c0c0_0;  alias, 1 drivers
v0000000001233a00_0 .net "s", 0 0, L_000000000123f600;  alias, 1 drivers
v0000000001232380_0 .net "y", 31 0, L_000000000123e7a0;  alias, 1 drivers
L_000000000123e7a0 .functor MUXZ 32, v000000000111ac20_0, v000000000111c0c0_0, L_000000000123f600, C4<>;
S_0000000001082a50 .scope module, "alu" "alu" 6 208, 7 11 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "f";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
v0000000001233000_0 .net *"_s10", 1 0, L_0000000001298b90;  1 drivers
L_0000000001240358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000111b4e0_0 .net/2u *"_s2", 31 0, L_0000000001240358;  1 drivers
v000000000111acc0_0 .net *"_s4", 0 0, L_0000000001299810;  1 drivers
L_00000000012403a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000111c340_0 .net/2s *"_s6", 1 0, L_00000000012403a0;  1 drivers
L_00000000012403e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000111b580_0 .net/2s *"_s8", 1 0, L_00000000012403e8;  1 drivers
v000000000111bb20_0 .net "a", 31 0, L_000000000123e0c0;  alias, 1 drivers
v000000000111bbc0_0 .net "b", 31 0, v0000000001236d00_0;  alias, 1 drivers
v000000000111b940_0 .net "f", 2 0, v00000000010f2ee0_0;  alias, 1 drivers
v000000000111b620_0 .net "outArithmetic", 31 0, v0000000001232600_0;  1 drivers
v000000000111b6c0_0 .net "outLogic", 31 0, v0000000001232b00_0;  1 drivers
v000000000111a7c0_0 .net "y", 31 0, L_0000000001299450;  alias, 1 drivers
v000000000111aea0_0 .net "zero", 0 0, L_0000000001298c30;  alias, 1 drivers
L_0000000001298e10 .part v00000000010f2ee0_0, 1, 1;
L_0000000001299810 .cmp/eq 32, L_0000000001299450, L_0000000001240358;
L_0000000001298b90 .functor MUXZ 2, L_00000000012403e8, L_00000000012403a0, L_0000000001299810, C4<>;
L_0000000001298c30 .part L_0000000001298b90, 0, 1;
S_00000000010748f0 .scope module, "ari" "arithmetic" 7 19, 8 1 0, S_0000000001082a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 32 "out";
P_0000000001082be0 .param/l "add" 0 8 7, C4<010>;
P_0000000001082c18 .param/l "bne" 0 8 7, C4<011>;
P_0000000001082c50 .param/l "slt" 0 8 7, C4<111>;
P_0000000001082c88 .param/l "sub" 0 8 7, C4<110>;
v00000000012335a0_0 .net "A", 31 0, L_000000000123e0c0;  alias, 1 drivers
v0000000001232420_0 .net "B", 31 0, v0000000001236d00_0;  alias, 1 drivers
v00000000012324c0_0 .net "opcode", 2 0, v00000000010f2ee0_0;  alias, 1 drivers
v0000000001232600_0 .var "out", 31 0;
E_00000000010c5ad0 .event edge, v00000000010f2ee0_0, v0000000001232420_0, v00000000012335a0_0;
S_0000000001074a80 .scope module, "log" "logicUnit" 7 18, 9 1 0, S_0000000001082a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 32 "out";
P_0000000001094020 .param/l "and_" 0 9 7, C4<000>;
P_0000000001094058 .param/l "or_" 0 9 7, C4<001>;
v0000000001232920_0 .net "A", 31 0, L_000000000123e0c0;  alias, 1 drivers
v0000000001232a60_0 .net "B", 31 0, v0000000001236d00_0;  alias, 1 drivers
v00000000012331e0_0 .net "opcode", 2 0, v00000000010f2ee0_0;  alias, 1 drivers
v0000000001232b00_0 .var "out", 31 0;
S_0000000001094a60 .scope module, "mux" "mux2_1" 7 20, 7 4 0, S_0000000001082a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "logicU";
    .port_info 1 /INPUT 32 "arithU";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0000000001232c40_0 .net "arithU", 31 0, v0000000001232600_0;  alias, 1 drivers
v0000000001232e20_0 .net "logicU", 31 0, v0000000001232b00_0;  alias, 1 drivers
v0000000001232ec0_0 .net "out", 31 0, L_0000000001299450;  alias, 1 drivers
v0000000001232f60_0 .net "sel", 0 0, L_0000000001298e10;  1 drivers
L_0000000001299450 .functor MUXZ 32, v0000000001232b00_0, v0000000001232600_0, L_0000000001298e10, C4<>;
S_0000000001094bf0 .scope module, "alumux" "mux3" 6 215, 2 71 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_00000000010c68d0 .param/l "WIDTH" 0 2 71, +C4<00000000000000000000000000100000>;
v000000000111a5e0_0 .net *"_s1", 0 0, L_0000000001299310;  1 drivers
v000000000111bf80_0 .net *"_s3", 0 0, L_00000000012994f0;  1 drivers
v000000000111b760_0 .net *"_s4", 31 0, L_0000000001298cd0;  1 drivers
v000000000111c2a0_0 .net "d0", 31 0, L_0000000001299450;  alias, 1 drivers
v000000000111afe0_0 .net "d1", 31 0, v000000000111c0c0_0;  alias, 1 drivers
v000000000111c020_0 .net "d2", 31 0, L_00000000012989b0;  alias, 1 drivers
v000000000111b300_0 .net "s", 1 0, L_000000000123f9c0;  alias, 1 drivers
v000000000111af40_0 .net "y", 31 0, L_0000000001298550;  alias, 1 drivers
L_0000000001299310 .part L_000000000123f9c0, 1, 1;
L_00000000012994f0 .part L_000000000123f9c0, 0, 1;
L_0000000001298cd0 .functor MUXZ 32, L_0000000001299450, v000000000111c0c0_0, L_00000000012994f0, C4<>;
L_0000000001298550 .delay 32 (1,1,1) L_0000000001298550/d;
L_0000000001298550/d .functor MUXZ 32, L_0000000001298cd0, L_00000000012989b0, L_0000000001299310, C4<>;
S_000000000107a050 .scope module, "alureg" "flopr" 6 210, 2 42 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000000010c6750 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000100000>;
v000000000111b8a0_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v000000000111ab80_0 .net "d", 31 0, L_0000000001299450;  alias, 1 drivers
v000000000111c0c0_0 .var "q", 31 0;
v000000000111b080_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
S_000000000107a1e0 .scope module, "amux" "mux2" 6 203, 2 63 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010c6b50 .param/l "WIDTH" 0 2 63, +C4<00000000000000000000000000100000>;
v000000000111bc60_0 .net "d0", 31 0, v000000000111ac20_0;  alias, 1 drivers
v000000000111ba80_0 .net "d1", 31 0, v000000000111bee0_0;  alias, 1 drivers
v000000000111a860_0 .net "s", 0 0, L_000000000123e200;  alias, 1 drivers
v000000000111bd00_0 .net "y", 31 0, L_000000000123e0c0;  alias, 1 drivers
L_000000000123e0c0 .functor MUXZ 32, v000000000111ac20_0, v000000000111bee0_0, L_000000000123e200, C4<>;
S_000000000111d880 .scope module, "areg" "flopr" 6 200, 2 42 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000000010c7050 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000100000>;
v000000000111bda0_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v000000000111c3e0_0 .net "d", 31 0, L_000000000123eac0;  alias, 1 drivers
v000000000111bee0_0 .var "q", 31 0;
v000000000111b3a0_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
S_000000000111d560 .scope module, "breg" "flopr" 6 201, 2 42 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000000010c7110 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000100000>;
v000000000111be40_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v000000000111c160_0 .net "d", 31 0, L_000000000123ed40;  alias, 1 drivers
v000000000111b1c0_0 .var "q", 31 0;
v000000000111a900_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
S_000000000111da10 .scope module, "datareg" "flopr" 6 192, 2 42 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000000010c6790 .param/l "WIDTH" 0 2 42, +C4<00000000000000000000000000100000>;
v000000000111b800_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v000000000111b9e0_0 .net "d", 31 0, L_00000000010edec0;  alias, 1 drivers
v000000000111a9a0_0 .var "q", 31 0;
v000000000111c200_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
S_000000000111dba0 .scope module, "instrreg" "flopenr" 6 191, 2 52 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000000010c67d0 .param/l "WIDTH" 0 2 52, +C4<00000000000000000000000000100000>;
v000000000111a540_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v000000000111b260_0 .net "d", 31 0, L_00000000010edec0;  alias, 1 drivers
v000000000111a680_0 .net "en", 0 0, L_000000000123fe20;  alias, 1 drivers
v000000000111a720_0 .var "q", 31 0;
v000000000111aa40_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
S_000000000111d6f0 .scope module, "pcreg" "flopenr" 6 188, 2 52 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_00000000010c6810 .param/l "WIDTH" 0 2 52, +C4<00000000000000000000000000100000>;
v000000000111aae0_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v000000000111b440_0 .net "d", 31 0, L_0000000001298550;  alias, 1 drivers
v000000000111ad60_0 .net "en", 0 0, L_00000000010ede50;  alias, 1 drivers
v000000000111ac20_0 .var "q", 31 0;
v000000000111ae00_0 .net "reset", 0 0, v000000000123e5c0_0;  alias, 1 drivers
S_000000000111e050 .scope module, "regdstmux" "mux2" 6 194, 2 63 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_00000000010c6910 .param/l "WIDTH" 0 2 63, +C4<00000000000000000000000000000101>;
v000000000111b120_0 .net "d0", 4 0, L_000000000123efc0;  1 drivers
v0000000001237e80_0 .net "d1", 4 0, L_000000000123f920;  1 drivers
v0000000001236a80_0 .net "s", 0 0, L_000000000123f240;  alias, 1 drivers
v0000000001237480_0 .net "y", 4 0, L_000000000123f880;  alias, 1 drivers
L_000000000123f880 .functor MUXZ 5, L_000000000123efc0, L_000000000123f920, L_000000000123f240, C4<>;
S_000000000111dd30 .scope module, "regfile" "regfile" 6 198, 2 1 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0000000001237ac0_0 .net *"_s0", 31 0, L_000000000123fc40;  1 drivers
v0000000001237520_0 .net *"_s10", 6 0, L_000000000123ea20;  1 drivers
L_0000000001240118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001237d40_0 .net *"_s13", 1 0, L_0000000001240118;  1 drivers
L_0000000001240160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012364e0_0 .net/2u *"_s14", 31 0, L_0000000001240160;  1 drivers
v00000000012370c0_0 .net *"_s18", 31 0, L_000000000123fce0;  1 drivers
L_00000000012401a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001236760_0 .net *"_s21", 26 0, L_00000000012401a8;  1 drivers
L_00000000012401f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001236080_0 .net/2u *"_s22", 31 0, L_00000000012401f0;  1 drivers
v0000000001236ee0_0 .net *"_s24", 0 0, L_000000000123eb60;  1 drivers
v0000000001236bc0_0 .net *"_s26", 31 0, L_000000000123ec00;  1 drivers
v0000000001237de0_0 .net *"_s28", 6 0, L_000000000123fec0;  1 drivers
L_0000000001240088 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001236800_0 .net *"_s3", 26 0, L_0000000001240088;  1 drivers
L_0000000001240238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001236440_0 .net *"_s31", 1 0, L_0000000001240238;  1 drivers
L_0000000001240280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001236580_0 .net/2u *"_s32", 31 0, L_0000000001240280;  1 drivers
L_00000000012400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001237020_0 .net/2u *"_s4", 31 0, L_00000000012400d0;  1 drivers
v0000000001237660_0 .net *"_s6", 0 0, L_000000000123f060;  1 drivers
v0000000001236b20_0 .net *"_s8", 31 0, L_000000000123e8e0;  1 drivers
v0000000001236e40_0 .net "clk", 0 0, v000000000123e3e0_0;  alias, 1 drivers
v00000000012373e0_0 .net "ra1", 4 0, L_000000000123f100;  1 drivers
v0000000001237f20_0 .net "ra2", 4 0, L_000000000123ff60;  1 drivers
v00000000012375c0_0 .net "rd1", 31 0, L_000000000123eac0;  alias, 1 drivers
v0000000001236260_0 .net "rd2", 31 0, L_000000000123ed40;  alias, 1 drivers
v0000000001237160 .array "rf", 0 31, 31 0;
v0000000001237700_0 .net "wa3", 4 0, L_000000000123f880;  alias, 1 drivers
v0000000001237980_0 .net "wd3", 31 0, L_000000000123fa60;  alias, 1 drivers
v0000000001236120_0 .net "we3", 0 0, L_000000000123f560;  alias, 1 drivers
L_000000000123fc40 .concat [ 5 27 0 0], L_000000000123f100, L_0000000001240088;
L_000000000123f060 .cmp/ne 32, L_000000000123fc40, L_00000000012400d0;
L_000000000123e8e0 .array/port v0000000001237160, L_000000000123ea20;
L_000000000123ea20 .concat [ 5 2 0 0], L_000000000123f100, L_0000000001240118;
L_000000000123eac0 .functor MUXZ 32, L_0000000001240160, L_000000000123e8e0, L_000000000123f060, C4<>;
L_000000000123fce0 .concat [ 5 27 0 0], L_000000000123ff60, L_00000000012401a8;
L_000000000123eb60 .cmp/ne 32, L_000000000123fce0, L_00000000012401f0;
L_000000000123ec00 .array/port v0000000001237160, L_000000000123fec0;
L_000000000123fec0 .concat [ 5 2 0 0], L_000000000123ff60, L_0000000001240238;
L_000000000123ed40 .functor MUXZ 32, L_0000000001240280, L_000000000123ec00, L_000000000123eb60, C4<>;
S_000000000111e1e0 .scope module, "signext" "signext" 6 204, 2 35 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000000001237340_0 .net *"_s1", 0 0, L_000000000123e160;  1 drivers
v00000000012377a0_0 .net *"_s2", 15 0, L_000000000123f1a0;  1 drivers
v0000000001237b60_0 .net "a", 15 0, L_000000000123e340;  1 drivers
v0000000001236620_0 .net "y", 31 0, L_000000000123e2a0;  alias, 1 drivers
L_000000000123e160 .part L_000000000123e340, 15, 1;
LS_000000000123f1a0_0_0 .concat [ 1 1 1 1], L_000000000123e160, L_000000000123e160, L_000000000123e160, L_000000000123e160;
LS_000000000123f1a0_0_4 .concat [ 1 1 1 1], L_000000000123e160, L_000000000123e160, L_000000000123e160, L_000000000123e160;
LS_000000000123f1a0_0_8 .concat [ 1 1 1 1], L_000000000123e160, L_000000000123e160, L_000000000123e160, L_000000000123e160;
LS_000000000123f1a0_0_12 .concat [ 1 1 1 1], L_000000000123e160, L_000000000123e160, L_000000000123e160, L_000000000123e160;
L_000000000123f1a0 .concat [ 4 4 4 4], LS_000000000123f1a0_0_0, LS_000000000123f1a0_0_4, LS_000000000123f1a0_0_8, LS_000000000123f1a0_0_12;
L_000000000123e2a0 .concat [ 16 16 0 0], L_000000000123e340, L_000000000123f1a0;
S_000000000111e370 .scope module, "srcbmux" "mux4" 6 206, 2 79 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 32 "y";
P_00000000010c6a10 .param/l "WIDTH" 0 2 79, +C4<00000000000000000000000000100000>;
v00000000012361c0_0 .net "d0", 31 0, v000000000111b1c0_0;  alias, 1 drivers
L_0000000001240310 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001237a20_0 .net "d1", 31 0, L_0000000001240310;  1 drivers
v0000000001236da0_0 .net "d2", 31 0, L_000000000123e2a0;  alias, 1 drivers
v0000000001236f80_0 .net "d3", 31 0, L_0000000001299db0;  alias, 1 drivers
v0000000001236300_0 .net "s", 1 0, L_000000000123f740;  alias, 1 drivers
v0000000001236d00_0 .var "y", 31 0;
E_00000000010c6d90/0 .event edge, v00000000010554d0_0, v00000000010f2c60_0, v0000000001237a20_0, v0000000001236620_0;
E_00000000010c6d90/1 .event edge, v0000000001236f80_0;
E_00000000010c6d90 .event/or E_00000000010c6d90/0, E_00000000010c6d90/1;
S_000000000111dec0 .scope module, "sxsl2" "sl2" 6 205, 2 28 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000000001237c00_0 .net *"_s1", 29 0, L_0000000001298af0;  1 drivers
L_00000000012402c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001237200_0 .net/2u *"_s2", 1 0, L_00000000012402c8;  1 drivers
v0000000001237840_0 .net "a", 31 0, L_000000000123e2a0;  alias, 1 drivers
v0000000001237ca0_0 .net "y", 31 0, L_0000000001299db0;  alias, 1 drivers
L_0000000001298af0 .part L_000000000123e2a0, 0, 30;
L_0000000001299db0 .concat [ 2 30 0 0], L_00000000012402c8, L_0000000001298af0;
S_00000000012394e0 .scope module, "wdmux" "mux2" 6 196, 2 63 0, S_000000000107ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010c6c50 .param/l "WIDTH" 0 2 63, +C4<00000000000000000000000000100000>;
v00000000012378e0_0 .net "d0", 31 0, v000000000111c0c0_0;  alias, 1 drivers
v00000000012363a0_0 .net "d1", 31 0, v000000000111a9a0_0;  alias, 1 drivers
v00000000012366c0_0 .net "s", 0 0, L_000000000123f6a0;  alias, 1 drivers
v00000000012368a0_0 .net "y", 31 0, L_000000000123fa60;  alias, 1 drivers
L_000000000123fa60 .functor MUXZ 32, v000000000111c0c0_0, v000000000111a9a0_0, L_000000000123f6a0, C4<>;
    .scope S_000000000107ccf0;
T_0 ;
    %wait E_00000000010c5890;
    %load/vec4 v0000000001232d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001233280_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000012326a0_0;
    %assign/vec4 v0000000001233280_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000107ccf0;
T_1 ;
    %wait E_00000000010c5810;
    %load/vec4 v0000000001233280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v0000000001233aa0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v0000000001233aa0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012326a0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000107ccf0;
T_2 ;
    %wait E_00000000010c5790;
    %load/vec4 v0000000001233280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v0000000001055c50_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000001079510;
T_3 ;
    %wait E_00000000010c5510;
    %load/vec4 v00000000010f37a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v00000000010f46a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v00000000010f2ee0_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000010f2ee0_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000010f2ee0_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000010f2ee0_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010f2ee0_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000010f2ee0_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000010f2ee0_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000010f2ee0_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000111d6f0;
T_4 ;
    %wait E_00000000010c5890;
    %load/vec4 v000000000111ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000111ac20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000111ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000000000111b440_0;
    %assign/vec4 v000000000111ac20_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000111dba0;
T_5 ;
    %wait E_00000000010c5890;
    %load/vec4 v000000000111aa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000111a720_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000111a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000111b260_0;
    %assign/vec4 v000000000111a720_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000111da10;
T_6 ;
    %wait E_00000000010c5890;
    %load/vec4 v000000000111c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000111a9a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000111b9e0_0;
    %assign/vec4 v000000000111a9a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000111dd30;
T_7 ;
    %wait E_00000000010c6010;
    %load/vec4 v0000000001236120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000001237980_0;
    %load/vec4 v0000000001237700_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001237160, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000111d880;
T_8 ;
    %wait E_00000000010c5890;
    %load/vec4 v000000000111b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000111bee0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000111c3e0_0;
    %assign/vec4 v000000000111bee0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000111d560;
T_9 ;
    %wait E_00000000010c5890;
    %load/vec4 v000000000111a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000111b1c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000111c160_0;
    %assign/vec4 v000000000111b1c0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000111e370;
T_10 ;
    %wait E_00000000010c6d90;
    %load/vec4 v0000000001236300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v00000000012361c0_0;
    %assign/vec4 v0000000001236d00_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000000001237a20_0;
    %assign/vec4 v0000000001236d00_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000000001236da0_0;
    %assign/vec4 v0000000001236d00_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000000001236f80_0;
    %assign/vec4 v0000000001236d00_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000001074a80;
T_11 ;
    %wait E_00000000010c5ad0;
    %load/vec4 v00000000012331e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001232b00_0, 0, 32;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0000000001232920_0;
    %load/vec4 v0000000001232a60_0;
    %and;
    %store/vec4 v0000000001232b00_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0000000001232920_0;
    %load/vec4 v0000000001232a60_0;
    %or;
    %store/vec4 v0000000001232b00_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000010748f0;
T_12 ;
    %wait E_00000000010c5ad0;
    %load/vec4 v00000000012324c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_12.0, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_12.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_12.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/x;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001232600_0, 0, 32;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v00000000012335a0_0;
    %load/vec4 v0000000001232420_0;
    %add;
    %store/vec4 v0000000001232600_0, 0, 32;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v00000000012335a0_0;
    %load/vec4 v0000000001232420_0;
    %sub;
    %store/vec4 v0000000001232600_0, 0, 32;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v00000000012335a0_0;
    %load/vec4 v0000000001232420_0;
    %sub;
    %inv;
    %store/vec4 v0000000001232600_0, 0, 32;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v00000000012335a0_0;
    %load/vec4 v0000000001232420_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_12.6, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.7, 8;
T_12.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.7, 8;
 ; End of false expr.
    %blend;
T_12.7;
    %store/vec4 v0000000001232600_0, 0, 32;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000107a050;
T_13 ;
    %wait E_00000000010c5890;
    %load/vec4 v000000000111b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000111c0c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000111ab80_0;
    %assign/vec4 v000000000111c0c0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000011ee8e0;
T_14 ;
    %vpi_call 5 17 "$readmemh", "memfile.dat", v00000000010f3f20 {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000000011ee8e0;
T_15 ;
    %wait E_00000000010c6010;
    %load/vec4 v00000000010f2da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000000010f2c60_0;
    %load/vec4 v00000000010f41a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010f3f20, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000011ede00;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000123e5c0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000123e5c0_0, 0;
    %end;
    .thread T_16;
    .scope S_00000000011ede00;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000123e3e0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000123e3e0_0, 0;
    %delay 5, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000011ede00;
T_18 ;
    %wait E_00000000010c5710;
    %load/vec4 v000000000123f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000000000123e480_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000123e840_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %vpi_call 3 31 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 32 "$stop" {0 0 0};
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000000000123e480_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %vpi_call 3 34 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 35 "$stop" {0 0 0};
T_18.4 ;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00000000011ede00;
T_19 ;
    %vpi_call 3 41 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 3 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./mipsparts.v";
    "mips_tb.v";
    "./topmulti.v";
    "./mipsmem.v";
    "./mipsmulti.v";
    "./alu.v";
    "./arithmetic.v";
    "./logic.v";
