///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2011, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddrss_seq_hwioreg.h : automatically generated by Autoseq  2.4.4 1/27/2015 
// User Name:nevedeth
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __SEQ_REG_H__
#define __SEQ_REG_H__

#include "seq_hwio.h"
#include "HALhwio.h"
#include "ddrss_seq_hwiobase.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block ABHN_DPE
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_INFO ////

#define HWIO_ABHN_DPE_HW_INFO_ADDR(x)                                (x+0x00000000)
#define HWIO_ABHN_DPE_HW_INFO_PHYS(x)                                (x+0x00000000)
#define HWIO_ABHN_DPE_HW_INFO_RMSK                                   0xffffffff
#define HWIO_ABHN_DPE_HW_INFO_SHFT                                            0
#define HWIO_ABHN_DPE_HW_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_ABHN_DPE_HW_INFO_ADDR(x), HWIO_ABHN_DPE_HW_INFO_RMSK)
#define HWIO_ABHN_DPE_HW_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_ABHN_DPE_HW_INFO_ADDR(x), mask) 
#define HWIO_ABHN_DPE_HW_INFO_OUT(x, val)                            \
	out_dword( HWIO_ABHN_DPE_HW_INFO_ADDR(x), val)
#define HWIO_ABHN_DPE_HW_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_HW_INFO_ADDR(x), mask, val, HWIO_ABHN_DPE_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_HW_INFO_MAJOR_REVISION_BMSK                    0xff000000
#define HWIO_ABHN_DPE_HW_INFO_MAJOR_REVISION_SHFT                          0x18

#define HWIO_ABHN_DPE_HW_INFO_BRANCH_REVISION_BMSK                   0x00ff0000
#define HWIO_ABHN_DPE_HW_INFO_BRANCH_REVISION_SHFT                         0x10

#define HWIO_ABHN_DPE_HW_INFO_MINOR_REVISION_BMSK                    0x0000ff00
#define HWIO_ABHN_DPE_HW_INFO_MINOR_REVISION_SHFT                           0x8

#define HWIO_ABHN_DPE_HW_INFO_ECO_REVISION_BMSK                      0x000000ff
#define HWIO_ABHN_DPE_HW_INFO_ECO_REVISION_SHFT                             0x0

//// Register CONFIG_0 ////

#define HWIO_ABHN_DPE_CONFIG_0_ADDR(x)                               (x+0x00000010)
#define HWIO_ABHN_DPE_CONFIG_0_PHYS(x)                               (x+0x00000010)
#define HWIO_ABHN_DPE_CONFIG_0_RMSK                                  0x31130f11
#define HWIO_ABHN_DPE_CONFIG_0_SHFT                                           0
#define HWIO_ABHN_DPE_CONFIG_0_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_0_ADDR(x), HWIO_ABHN_DPE_CONFIG_0_RMSK)
#define HWIO_ABHN_DPE_CONFIG_0_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_0_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CONFIG_0_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_0_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_0_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_0_CA_BUS_OE_CTRL_BMSK                   0x30000000
#define HWIO_ABHN_DPE_CONFIG_0_CA_BUS_OE_CTRL_SHFT                         0x1c
#define HWIO_ABHN_DPE_CONFIG_0_CA_BUS_OE_CTRL_DISABLED_FVAL                0x0u
#define HWIO_ABHN_DPE_CONFIG_0_CA_BUS_OE_CTRL_SR_ONLY_FVAL                 0x1u
#define HWIO_ABHN_DPE_CONFIG_0_CA_BUS_OE_CTRL_SR_OR_PWR_DN_FVAL            0x2u
#define HWIO_ABHN_DPE_CONFIG_0_CA_BUS_OE_CTRL_RESERVED_FVAL                0x3u

#define HWIO_ABHN_DPE_CONFIG_0_RD_BEAT_NDX_OOO_BMSK                  0x01000000
#define HWIO_ABHN_DPE_CONFIG_0_RD_BEAT_NDX_OOO_SHFT                        0x18
#define HWIO_ABHN_DPE_CONFIG_0_RD_BEAT_NDX_OOO_IN_ORDER_FVAL               0x0u
#define HWIO_ABHN_DPE_CONFIG_0_RD_BEAT_NDX_OOO_OOO_FVAL                    0x1u

#define HWIO_ABHN_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_BMSK             0x00100000
#define HWIO_ABHN_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_SHFT                   0x14
#define HWIO_ABHN_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_ACTIVE_HIGH_FVAL       0x0u
#define HWIO_ABHN_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_ACTIVE_LOW_FVAL        0x1u

#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_TYPE_BMSK                      0x00030000
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_TYPE_SHFT                            0x10
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_TYPE_LPDDR2_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_TYPE_PCDDR3_FVAL                     0x1u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_TYPE_LPDDR3_FVAL                     0x2u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_TYPE_PCDDR4_FVAL                     0x3u

#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK1_BMSK                 0x00000c00
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK1_SHFT                        0xa
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK1_X8_X8_X8_X8_FVAL           0x0u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK1_X16_X16_FVAL               0x1u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK1_X32_FVAL                   0x2u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK1_X64_FVAL                   0x3u

#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK0_BMSK                 0x00000300
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK0_SHFT                        0x8
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK0_X8_X8_X8_X8_FVAL           0x0u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK0_X16_X16_FVAL               0x1u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK0_X32_FVAL                   0x2u
#define HWIO_ABHN_DPE_CONFIG_0_DEVICE_CFG_RANK0_X64_FVAL                   0x3u

#define HWIO_ABHN_DPE_CONFIG_0_SHARED_CLK_BMSK                       0x00000010
#define HWIO_ABHN_DPE_CONFIG_0_SHARED_CLK_SHFT                              0x4
#define HWIO_ABHN_DPE_CONFIG_0_SHARED_CLK_UNSHARED_CLK_FVAL                0x0u
#define HWIO_ABHN_DPE_CONFIG_0_SHARED_CLK_SHARED_CLK_FVAL                  0x1u

#define HWIO_ABHN_DPE_CONFIG_0_DDR_CMD_BMSK                          0x00000001
#define HWIO_ABHN_DPE_CONFIG_0_DDR_CMD_SHFT                                 0x0
#define HWIO_ABHN_DPE_CONFIG_0_DDR_CMD_SDR_ON_CMD_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_0_DDR_CMD_DDR_ON_CMD_FVAL                     0x1u

//// Register CONFIG_1 ////

#define HWIO_ABHN_DPE_CONFIG_1_ADDR(x)                               (x+0x00000014)
#define HWIO_ABHN_DPE_CONFIG_1_PHYS(x)                               (x+0x00000014)
#define HWIO_ABHN_DPE_CONFIG_1_RMSK                                  0xff111f1f
#define HWIO_ABHN_DPE_CONFIG_1_SHFT                                           0
#define HWIO_ABHN_DPE_CONFIG_1_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_1_ADDR(x), HWIO_ABHN_DPE_CONFIG_1_RMSK)
#define HWIO_ABHN_DPE_CONFIG_1_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_1_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CONFIG_1_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_1_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_1_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_1_PERIOD_BUS_THRESHOLD_POWER_MODE_BMSK  0xff000000
#define HWIO_ABHN_DPE_CONFIG_1_PERIOD_BUS_THRESHOLD_POWER_MODE_SHFT        0x18

#define HWIO_ABHN_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_BMSK              0x00100000
#define HWIO_ABHN_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_SHFT                    0x14
#define HWIO_ABHN_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_HW_CTRL_FVAL            0x0u
#define HWIO_ABHN_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_SW_CTRL_FVAL            0x1u

#define HWIO_ABHN_DPE_CONFIG_1_PAD_POWER_MODE_BMSK                   0x00010000
#define HWIO_ABHN_DPE_CONFIG_1_PAD_POWER_MODE_SHFT                         0x10
#define HWIO_ABHN_DPE_CONFIG_1_PAD_POWER_MODE_DISABLED_FVAL                0x0u
#define HWIO_ABHN_DPE_CONFIG_1_PAD_POWER_MODE_ENABLED_FVAL                 0x1u

#define HWIO_ABHN_DPE_CONFIG_1_NUM_BANKS_RANK1_BMSK                  0x00001f00
#define HWIO_ABHN_DPE_CONFIG_1_NUM_BANKS_RANK1_SHFT                         0x8

#define HWIO_ABHN_DPE_CONFIG_1_NUM_BANKS_RANK0_BMSK                  0x0000001f
#define HWIO_ABHN_DPE_CONFIG_1_NUM_BANKS_RANK0_SHFT                         0x0

//// Register CONFIG_2 ////

#define HWIO_ABHN_DPE_CONFIG_2_ADDR(x)                               (x+0x00000018)
#define HWIO_ABHN_DPE_CONFIG_2_PHYS(x)                               (x+0x00000018)
#define HWIO_ABHN_DPE_CONFIG_2_RMSK                                  0x31f11f33
#define HWIO_ABHN_DPE_CONFIG_2_SHFT                                           0
#define HWIO_ABHN_DPE_CONFIG_2_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_2_ADDR(x), HWIO_ABHN_DPE_CONFIG_2_RMSK)
#define HWIO_ABHN_DPE_CONFIG_2_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_2_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_2_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CONFIG_2_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_2_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_2_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_2_TIMING_MODE_BMSK                      0x30000000
#define HWIO_ABHN_DPE_CONFIG_2_TIMING_MODE_SHFT                            0x1c
#define HWIO_ABHN_DPE_CONFIG_2_TIMING_MODE_TM_1T_FVAL                      0x0u
#define HWIO_ABHN_DPE_CONFIG_2_TIMING_MODE_TM_2T_FVAL                      0x1u
#define HWIO_ABHN_DPE_CONFIG_2_TIMING_MODE_TM_3T_FVAL                      0x2u
#define HWIO_ABHN_DPE_CONFIG_2_TIMING_MODE_RESERVED_FVAL                   0x3u

#define HWIO_ABHN_DPE_CONFIG_2_DDR_BURST_LEN_BMSK                    0x01f00000
#define HWIO_ABHN_DPE_CONFIG_2_DDR_BURST_LEN_SHFT                          0x14
#define HWIO_ABHN_DPE_CONFIG_2_DDR_BURST_LEN_BL_OF_4_FVAL                  0x4u
#define HWIO_ABHN_DPE_CONFIG_2_DDR_BURST_LEN_BL_OF_8_FVAL                  0x8u
#define HWIO_ABHN_DPE_CONFIG_2_DDR_BURST_LEN_BL_OF_16_FVAL                0x10u

#define HWIO_ABHN_DPE_CONFIG_2_WR_DQS_EARLY_BMSK                     0x00010000
#define HWIO_ABHN_DPE_CONFIG_2_WR_DQS_EARLY_SHFT                           0x10
#define HWIO_ABHN_DPE_CONFIG_2_WR_DQS_EARLY_DISABLED_FVAL                  0x0u
#define HWIO_ABHN_DPE_CONFIG_2_WR_DQS_EARLY_ENABLED_FVAL                   0x1u

#define HWIO_ABHN_DPE_CONFIG_2_DDR_CK_ON_DBG_BMSK                    0x00001000
#define HWIO_ABHN_DPE_CONFIG_2_DDR_CK_ON_DBG_SHFT                           0xc
#define HWIO_ABHN_DPE_CONFIG_2_DDR_CK_ON_DBG_DISABLED_FVAL                 0x0u
#define HWIO_ABHN_DPE_CONFIG_2_DDR_CK_ON_DBG_ENALBLED_FVAL                 0x1u

#define HWIO_ABHN_DPE_CONFIG_2_MRR_BURST_LEN_BMSK                    0x00000f00
#define HWIO_ABHN_DPE_CONFIG_2_MRR_BURST_LEN_SHFT                           0x8
#define HWIO_ABHN_DPE_CONFIG_2_MRR_BURST_LEN_BL4_FVAL                      0x4u
#define HWIO_ABHN_DPE_CONFIG_2_MRR_BURST_LEN_BL8_FVAL                      0x8u

#define HWIO_ABHN_DPE_CONFIG_2_BURST_RD_START_BMSK                   0x00000030
#define HWIO_ABHN_DPE_CONFIG_2_BURST_RD_START_SHFT                          0x4
#define HWIO_ABHN_DPE_CONFIG_2_BURST_RD_START_ADDRS_0_2_4_FVAL             0x0u
#define HWIO_ABHN_DPE_CONFIG_2_BURST_RD_START_ADDRS_0_4_8_FVAL             0x1u
#define HWIO_ABHN_DPE_CONFIG_2_BURST_RD_START_ADDRS_0_ONLY_FVAL            0x2u

#define HWIO_ABHN_DPE_CONFIG_2_BURST_WR_START_BMSK                   0x00000003
#define HWIO_ABHN_DPE_CONFIG_2_BURST_WR_START_SHFT                          0x0
#define HWIO_ABHN_DPE_CONFIG_2_BURST_WR_START_ADDRS_0_2_4_FVAL             0x0u
#define HWIO_ABHN_DPE_CONFIG_2_BURST_WR_START_ADDRS_0_4_8_FVAL             0x1u
#define HWIO_ABHN_DPE_CONFIG_2_BURST_WR_START_ADDRS_0_ONLY_FVAL            0x2u

//// Register CONFIG_3 ////

#define HWIO_ABHN_DPE_CONFIG_3_ADDR(x)                               (x+0x0000001c)
#define HWIO_ABHN_DPE_CONFIG_3_PHYS(x)                               (x+0x0000001c)
#define HWIO_ABHN_DPE_CONFIG_3_RMSK                                  0x171f7113
#define HWIO_ABHN_DPE_CONFIG_3_SHFT                                           0
#define HWIO_ABHN_DPE_CONFIG_3_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_3_ADDR(x), HWIO_ABHN_DPE_CONFIG_3_RMSK)
#define HWIO_ABHN_DPE_CONFIG_3_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_3_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_3_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CONFIG_3_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_3_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_3_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_3_DIST_LOAD_CTRL_BMSK                   0x10000000
#define HWIO_ABHN_DPE_CONFIG_3_DIST_LOAD_CTRL_SHFT                         0x1c
#define HWIO_ABHN_DPE_CONFIG_3_DIST_LOAD_CTRL_DISABLED_FVAL                0x0u
#define HWIO_ABHN_DPE_CONFIG_3_DIST_LOAD_CTRL_ENABLED_FVAL                 0x1u

#define HWIO_ABHN_DPE_CONFIG_3_REF_DEFICIT_WTRMRK_BMSK               0x07000000
#define HWIO_ABHN_DPE_CONFIG_3_REF_DEFICIT_WTRMRK_SHFT                     0x18

#define HWIO_ABHN_DPE_CONFIG_3_TREFBW_XO_DIV_6_CYCLES_BMSK           0x001f0000
#define HWIO_ABHN_DPE_CONFIG_3_TREFBW_XO_DIV_6_CYCLES_SHFT                 0x10

#define HWIO_ABHN_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_BMSK             0x00007000
#define HWIO_ABHN_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_SHFT                    0xc
#define HWIO_ABHN_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_DISABLED_FVAL          0x0u
#define HWIO_ABHN_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_EIGHT_FVAL             0x1u
#define HWIO_ABHN_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_SEVEN_FVAL             0x2u
#define HWIO_ABHN_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_SIX_FVAL               0x3u
#define HWIO_ABHN_DPE_CONFIG_3_MAX_REFRESHES_TREFBW_FIVE_FVAL              0x4u

#define HWIO_ABHN_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_BMSK             0x00000100
#define HWIO_ABHN_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_SHFT                    0x8
#define HWIO_ABHN_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_DISABLE_FVAL           0x0u
#define HWIO_ABHN_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_ENABLE_FVAL            0x1u

#define HWIO_ABHN_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_BMSK         0x00000010
#define HWIO_ABHN_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_SHFT                0x4
#define HWIO_ABHN_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_DISABLE_FVAL       0x0u
#define HWIO_ABHN_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_ENABLE_FVAL        0x1u

#define HWIO_ABHN_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_BMSK               0x00000002
#define HWIO_ABHN_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_SHFT                      0x1
#define HWIO_ABHN_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_DISABLE_FVAL             0x0u
#define HWIO_ABHN_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_ENABLE_FVAL              0x1u

#define HWIO_ABHN_DPE_CONFIG_3_HW_FREQ_SWITCH_BMSK                   0x00000001
#define HWIO_ABHN_DPE_CONFIG_3_HW_FREQ_SWITCH_SHFT                          0x0
#define HWIO_ABHN_DPE_CONFIG_3_HW_FREQ_SWITCH_SELF_REFRESH_FVAL            0x0u
#define HWIO_ABHN_DPE_CONFIG_3_HW_FREQ_SWITCH_CSPD_FVAL                    0x1u

//// Register CONFIG_4 ////

#define HWIO_ABHN_DPE_CONFIG_4_ADDR(x)                               (x+0x00000020)
#define HWIO_ABHN_DPE_CONFIG_4_PHYS(x)                               (x+0x00000020)
#define HWIO_ABHN_DPE_CONFIG_4_RMSK                                  0x00000011
#define HWIO_ABHN_DPE_CONFIG_4_SHFT                                           0
#define HWIO_ABHN_DPE_CONFIG_4_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_4_ADDR(x), HWIO_ABHN_DPE_CONFIG_4_RMSK)
#define HWIO_ABHN_DPE_CONFIG_4_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_4_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_4_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CONFIG_4_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_4_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_4_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_4_RECALC_PS_PARAMS_BMSK                 0x00000010
#define HWIO_ABHN_DPE_CONFIG_4_RECALC_PS_PARAMS_SHFT                        0x4
#define HWIO_ABHN_DPE_CONFIG_4_RECALC_PS_PARAMS_NOP_FVAL                   0x0u
#define HWIO_ABHN_DPE_CONFIG_4_RECALC_PS_PARAMS_RECALC_FVAL                0x1u

#define HWIO_ABHN_DPE_CONFIG_4_LOAD_ALL_CONFIG_BMSK                  0x00000001
#define HWIO_ABHN_DPE_CONFIG_4_LOAD_ALL_CONFIG_SHFT                         0x0
#define HWIO_ABHN_DPE_CONFIG_4_LOAD_ALL_CONFIG_NOP_FVAL                    0x0u
#define HWIO_ABHN_DPE_CONFIG_4_LOAD_ALL_CONFIG_LOAD_FVAL                   0x1u

//// Register CONFIG_5 ////

#define HWIO_ABHN_DPE_CONFIG_5_ADDR(x)                               (x+0x00000024)
#define HWIO_ABHN_DPE_CONFIG_5_PHYS(x)                               (x+0x00000024)
#define HWIO_ABHN_DPE_CONFIG_5_RMSK                                  0xffffffff
#define HWIO_ABHN_DPE_CONFIG_5_SHFT                                           0
#define HWIO_ABHN_DPE_CONFIG_5_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_5_ADDR(x), HWIO_ABHN_DPE_CONFIG_5_RMSK)
#define HWIO_ABHN_DPE_CONFIG_5_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_5_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_5_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CONFIG_5_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_5_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_5_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_5_ODTOFF_MIN_IN_PS_BMSK                 0x80000000
#define HWIO_ABHN_DPE_CONFIG_5_ODTOFF_MIN_IN_PS_SHFT                       0x1f
#define HWIO_ABHN_DPE_CONFIG_5_ODTOFF_MIN_IN_PS_CLK_CYC_FVAL               0x0u
#define HWIO_ABHN_DPE_CONFIG_5_ODTOFF_MIN_IN_PS_PS_FVAL                    0x1u

#define HWIO_ABHN_DPE_CONFIG_5_ODTOFF_MAX_IN_PS_BMSK                 0x40000000
#define HWIO_ABHN_DPE_CONFIG_5_ODTOFF_MAX_IN_PS_SHFT                       0x1e
#define HWIO_ABHN_DPE_CONFIG_5_ODTOFF_MAX_IN_PS_CLK_CYC_FVAL               0x0u
#define HWIO_ABHN_DPE_CONFIG_5_ODTOFF_MAX_IN_PS_PS_FVAL                    0x1u

#define HWIO_ABHN_DPE_CONFIG_5_ODTON_MIN_IN_PS_BMSK                  0x20000000
#define HWIO_ABHN_DPE_CONFIG_5_ODTON_MIN_IN_PS_SHFT                        0x1d
#define HWIO_ABHN_DPE_CONFIG_5_ODTON_MIN_IN_PS_CLK_CYC_FVAL                0x0u
#define HWIO_ABHN_DPE_CONFIG_5_ODTON_MIN_IN_PS_PS_FVAL                     0x1u

#define HWIO_ABHN_DPE_CONFIG_5_ODTON_MAX_IN_PS_BMSK                  0x10000000
#define HWIO_ABHN_DPE_CONFIG_5_ODTON_MAX_IN_PS_SHFT                        0x1c
#define HWIO_ABHN_DPE_CONFIG_5_ODTON_MAX_IN_PS_CLK_CYC_FVAL                0x0u
#define HWIO_ABHN_DPE_CONFIG_5_ODTON_MAX_IN_PS_PS_FVAL                     0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TRASMIN_IN_PS_BMSK                    0x08000000
#define HWIO_ABHN_DPE_CONFIG_5_TRASMIN_IN_PS_SHFT                          0x1b
#define HWIO_ABHN_DPE_CONFIG_5_TRASMIN_IN_PS_CLK_CYC_FVAL                  0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TRASMIN_IN_PS_PS_FVAL                       0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TWR_IN_PS_BMSK                        0x04000000
#define HWIO_ABHN_DPE_CONFIG_5_TWR_IN_PS_SHFT                              0x1a
#define HWIO_ABHN_DPE_CONFIG_5_TWR_IN_PS_CLK_CYC_FVAL                      0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TWR_IN_PS_PS_FVAL                           0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TRCD_IN_PS_BMSK                       0x02000000
#define HWIO_ABHN_DPE_CONFIG_5_TRCD_IN_PS_SHFT                             0x19
#define HWIO_ABHN_DPE_CONFIG_5_TRCD_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TRCD_IN_PS_PS_FVAL                          0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TWTR_IN_PS_BMSK                       0x01000000
#define HWIO_ABHN_DPE_CONFIG_5_TWTR_IN_PS_SHFT                             0x18
#define HWIO_ABHN_DPE_CONFIG_5_TWTR_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TWTR_IN_PS_PS_FVAL                          0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TRRD_IN_PS_BMSK                       0x00800000
#define HWIO_ABHN_DPE_CONFIG_5_TRRD_IN_PS_SHFT                             0x17
#define HWIO_ABHN_DPE_CONFIG_5_TRRD_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TRRD_IN_PS_PS_FVAL                          0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TRFCAB_IN_PS_BMSK                     0x00400000
#define HWIO_ABHN_DPE_CONFIG_5_TRFCAB_IN_PS_SHFT                           0x16
#define HWIO_ABHN_DPE_CONFIG_5_TRFCAB_IN_PS_CLK_CYC_FVAL                   0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TRFCAB_IN_PS_PS_FVAL                        0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TRFCPB_IN_PS_BMSK                     0x00200000
#define HWIO_ABHN_DPE_CONFIG_5_TRFCPB_IN_PS_SHFT                           0x15
#define HWIO_ABHN_DPE_CONFIG_5_TRFCPB_IN_PS_CLK_CYC_FVAL                   0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TRFCPB_IN_PS_PS_FVAL                        0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TRTP_IN_PS_BMSK                       0x00100000
#define HWIO_ABHN_DPE_CONFIG_5_TRTP_IN_PS_SHFT                             0x14
#define HWIO_ABHN_DPE_CONFIG_5_TRTP_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TRTP_IN_PS_PS_FVAL                          0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TRPAB_IN_PS_BMSK                      0x00080000
#define HWIO_ABHN_DPE_CONFIG_5_TRPAB_IN_PS_SHFT                            0x13
#define HWIO_ABHN_DPE_CONFIG_5_TRPAB_IN_PS_CLK_CYC_FVAL                    0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TRPAB_IN_PS_PS_FVAL                         0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TRPPB_IN_PS_BMSK                      0x00040000
#define HWIO_ABHN_DPE_CONFIG_5_TRPPB_IN_PS_SHFT                            0x12
#define HWIO_ABHN_DPE_CONFIG_5_TRPPB_IN_PS_CLK_CYC_FVAL                    0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TRPPB_IN_PS_PS_FVAL                         0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TFAW_IN_PS_BMSK                       0x00020000
#define HWIO_ABHN_DPE_CONFIG_5_TFAW_IN_PS_SHFT                             0x11
#define HWIO_ABHN_DPE_CONFIG_5_TFAW_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TFAW_IN_PS_PS_FVAL                          0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TCKE_IN_PS_BMSK                       0x00010000
#define HWIO_ABHN_DPE_CONFIG_5_TCKE_IN_PS_SHFT                             0x10
#define HWIO_ABHN_DPE_CONFIG_5_TCKE_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TCKE_IN_PS_PS_FVAL                          0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TZQCS_IN_PS_BMSK                      0x00008000
#define HWIO_ABHN_DPE_CONFIG_5_TZQCS_IN_PS_SHFT                             0xf
#define HWIO_ABHN_DPE_CONFIG_5_TZQCS_IN_PS_CLK_CYC_FVAL                    0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TZQCS_IN_PS_PS_FVAL                         0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TZQCL_IN_PS_BMSK                      0x00004000
#define HWIO_ABHN_DPE_CONFIG_5_TZQCL_IN_PS_SHFT                             0xe
#define HWIO_ABHN_DPE_CONFIG_5_TZQCL_IN_PS_CLK_CYC_FVAL                    0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TZQCL_IN_PS_PS_FVAL                         0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TMOD_IN_PS_BMSK                       0x00002000
#define HWIO_ABHN_DPE_CONFIG_5_TMOD_IN_PS_SHFT                              0xd
#define HWIO_ABHN_DPE_CONFIG_5_TMOD_IN_PS_CLK_CYC_FVAL                     0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TMOD_IN_PS_PS_FVAL                          0x1u

#define HWIO_ABHN_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_BMSK            0x00001000
#define HWIO_ABHN_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_SHFT                   0xc
#define HWIO_ABHN_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_CLK_CYC_FVAL          0x0u
#define HWIO_ABHN_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_PS_FVAL               0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TXSRD_IN_PS_BMSK                      0x00000800
#define HWIO_ABHN_DPE_CONFIG_5_TXSRD_IN_PS_SHFT                             0xb
#define HWIO_ABHN_DPE_CONFIG_5_TXSRD_IN_PS_CLK_CYC_FVAL                    0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TXSRD_IN_PS_PS_FVAL                         0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TXSNR_IN_PS_BMSK                      0x00000400
#define HWIO_ABHN_DPE_CONFIG_5_TXSNR_IN_PS_SHFT                             0xa
#define HWIO_ABHN_DPE_CONFIG_5_TXSNR_IN_PS_CLK_CYC_FVAL                    0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TXSNR_IN_PS_PS_FVAL                         0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_BMSK           0x00000200
#define HWIO_ABHN_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_SHFT                  0x9
#define HWIO_ABHN_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_CLK_CYC_FVAL         0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_PS_FVAL              0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_BMSK            0x00000100
#define HWIO_ABHN_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_SHFT                   0x8
#define HWIO_ABHN_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_CLK_CYC_FVAL          0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_PS_FVAL               0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_BMSK          0x00000080
#define HWIO_ABHN_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_SHFT                 0x7
#define HWIO_ABHN_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_CLK_CYC_FVAL        0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_PS_FVAL             0x1u

#define HWIO_ABHN_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_BMSK           0x00000040
#define HWIO_ABHN_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_SHFT                  0x6
#define HWIO_ABHN_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_CLK_CYC_FVAL         0x0u
#define HWIO_ABHN_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_PS_FVAL              0x1u

#define HWIO_ABHN_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_BMSK         0x00000020
#define HWIO_ABHN_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_SHFT                0x5
#define HWIO_ABHN_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_CLK_CYC_FVAL       0x0u
#define HWIO_ABHN_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_PS_FVAL            0x1u

#define HWIO_ABHN_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_BMSK         0x00000010
#define HWIO_ABHN_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_SHFT                0x4
#define HWIO_ABHN_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_CLK_CYC_FVAL       0x0u
#define HWIO_ABHN_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_PS_FVAL            0x1u

#define HWIO_ABHN_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_BMSK            0x00000008
#define HWIO_ABHN_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_SHFT                   0x3
#define HWIO_ABHN_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_CLK_CYC_FVAL          0x0u
#define HWIO_ABHN_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_PS_FVAL               0x1u

#define HWIO_ABHN_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_BMSK              0x00000004
#define HWIO_ABHN_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_SHFT                     0x2
#define HWIO_ABHN_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_CLK_CYC_FVAL            0x0u
#define HWIO_ABHN_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_PS_FVAL                 0x1u

#define HWIO_ABHN_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_BMSK           0x00000002
#define HWIO_ABHN_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_SHFT                  0x1
#define HWIO_ABHN_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_CLK_CYC_FVAL         0x0u
#define HWIO_ABHN_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_PS_FVAL              0x1u

#define HWIO_ABHN_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_BMSK             0x00000001
#define HWIO_ABHN_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_SHFT                    0x0
#define HWIO_ABHN_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_CLK_CYC_FVAL           0x0u
#define HWIO_ABHN_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_PS_FVAL                0x1u

//// Register CONFIG_6 ////

#define HWIO_ABHN_DPE_CONFIG_6_ADDR(x)                               (x+0x00000028)
#define HWIO_ABHN_DPE_CONFIG_6_PHYS(x)                               (x+0x00000028)
#define HWIO_ABHN_DPE_CONFIG_6_RMSK                                  0x000013f7
#define HWIO_ABHN_DPE_CONFIG_6_SHFT                                           0
#define HWIO_ABHN_DPE_CONFIG_6_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_6_ADDR(x), HWIO_ABHN_DPE_CONFIG_6_RMSK)
#define HWIO_ABHN_DPE_CONFIG_6_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_6_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_6_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CONFIG_6_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_6_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_6_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_6_DRAM_RD_BURST_ORDER_BMSK              0x00001000
#define HWIO_ABHN_DPE_CONFIG_6_DRAM_RD_BURST_ORDER_SHFT                     0xc
#define HWIO_ABHN_DPE_CONFIG_6_DRAM_RD_BURST_ORDER_INCR_ORDER_FVAL         0x0u
#define HWIO_ABHN_DPE_CONFIG_6_DRAM_RD_BURST_ORDER_DECR_ORDER_FVAL         0x1u

#define HWIO_ABHN_DPE_CONFIG_6_RANK1_BLK_ACT_BMSK                    0x00000200
#define HWIO_ABHN_DPE_CONFIG_6_RANK1_BLK_ACT_SHFT                           0x9
#define HWIO_ABHN_DPE_CONFIG_6_RANK1_BLK_ACT_NOP_FVAL                      0x0u
#define HWIO_ABHN_DPE_CONFIG_6_RANK1_BLK_ACT_BLOCK_FVAL                    0x1u

#define HWIO_ABHN_DPE_CONFIG_6_RANK0_BLK_ACT_BMSK                    0x00000100
#define HWIO_ABHN_DPE_CONFIG_6_RANK0_BLK_ACT_SHFT                           0x8
#define HWIO_ABHN_DPE_CONFIG_6_RANK0_BLK_ACT_NOP_FVAL                      0x0u
#define HWIO_ABHN_DPE_CONFIG_6_RANK0_BLK_ACT_BLOCK_FVAL                    0x1u

#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_BMSK           0x00000080
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_SHFT                  0x7
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_DISABLED_FVAL        0x0u
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_ENABLED_FVAL         0x1u

#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_BMSK            0x00000040
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_SHFT                   0x6
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_DISABLED_FVAL         0x0u
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_ENABLED_FVAL          0x1u

#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_BMSK            0x00000020
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_SHFT                   0x5
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_DISABLED_FVAL         0x0u
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_ENABLED_FVAL          0x1u

#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_BMSK            0x00000010
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_SHFT                   0x4
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_DISABLED_FVAL         0x0u
#define HWIO_ABHN_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_ENABLED_FVAL          0x1u

#define HWIO_ABHN_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_BMSK                0x00000004
#define HWIO_ABHN_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_SHFT                       0x2
#define HWIO_ABHN_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_DISABLED_FVAL             0x0u
#define HWIO_ABHN_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_ENABLED_FVAL              0x1u

#define HWIO_ABHN_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_BMSK                0x00000002
#define HWIO_ABHN_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_SHFT                       0x1
#define HWIO_ABHN_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_DISABLED_FVAL             0x0u
#define HWIO_ABHN_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_ENABLED_FVAL              0x1u

#define HWIO_ABHN_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_BMSK                0x00000001
#define HWIO_ABHN_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_SHFT                       0x0
#define HWIO_ABHN_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_DISABLED_FVAL             0x0u
#define HWIO_ABHN_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_ENABLED_FVAL              0x1u

//// Register CONFIG_7 ////

#define HWIO_ABHN_DPE_CONFIG_7_ADDR(x)                               (x+0x0000002c)
#define HWIO_ABHN_DPE_CONFIG_7_PHYS(x)                               (x+0x0000002c)
#define HWIO_ABHN_DPE_CONFIG_7_RMSK                                  0x000000ff
#define HWIO_ABHN_DPE_CONFIG_7_SHFT                                           0
#define HWIO_ABHN_DPE_CONFIG_7_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_7_ADDR(x), HWIO_ABHN_DPE_CONFIG_7_RMSK)
#define HWIO_ABHN_DPE_CONFIG_7_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_7_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_7_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CONFIG_7_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_7_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_7_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BMSK                0x000000c0
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_SHFT                       0x6
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BYTE_0_DQ3_FVAL           0x0u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BYTE_1_DQ3_FVAL           0x1u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BYTE_2_DQ3_FVAL           0x2u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BYTE_3_DQ3_FVAL           0x3u

#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BMSK                0x00000030
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_SHFT                       0x4
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BYTE_0_DQ2_FVAL           0x0u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BYTE_1_DQ2_FVAL           0x1u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BYTE_2_DQ2_FVAL           0x2u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BYTE_3_DQ2_FVAL           0x3u

#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BMSK                0x0000000c
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_SHFT                       0x2
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BYTE_0_DQ1_FVAL           0x0u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BYTE_1_DQ1_FVAL           0x1u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BYTE_2_DQ1_FVAL           0x2u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BYTE_3_DQ1_FVAL           0x3u

#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BMSK                0x00000003
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_SHFT                       0x0
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BYTE_0_DQ0_FVAL           0x0u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BYTE_1_DQ0_FVAL           0x1u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BYTE_2_DQ0_FVAL           0x2u
#define HWIO_ABHN_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BYTE_3_DQ0_FVAL           0x3u

//// Register CONFIG_DQ_MAP ////

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_ADDR(x)                          (x+0x00000038)
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_PHYS(x)                          (x+0x00000038)
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_RMSK                             0x77777777
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_SHFT                                      0
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_DQ_MAP_ADDR(x), HWIO_ABHN_DPE_CONFIG_DQ_MAP_RMSK)
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_CONFIG_DQ_MAP_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_CONFIG_DQ_MAP_ADDR(x), val)
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CONFIG_DQ_MAP_ADDR(x), mask, val, HWIO_ABHN_DPE_CONFIG_DQ_MAP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ7_BYTE_MAP_BMSK                0x70000000
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ7_BYTE_MAP_SHFT                      0x1c

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ6_BYTE_MAP_BMSK                0x07000000
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ6_BYTE_MAP_SHFT                      0x18

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ5_BYTE_MAP_BMSK                0x00700000
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ5_BYTE_MAP_SHFT                      0x14

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ4_BYTE_MAP_BMSK                0x00070000
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ4_BYTE_MAP_SHFT                      0x10

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ3_BYTE_MAP_BMSK                0x00007000
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ3_BYTE_MAP_SHFT                       0xc

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ2_BYTE_MAP_BMSK                0x00000700
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ2_BYTE_MAP_SHFT                       0x8

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ1_BYTE_MAP_BMSK                0x00000070
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ1_BYTE_MAP_SHFT                       0x4

#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ0_BYTE_MAP_BMSK                0x00000007
#define HWIO_ABHN_DPE_CONFIG_DQ_MAP_DQ0_BYTE_MAP_SHFT                       0x0

//// Register ODT_CONFIG_0 ////

#define HWIO_ABHN_DPE_ODT_CONFIG_0_ADDR(x)                           (x+0x00000040)
#define HWIO_ABHN_DPE_ODT_CONFIG_0_PHYS(x)                           (x+0x00000040)
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RMSK                              0x00000377
#define HWIO_ABHN_DPE_ODT_CONFIG_0_SHFT                                       0
#define HWIO_ABHN_DPE_ODT_CONFIG_0_IN(x)                             \
	in_dword_masked ( HWIO_ABHN_DPE_ODT_CONFIG_0_ADDR(x), HWIO_ABHN_DPE_ODT_CONFIG_0_RMSK)
#define HWIO_ABHN_DPE_ODT_CONFIG_0_INM(x, mask)                      \
	in_dword_masked ( HWIO_ABHN_DPE_ODT_CONFIG_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_ODT_CONFIG_0_OUT(x, val)                       \
	out_dword( HWIO_ABHN_DPE_ODT_CONFIG_0_ADDR(x), val)
#define HWIO_ABHN_DPE_ODT_CONFIG_0_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_ODT_CONFIG_0_ADDR(x), mask, val, HWIO_ABHN_DPE_ODT_CONFIG_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_FORCE_ODT_BMSK              0x00000200
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_FORCE_ODT_SHFT                     0x9
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_FORCE_ODT_DISABLED_FVAL           0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_FORCE_ODT_ENABLED_FVAL            0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_FORCE_ODT_BMSK              0x00000100
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_FORCE_ODT_SHFT                     0x8
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_FORCE_ODT_DISABLED_FVAL           0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_FORCE_ODT_ENABLED_FVAL            0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK1_BMSK        0x00000040
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK1_SHFT               0x6
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK1_DISABLED_FVAL       0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK1_ENABLED_FVAL       0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK0_BMSK        0x00000020
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK0_SHFT               0x5
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK0_DISABLED_FVAL       0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_WR_RANK0_ENABLED_FVAL       0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_RD_RANK0_BMSK        0x00000010
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_RD_RANK0_SHFT               0x4
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_RD_RANK0_DISABLED_FVAL       0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK1_ODT_ON_RD_RANK0_ENABLED_FVAL       0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK1_BMSK        0x00000004
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK1_SHFT               0x2
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK1_DISABLED_FVAL       0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK1_ENABLED_FVAL       0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK0_BMSK        0x00000002
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK0_SHFT               0x1
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK0_DISABLED_FVAL       0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_WR_RANK0_ENABLED_FVAL       0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_RD_RANK1_BMSK        0x00000001
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_RD_RANK1_SHFT               0x0
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_RD_RANK1_DISABLED_FVAL       0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_0_RANK0_ODT_ON_RD_RANK1_ENABLED_FVAL       0x1u

//// Register ODT_CONFIG_1 ////

#define HWIO_ABHN_DPE_ODT_CONFIG_1_ADDR(x)                           (x+0x00000044)
#define HWIO_ABHN_DPE_ODT_CONFIG_1_PHYS(x)                           (x+0x00000044)
#define HWIO_ABHN_DPE_ODT_CONFIG_1_RMSK                              0x71770311
#define HWIO_ABHN_DPE_ODT_CONFIG_1_SHFT                                       0
#define HWIO_ABHN_DPE_ODT_CONFIG_1_IN(x)                             \
	in_dword_masked ( HWIO_ABHN_DPE_ODT_CONFIG_1_ADDR(x), HWIO_ABHN_DPE_ODT_CONFIG_1_RMSK)
#define HWIO_ABHN_DPE_ODT_CONFIG_1_INM(x, mask)                      \
	in_dword_masked ( HWIO_ABHN_DPE_ODT_CONFIG_1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_ODT_CONFIG_1_OUT(x, val)                       \
	out_dword( HWIO_ABHN_DPE_ODT_CONFIG_1_ADDR(x), val)
#define HWIO_ABHN_DPE_ODT_CONFIG_1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_ODT_CONFIG_1_ADDR(x), mask, val, HWIO_ABHN_DPE_ODT_CONFIG_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODTH8_BMSK                        0x70000000
#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODTH8_SHFT                              0x1c

#define HWIO_ABHN_DPE_ODT_CONFIG_1_SYNC_ODT_DLY_MODE_BMSK            0x01000000
#define HWIO_ABHN_DPE_ODT_CONFIG_1_SYNC_ODT_DLY_MODE_SHFT                  0x18
#define HWIO_ABHN_DPE_ODT_CONFIG_1_SYNC_ODT_DLY_MODE_IN_CYCLES_FVAL        0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_1_SYNC_ODT_DLY_MODE_WL_OFFSET_FVAL        0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_1_SYNC_ODT_ON_DLY_BMSK              0x00700000
#define HWIO_ABHN_DPE_ODT_CONFIG_1_SYNC_ODT_ON_DLY_SHFT                    0x14

#define HWIO_ABHN_DPE_ODT_CONFIG_1_SYNC_ODT_OFF_DLY_BMSK             0x00070000
#define HWIO_ABHN_DPE_ODT_CONFIG_1_SYNC_ODT_OFF_DLY_SHFT                   0x10

#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_OFF_BEFORE_RD_BMSK            0x00000300
#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_OFF_BEFORE_RD_SHFT                   0x8

#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_ON_MIN_POS_BMSK               0x00000010
#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_ON_MIN_POS_SHFT                      0x4
#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_ON_MIN_POS_POSITIVE_FVAL            0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_ON_MIN_POS_NEGATIVE_FVAL            0x1u

#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_OFF_MIN_POS_BMSK              0x00000001
#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_OFF_MIN_POS_SHFT                     0x0
#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_OFF_MIN_POS_POSITIVE_FVAL           0x0u
#define HWIO_ABHN_DPE_ODT_CONFIG_1_ODT_OFF_MIN_POS_NEGATIVE_FVAL           0x1u

//// Register CA_TRAIN_PRE_CS ////

#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_ADDR(x)                        (x+0x00000050)
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_PHYS(x)                        (x+0x00000050)
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_RMSK                           0x03ff03ff
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_SHFT                                    0
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_IN(x)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_ADDR(x), HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_RMSK)
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_INM(x, mask)                   \
	in_dword_masked ( HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_OUT(x, val)                    \
	out_dword( HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_ADDR(x), val)
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_ADDR(x), mask, val, HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_CA_BUS_2_BMSK                  0x03ff0000
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_CA_BUS_2_SHFT                        0x10

#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_CA_BUS_1_BMSK                  0x000003ff
#define HWIO_ABHN_DPE_CA_TRAIN_PRE_CS_CA_BUS_1_SHFT                         0x0

//// Register CA_TRAIN_CS ////

#define HWIO_ABHN_DPE_CA_TRAIN_CS_ADDR(x)                            (x+0x00000054)
#define HWIO_ABHN_DPE_CA_TRAIN_CS_PHYS(x)                            (x+0x00000054)
#define HWIO_ABHN_DPE_CA_TRAIN_CS_RMSK                               0x03ff03ff
#define HWIO_ABHN_DPE_CA_TRAIN_CS_SHFT                                        0
#define HWIO_ABHN_DPE_CA_TRAIN_CS_IN(x)                              \
	in_dword_masked ( HWIO_ABHN_DPE_CA_TRAIN_CS_ADDR(x), HWIO_ABHN_DPE_CA_TRAIN_CS_RMSK)
#define HWIO_ABHN_DPE_CA_TRAIN_CS_INM(x, mask)                       \
	in_dword_masked ( HWIO_ABHN_DPE_CA_TRAIN_CS_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CA_TRAIN_CS_OUT(x, val)                        \
	out_dword( HWIO_ABHN_DPE_CA_TRAIN_CS_ADDR(x), val)
#define HWIO_ABHN_DPE_CA_TRAIN_CS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CA_TRAIN_CS_ADDR(x), mask, val, HWIO_ABHN_DPE_CA_TRAIN_CS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CA_TRAIN_CS_CA_BUS_4_BMSK                      0x03ff0000
#define HWIO_ABHN_DPE_CA_TRAIN_CS_CA_BUS_4_SHFT                            0x10

#define HWIO_ABHN_DPE_CA_TRAIN_CS_CA_BUS_3_BMSK                      0x000003ff
#define HWIO_ABHN_DPE_CA_TRAIN_CS_CA_BUS_3_SHFT                             0x0

//// Register CA_TRAIN_POST_CS ////

#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_ADDR(x)                       (x+0x00000058)
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_PHYS(x)                       (x+0x00000058)
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_RMSK                          0x03ff03ff
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_SHFT                                   0
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_IN(x)                         \
	in_dword_masked ( HWIO_ABHN_DPE_CA_TRAIN_POST_CS_ADDR(x), HWIO_ABHN_DPE_CA_TRAIN_POST_CS_RMSK)
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_INM(x, mask)                  \
	in_dword_masked ( HWIO_ABHN_DPE_CA_TRAIN_POST_CS_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_OUT(x, val)                   \
	out_dword( HWIO_ABHN_DPE_CA_TRAIN_POST_CS_ADDR(x), val)
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CA_TRAIN_POST_CS_ADDR(x), mask, val, HWIO_ABHN_DPE_CA_TRAIN_POST_CS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_CA_BUS_6_BMSK                 0x03ff0000
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_CA_BUS_6_SHFT                       0x10

#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_CA_BUS_5_BMSK                 0x000003ff
#define HWIO_ABHN_DPE_CA_TRAIN_POST_CS_CA_BUS_5_SHFT                        0x0

//// Register RCW_CTRL ////

#define HWIO_ABHN_DPE_RCW_CTRL_ADDR(x)                               (x+0x00000060)
#define HWIO_ABHN_DPE_RCW_CTRL_PHYS(x)                               (x+0x00000060)
#define HWIO_ABHN_DPE_RCW_CTRL_RMSK                                  0xff1000ff
#define HWIO_ABHN_DPE_RCW_CTRL_SHFT                                           0
#define HWIO_ABHN_DPE_RCW_CTRL_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_RCW_CTRL_ADDR(x), HWIO_ABHN_DPE_RCW_CTRL_RMSK)
#define HWIO_ABHN_DPE_RCW_CTRL_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_RCW_CTRL_ADDR(x), mask) 
#define HWIO_ABHN_DPE_RCW_CTRL_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_RCW_CTRL_ADDR(x), val)
#define HWIO_ABHN_DPE_RCW_CTRL_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_RCW_CTRL_ADDR(x), mask, val, HWIO_ABHN_DPE_RCW_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE7_BMSK            0x80000000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE7_SHFT                  0x1f
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE7_RESET_OFF_FVAL        0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE7_RESET_ON_FVAL         0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE6_BMSK            0x40000000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE6_SHFT                  0x1e
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE6_RESET_OFF_FVAL        0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE6_RESET_ON_FVAL         0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE5_BMSK            0x20000000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE5_SHFT                  0x1d
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE5_RESET_OFF_FVAL        0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE5_RESET_ON_FVAL         0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE4_BMSK            0x10000000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE4_SHFT                  0x1c
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE4_RESET_OFF_FVAL        0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE4_RESET_ON_FVAL         0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE3_BMSK            0x08000000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE3_SHFT                  0x1b
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE3_RESET_OFF_FVAL        0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE3_RESET_ON_FVAL         0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE2_BMSK            0x04000000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE2_SHFT                  0x1a
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE2_RESET_OFF_FVAL        0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE2_RESET_ON_FVAL         0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE1_BMSK            0x02000000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE1_SHFT                  0x19
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE1_RESET_OFF_FVAL        0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE1_RESET_ON_FVAL         0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE0_BMSK            0x01000000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE0_SHFT                  0x18
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE0_RESET_OFF_FVAL        0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ASYNC_RESET_BYTE0_RESET_ON_FVAL         0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ENABLE_BMSK                       0x00100000
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ENABLE_SHFT                             0x14
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ENABLE_DISABLE_FVAL                     0x0u
#define HWIO_ABHN_DPE_RCW_CTRL_RCW_ENABLE_ENABLE_FVAL                      0x1u

#define HWIO_ABHN_DPE_RCW_CTRL_EXP_PATTERN_BMSK                      0x000000ff
#define HWIO_ABHN_DPE_RCW_CTRL_EXP_PATTERN_SHFT                             0x0

//// Register PWR_CTRL_0 ////

#define HWIO_ABHN_DPE_PWR_CTRL_0_ADDR(x)                             (x+0x00000068)
#define HWIO_ABHN_DPE_PWR_CTRL_0_PHYS(x)                             (x+0x00000068)
#define HWIO_ABHN_DPE_PWR_CTRL_0_RMSK                                0x1111fff1
#define HWIO_ABHN_DPE_PWR_CTRL_0_SHFT                                         0
#define HWIO_ABHN_DPE_PWR_CTRL_0_IN(x)                               \
	in_dword_masked ( HWIO_ABHN_DPE_PWR_CTRL_0_ADDR(x), HWIO_ABHN_DPE_PWR_CTRL_0_RMSK)
#define HWIO_ABHN_DPE_PWR_CTRL_0_INM(x, mask)                        \
	in_dword_masked ( HWIO_ABHN_DPE_PWR_CTRL_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_PWR_CTRL_0_OUT(x, val)                         \
	out_dword( HWIO_ABHN_DPE_PWR_CTRL_0_ADDR(x), val)
#define HWIO_ABHN_DPE_PWR_CTRL_0_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PWR_CTRL_0_ADDR(x), mask, val, HWIO_ABHN_DPE_PWR_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PWR_CTRL_0_PWR_DN_MODE_BMSK                    0x10000000
#define HWIO_ABHN_DPE_PWR_CTRL_0_PWR_DN_MODE_SHFT                          0x1c
#define HWIO_ABHN_DPE_PWR_CTRL_0_PWR_DN_MODE_INDIVIDUAL_FVAL               0x0u
#define HWIO_ABHN_DPE_PWR_CTRL_0_PWR_DN_MODE_CONCURRENT_FVAL               0x1u

#define HWIO_ABHN_DPE_PWR_CTRL_0_PWR_DN_EN_BMSK                      0x01000000
#define HWIO_ABHN_DPE_PWR_CTRL_0_PWR_DN_EN_SHFT                            0x18
#define HWIO_ABHN_DPE_PWR_CTRL_0_PWR_DN_EN_DISABLED_FVAL                   0x0u
#define HWIO_ABHN_DPE_PWR_CTRL_0_PWR_DN_EN_ENABLED_FVAL                    0x1u

#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_BMSK             0x00100000
#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_SHFT                   0x14
#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_DISABLED_FVAL          0x0u
#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_ENABLED_FVAL           0x1u

#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_ON_EN_BMSK                      0x00010000
#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_ON_EN_SHFT                            0x10
#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_ON_EN_DISABLED_FVAL                   0x0u
#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_ON_EN_ENABLED_FVAL                    0x1u

#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_ON_IDLE_CNT_BMSK                0x0000fff0
#define HWIO_ABHN_DPE_PWR_CTRL_0_CLK_ON_IDLE_CNT_SHFT                       0x4

#define HWIO_ABHN_DPE_PWR_CTRL_0_PCHG_PD_DLL_BMSK                    0x00000001
#define HWIO_ABHN_DPE_PWR_CTRL_0_PCHG_PD_DLL_SHFT                           0x0

//// Register OPT_CTRL_0 ////

#define HWIO_ABHN_DPE_OPT_CTRL_0_ADDR(x)                             (x+0x00000078)
#define HWIO_ABHN_DPE_OPT_CTRL_0_PHYS(x)                             (x+0x00000078)
#define HWIO_ABHN_DPE_OPT_CTRL_0_RMSK                                0x00111111
#define HWIO_ABHN_DPE_OPT_CTRL_0_SHFT                                         0
#define HWIO_ABHN_DPE_OPT_CTRL_0_IN(x)                               \
	in_dword_masked ( HWIO_ABHN_DPE_OPT_CTRL_0_ADDR(x), HWIO_ABHN_DPE_OPT_CTRL_0_RMSK)
#define HWIO_ABHN_DPE_OPT_CTRL_0_INM(x, mask)                        \
	in_dword_masked ( HWIO_ABHN_DPE_OPT_CTRL_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_OPT_CTRL_0_OUT(x, val)                         \
	out_dword( HWIO_ABHN_DPE_OPT_CTRL_0_ADDR(x), val)
#define HWIO_ABHN_DPE_OPT_CTRL_0_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_OPT_CTRL_0_ADDR(x), mask, val, HWIO_ABHN_DPE_OPT_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_OPT_CTRL_0_BC_OTF_EN_BMSK                      0x00100000
#define HWIO_ABHN_DPE_OPT_CTRL_0_BC_OTF_EN_SHFT                            0x14
#define HWIO_ABHN_DPE_OPT_CTRL_0_BC_OTF_EN_DISABLED_FVAL                   0x0u
#define HWIO_ABHN_DPE_OPT_CTRL_0_BC_OTF_EN_ENABLED_FVAL                    0x1u

#define HWIO_ABHN_DPE_OPT_CTRL_0_RD_INT_BST_BMSK                     0x00010000
#define HWIO_ABHN_DPE_OPT_CTRL_0_RD_INT_BST_SHFT                           0x10
#define HWIO_ABHN_DPE_OPT_CTRL_0_RD_INT_BST_DISABLED_FVAL                  0x0u
#define HWIO_ABHN_DPE_OPT_CTRL_0_RD_INT_BST_ENABLED_FVAL                   0x1u

#define HWIO_ABHN_DPE_OPT_CTRL_0_WR_INT_BST_BMSK                     0x00001000
#define HWIO_ABHN_DPE_OPT_CTRL_0_WR_INT_BST_SHFT                            0xc
#define HWIO_ABHN_DPE_OPT_CTRL_0_WR_INT_BST_DISABLED_FVAL                  0x0u
#define HWIO_ABHN_DPE_OPT_CTRL_0_WR_INT_BST_ENABLED_FVAL                   0x1u

#define HWIO_ABHN_DPE_OPT_CTRL_0_RD_INT_RD_BMSK                      0x00000100
#define HWIO_ABHN_DPE_OPT_CTRL_0_RD_INT_RD_SHFT                             0x8
#define HWIO_ABHN_DPE_OPT_CTRL_0_RD_INT_RD_DISABLED_FVAL                   0x0u
#define HWIO_ABHN_DPE_OPT_CTRL_0_RD_INT_RD_ENABLED_FVAL                    0x1u

#define HWIO_ABHN_DPE_OPT_CTRL_0_WR_INT_WR_BMSK                      0x00000010
#define HWIO_ABHN_DPE_OPT_CTRL_0_WR_INT_WR_SHFT                             0x4
#define HWIO_ABHN_DPE_OPT_CTRL_0_WR_INT_WR_DISABLED_FVAL                   0x0u
#define HWIO_ABHN_DPE_OPT_CTRL_0_WR_INT_WR_ENABLED_FVAL                    0x1u

#define HWIO_ABHN_DPE_OPT_CTRL_0_SPLIT_LONG_WR_BMSK                  0x00000001
#define HWIO_ABHN_DPE_OPT_CTRL_0_SPLIT_LONG_WR_SHFT                         0x0
#define HWIO_ABHN_DPE_OPT_CTRL_0_SPLIT_LONG_WR_DISABLED_FVAL               0x0u
#define HWIO_ABHN_DPE_OPT_CTRL_0_SPLIT_LONG_WR_ENABLED_FVAL                0x1u

//// Register OPT_CTRL_1 ////

#define HWIO_ABHN_DPE_OPT_CTRL_1_ADDR(x)                             (x+0x0000007c)
#define HWIO_ABHN_DPE_OPT_CTRL_1_PHYS(x)                             (x+0x0000007c)
#define HWIO_ABHN_DPE_OPT_CTRL_1_RMSK                                0x03ff1fff
#define HWIO_ABHN_DPE_OPT_CTRL_1_SHFT                                         0
#define HWIO_ABHN_DPE_OPT_CTRL_1_IN(x)                               \
	in_dword_masked ( HWIO_ABHN_DPE_OPT_CTRL_1_ADDR(x), HWIO_ABHN_DPE_OPT_CTRL_1_RMSK)
#define HWIO_ABHN_DPE_OPT_CTRL_1_INM(x, mask)                        \
	in_dword_masked ( HWIO_ABHN_DPE_OPT_CTRL_1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_OPT_CTRL_1_OUT(x, val)                         \
	out_dword( HWIO_ABHN_DPE_OPT_CTRL_1_ADDR(x), val)
#define HWIO_ABHN_DPE_OPT_CTRL_1_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_OPT_CTRL_1_ADDR(x), mask, val, HWIO_ABHN_DPE_OPT_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_OPT_CTRL_1_DDR_EFF_OPT_TIMER_BMSK              0x03ff0000
#define HWIO_ABHN_DPE_OPT_CTRL_1_DDR_EFF_OPT_TIMER_SHFT                    0x10

#define HWIO_ABHN_DPE_OPT_CTRL_1_PG_MGMT_BMSK                        0x00001000
#define HWIO_ABHN_DPE_OPT_CTRL_1_PG_MGMT_SHFT                               0xc
#define HWIO_ABHN_DPE_OPT_CTRL_1_PG_MGMT_KEEP_OPEN_FVAL                    0x0u
#define HWIO_ABHN_DPE_OPT_CTRL_1_PG_MGMT_TIMER_FVAL                        0x1u

#define HWIO_ABHN_DPE_OPT_CTRL_1_PG_OPEN_TIMER_BMSK                  0x00000fff
#define HWIO_ABHN_DPE_OPT_CTRL_1_PG_OPEN_TIMER_SHFT                         0x0

//// Register DRAM_STATUS_0 ////

#define HWIO_ABHN_DPE_DRAM_STATUS_0_ADDR(x)                          (x+0x0000008c)
#define HWIO_ABHN_DPE_DRAM_STATUS_0_PHYS(x)                          (x+0x0000008c)
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RMSK                             0x03333333
#define HWIO_ABHN_DPE_DRAM_STATUS_0_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_STATUS_0_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_STATUS_0_ADDR(x), HWIO_ABHN_DPE_DRAM_STATUS_0_RMSK)
#define HWIO_ABHN_DPE_DRAM_STATUS_0_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_STATUS_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_STATUS_0_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_STATUS_0_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_STATUS_0_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_STATUS_0_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_SR_BMSK                   0x02000000
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_SR_SHFT                         0x19
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_SR_NOT_IN_SR_FVAL               0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_SR_IN_SR_FVAL                   0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_SR_BMSK                   0x01000000
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_SR_SHFT                         0x18
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_SR_NOT_IN_SR_FVAL               0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_SR_IN_SR_FVAL                   0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_DPD_BMSK                  0x00200000
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_DPD_SHFT                        0x15
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_DPD_NOT_IN_DPD_FVAL             0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_DPD_IN_DPD_FVAL                 0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_DPD_BMSK                  0x00100000
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_DPD_SHFT                        0x14
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_DPD_NOT_IN_DPD_FVAL             0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_DPD_IN_DPD_FVAL                 0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_DERATE_BMSK               0x00020000
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_DERATE_SHFT                     0x11
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_DERATE_NOT_IN_DERATE_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_DERATE_IN_DERATE_FVAL           0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_DERATE_BMSK               0x00010000
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_DERATE_SHFT                     0x10
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_DERATE_NOT_IN_DERATE_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_DERATE_IN_DERATE_FVAL           0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_BMSK             0x00002000
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_SHFT                    0xd
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_NOT_OOR_FVAL           0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_OOR_FVAL               0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_BMSK             0x00001000
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_SHFT                    0xc
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_NOT_OOR_FVAL           0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_OOR_FVAL               0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_CSPD_BMSK                 0x00000200
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_CSPD_SHFT                        0x9
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_CSPD_NOT_IN_CSPD_FVAL           0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_CSPD_IN_CSPD_FVAL               0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_CSPD_BMSK                 0x00000100
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_CSPD_SHFT                        0x8
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_CSPD_NOT_IN_CSPD_FVAL           0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_CSPD_IN_CSPD_FVAL               0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_BMSK               0x00000020
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_SHFT                      0x5
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_NOT_IN_PWR_DN_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_IN_PWR_DN_FVAL           0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_BMSK               0x00000010
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_SHFT                      0x4
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_NOT_IN_PWR_DN_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_IN_PWR_DN_FVAL           0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_BUSY_BMSK                 0x00000002
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_BUSY_SHFT                        0x1
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_BUSY_IN_IDLE_FVAL               0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_1_BUSY_BUSY_FVAL                  0x1u

#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_BUSY_BMSK                 0x00000001
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_BUSY_SHFT                        0x0
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_BUSY_IN_IDLE_FVAL               0x0u
#define HWIO_ABHN_DPE_DRAM_STATUS_0_RANK_0_BUSY_BUSY_FVAL                  0x1u

//// Register MEMC_STATUS_0 ////

#define HWIO_ABHN_DPE_MEMC_STATUS_0_ADDR(x)                          (x+0x0000009c)
#define HWIO_ABHN_DPE_MEMC_STATUS_0_PHYS(x)                          (x+0x0000009c)
#define HWIO_ABHN_DPE_MEMC_STATUS_0_RMSK                             0x0000ffff
#define HWIO_ABHN_DPE_MEMC_STATUS_0_SHFT                                      0
#define HWIO_ABHN_DPE_MEMC_STATUS_0_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_MEMC_STATUS_0_ADDR(x), HWIO_ABHN_DPE_MEMC_STATUS_0_RMSK)
#define HWIO_ABHN_DPE_MEMC_STATUS_0_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_MEMC_STATUS_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MEMC_STATUS_0_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_MEMC_STATUS_0_ADDR(x), val)
#define HWIO_ABHN_DPE_MEMC_STATUS_0_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MEMC_STATUS_0_ADDR(x), mask, val, HWIO_ABHN_DPE_MEMC_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MEMC_STATUS_0_RD_FIFO_BYTE_EMPTY_BMSK          0x0000ffff
#define HWIO_ABHN_DPE_MEMC_STATUS_0_RD_FIFO_BYTE_EMPTY_SHFT                 0x0

//// Register MEMC_STATUS_1 ////

#define HWIO_ABHN_DPE_MEMC_STATUS_1_ADDR(x)                          (x+0x000000a0)
#define HWIO_ABHN_DPE_MEMC_STATUS_1_PHYS(x)                          (x+0x000000a0)
#define HWIO_ABHN_DPE_MEMC_STATUS_1_RMSK                             0x00000001
#define HWIO_ABHN_DPE_MEMC_STATUS_1_SHFT                                      0
#define HWIO_ABHN_DPE_MEMC_STATUS_1_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_MEMC_STATUS_1_ADDR(x), HWIO_ABHN_DPE_MEMC_STATUS_1_RMSK)
#define HWIO_ABHN_DPE_MEMC_STATUS_1_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_MEMC_STATUS_1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MEMC_STATUS_1_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_MEMC_STATUS_1_ADDR(x), val)
#define HWIO_ABHN_DPE_MEMC_STATUS_1_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MEMC_STATUS_1_ADDR(x), mask, val, HWIO_ABHN_DPE_MEMC_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MEMC_STATUS_1_CYC_CALC_VALID_BMSK              0x00000001
#define HWIO_ABHN_DPE_MEMC_STATUS_1_CYC_CALC_VALID_SHFT                     0x0
#define HWIO_ABHN_DPE_MEMC_STATUS_1_CYC_CALC_VALID_YES_FVAL                0x0u
#define HWIO_ABHN_DPE_MEMC_STATUS_1_CYC_CALC_VALID_NO_FVAL                 0x1u

//// Register MEMC_STATUS_2 ////

#define HWIO_ABHN_DPE_MEMC_STATUS_2_ADDR(x)                          (x+0x000000a4)
#define HWIO_ABHN_DPE_MEMC_STATUS_2_PHYS(x)                          (x+0x000000a4)
#define HWIO_ABHN_DPE_MEMC_STATUS_2_RMSK                             0x00000001
#define HWIO_ABHN_DPE_MEMC_STATUS_2_SHFT                                      0
#define HWIO_ABHN_DPE_MEMC_STATUS_2_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_MEMC_STATUS_2_ADDR(x), HWIO_ABHN_DPE_MEMC_STATUS_2_RMSK)
#define HWIO_ABHN_DPE_MEMC_STATUS_2_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_MEMC_STATUS_2_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MEMC_STATUS_2_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_MEMC_STATUS_2_ADDR(x), val)
#define HWIO_ABHN_DPE_MEMC_STATUS_2_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MEMC_STATUS_2_ADDR(x), mask, val, HWIO_ABHN_DPE_MEMC_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_BMSK           0x00000001
#define HWIO_ABHN_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_SHFT                  0x0
#define HWIO_ABHN_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_STALE_FVAL           0x0u
#define HWIO_ABHN_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_UP_TO_DATE_FVAL       0x1u

//// Register INTERRUPT_ENABLE ////

#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_ADDR(x)                       (x+0x000000b4)
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_PHYS(x)                       (x+0x000000b4)
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_RMSK                          0x00000077
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_SHFT                                   0
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_IN(x)                         \
	in_dword_masked ( HWIO_ABHN_DPE_INTERRUPT_ENABLE_ADDR(x), HWIO_ABHN_DPE_INTERRUPT_ENABLE_RMSK)
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_INM(x, mask)                  \
	in_dword_masked ( HWIO_ABHN_DPE_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_OUT(x, val)                   \
	out_dword( HWIO_ABHN_DPE_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_ABHN_DPE_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_BMSK       0x00000070
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_SHFT              0x4
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_DISABLED_FVAL       0x0u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_2X_OR_4X_FVAL       0x1u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_4X_FVAL       0x2u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_2X_FVAL       0x3u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_1X_FVAL       0x4u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_TREFI_0_5X_FVAL       0x5u

#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_BMSK      0x00000007
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_SHFT             0x0
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_DISABLED_FVAL       0x0u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_TREFI_0_25X_DERATE_FVAL       0x1u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_DERATE_FVAL       0x2u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_TREFI_0_25X_FVAL       0x3u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_TREFI_1X_FVAL       0x4u
#define HWIO_ABHN_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_TREFI_0_5X_FVAL       0x5u

//// Register INTERRUPT_STATUS ////

#define HWIO_ABHN_DPE_INTERRUPT_STATUS_ADDR(x)                       (x+0x000000b8)
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_PHYS(x)                       (x+0x000000b8)
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RMSK                          0x0077000f
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_SHFT                                   0
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_ABHN_DPE_INTERRUPT_STATUS_ADDR(x), HWIO_ABHN_DPE_INTERRUPT_STATUS_RMSK)
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_ABHN_DPE_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_OUT(x, val)                   \
	out_dword( HWIO_ABHN_DPE_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_ABHN_DPE_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_BMSK          0x00700000
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_SHFT                0x14
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_LOW_LIMIT_FVAL       0x0u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_4X_FVAL       0x1u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_2X_FVAL       0x2u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_1X_FVAL       0x3u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_0_5X_FVAL       0x4u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_0_25X_FVAL       0x5u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_TREFI_0_25X_DERATE_FVAL       0x6u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_HIGH_LIMIT_FVAL       0x7u

#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_BMSK          0x00070000
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_SHFT                0x10
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_LOW_LIMIT_FVAL       0x0u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_4X_FVAL       0x1u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_2X_FVAL       0x2u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_1X_FVAL       0x3u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_0_5X_FVAL       0x4u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_0_25X_FVAL       0x5u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_TREFI_0_25X_DERATE_FVAL       0x6u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_HIGH_LIMIT_FVAL       0x7u

#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_BMSK           0x00000008
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_SHFT                  0x3
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_NONE_FVAL            0x0u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_THRSHLD_CROSSED_FVAL       0x1u

#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_BMSK          0x00000004
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_SHFT                 0x2
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_THRSHLD_CROSSED_FVAL       0x1u

#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_BMSK           0x00000002
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_SHFT                  0x1
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_NONE_FVAL            0x0u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_THRSHLD_CROSSED_FVAL       0x1u

#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_BMSK          0x00000001
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_SHFT                 0x0
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_THRSHLD_CROSSED_FVAL       0x1u

//// Register INTERRUPT_CLR ////

#define HWIO_ABHN_DPE_INTERRUPT_CLR_ADDR(x)                          (x+0x000000bc)
#define HWIO_ABHN_DPE_INTERRUPT_CLR_PHYS(x)                          (x+0x000000bc)
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RMSK                             0x0000000f
#define HWIO_ABHN_DPE_INTERRUPT_CLR_SHFT                                      0
#define HWIO_ABHN_DPE_INTERRUPT_CLR_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_INTERRUPT_CLR_ADDR(x), HWIO_ABHN_DPE_INTERRUPT_CLR_RMSK)
#define HWIO_ABHN_DPE_INTERRUPT_CLR_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_INTERRUPT_CLR_ADDR(x), mask) 
#define HWIO_ABHN_DPE_INTERRUPT_CLR_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_INTERRUPT_CLR_ADDR(x), val)
#define HWIO_ABHN_DPE_INTERRUPT_CLR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_INTERRUPT_CLR_ADDR(x), mask, val, HWIO_ABHN_DPE_INTERRUPT_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_BMSK              0x00000008
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_SHFT                     0x3
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_NOP_FVAL                0x0u
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_CLR_INT_FVAL            0x1u

#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_BMSK             0x00000004
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_SHFT                    0x2
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_NOP_FVAL               0x0u
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_CLR_INT_FVAL           0x1u

#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_BMSK              0x00000002
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_SHFT                     0x1
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_NOP_FVAL                0x0u
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_CLR_INT_FVAL            0x1u

#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_BMSK             0x00000001
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_SHFT                    0x0
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_NOP_FVAL               0x0u
#define HWIO_ABHN_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_CLR_INT_FVAL           0x1u

//// Register INTERRUPT_SET ////

#define HWIO_ABHN_DPE_INTERRUPT_SET_ADDR(x)                          (x+0x000000c0)
#define HWIO_ABHN_DPE_INTERRUPT_SET_PHYS(x)                          (x+0x000000c0)
#define HWIO_ABHN_DPE_INTERRUPT_SET_RMSK                             0x0000000f
#define HWIO_ABHN_DPE_INTERRUPT_SET_SHFT                                      0
#define HWIO_ABHN_DPE_INTERRUPT_SET_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_INTERRUPT_SET_ADDR(x), HWIO_ABHN_DPE_INTERRUPT_SET_RMSK)
#define HWIO_ABHN_DPE_INTERRUPT_SET_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_INTERRUPT_SET_ADDR(x), mask) 
#define HWIO_ABHN_DPE_INTERRUPT_SET_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_INTERRUPT_SET_ADDR(x), val)
#define HWIO_ABHN_DPE_INTERRUPT_SET_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_INTERRUPT_SET_ADDR(x), mask, val, HWIO_ABHN_DPE_INTERRUPT_SET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_BMSK              0x00000008
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_SHFT                     0x3
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_NOP_FVAL                0x0u
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_SET_INT_FVAL            0x1u

#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_BMSK             0x00000004
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_SHFT                    0x2
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_NOP_FVAL               0x0u
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_SET_INT_FVAL           0x1u

#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_BMSK              0x00000002
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_SHFT                     0x1
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_NOP_FVAL                0x0u
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_SET_INT_FVAL            0x1u

#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_BMSK             0x00000001
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_SHFT                    0x0
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_NOP_FVAL               0x0u
#define HWIO_ABHN_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_SET_INT_FVAL           0x1u

//// Register ELEVATE_PRI_RD ////

#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_ADDR(x)                         (x+0x000000d0)
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_PHYS(x)                         (x+0x000000d0)
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_RMSK                            0xffffffff
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_SHFT                                     0
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_ELEVATE_PRI_RD_ADDR(x), HWIO_ABHN_DPE_ELEVATE_PRI_RD_RMSK)
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_ELEVATE_PRI_RD_ADDR(x), mask) 
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_ELEVATE_PRI_RD_ADDR(x), val)
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_ELEVATE_PRI_RD_ADDR(x), mask, val, HWIO_ABHN_DPE_ELEVATE_PRI_RD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_CYCLES_PRI0_BMSK                0xff000000
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_CYCLES_PRI0_SHFT                      0x18

#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_CYCLES_PRI1_BMSK                0x00ff0000
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_CYCLES_PRI1_SHFT                      0x10

#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_CYCLES_PRI2_BMSK                0x0000ff00
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_CYCLES_PRI2_SHFT                       0x8

#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_CYCLES_PRI3_BMSK                0x000000ff
#define HWIO_ABHN_DPE_ELEVATE_PRI_RD_CYCLES_PRI3_SHFT                       0x0

//// Register ELEVATE_PRI_WR ////

#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_ADDR(x)                         (x+0x000000d4)
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_PHYS(x)                         (x+0x000000d4)
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_RMSK                            0xffffffff
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_SHFT                                     0
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_ELEVATE_PRI_WR_ADDR(x), HWIO_ABHN_DPE_ELEVATE_PRI_WR_RMSK)
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_ELEVATE_PRI_WR_ADDR(x), mask) 
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_ELEVATE_PRI_WR_ADDR(x), val)
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_ELEVATE_PRI_WR_ADDR(x), mask, val, HWIO_ABHN_DPE_ELEVATE_PRI_WR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_CYCLES_PRI0_BMSK                0xff000000
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_CYCLES_PRI0_SHFT                      0x18

#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_CYCLES_PRI1_BMSK                0x00ff0000
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_CYCLES_PRI1_SHFT                      0x10

#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_CYCLES_PRI2_BMSK                0x0000ff00
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_CYCLES_PRI2_SHFT                       0x8

#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_CYCLES_PRI3_BMSK                0x000000ff
#define HWIO_ABHN_DPE_ELEVATE_PRI_WR_CYCLES_PRI3_SHFT                       0x0

//// Register TIMER_0 ////

#define HWIO_ABHN_DPE_TIMER_0_ADDR(x)                                (x+0x000000e4)
#define HWIO_ABHN_DPE_TIMER_0_PHYS(x)                                (x+0x000000e4)
#define HWIO_ABHN_DPE_TIMER_0_RMSK                                   0xffffffff
#define HWIO_ABHN_DPE_TIMER_0_SHFT                                            0
#define HWIO_ABHN_DPE_TIMER_0_IN(x)                                  \
	in_dword_masked ( HWIO_ABHN_DPE_TIMER_0_ADDR(x), HWIO_ABHN_DPE_TIMER_0_RMSK)
#define HWIO_ABHN_DPE_TIMER_0_INM(x, mask)                           \
	in_dword_masked ( HWIO_ABHN_DPE_TIMER_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_TIMER_0_OUT(x, val)                            \
	out_dword( HWIO_ABHN_DPE_TIMER_0_ADDR(x), val)
#define HWIO_ABHN_DPE_TIMER_0_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_TIMER_0_ADDR(x), mask, val, HWIO_ABHN_DPE_TIMER_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_TIMER_0_WTR_DIFF_RANK_BMSK                     0xf0000000
#define HWIO_ABHN_DPE_TIMER_0_WTR_DIFF_RANK_SHFT                           0x1c

#define HWIO_ABHN_DPE_TIMER_0_RTW_DIFF_RANK_BMSK                     0x0f000000
#define HWIO_ABHN_DPE_TIMER_0_RTW_DIFF_RANK_SHFT                           0x18

#define HWIO_ABHN_DPE_TIMER_0_RTR_DIFF_RANK_BMSK                     0x00f00000
#define HWIO_ABHN_DPE_TIMER_0_RTR_DIFF_RANK_SHFT                           0x14

#define HWIO_ABHN_DPE_TIMER_0_WTW_DIFF_RANK_BMSK                     0x000f0000
#define HWIO_ABHN_DPE_TIMER_0_WTW_DIFF_RANK_SHFT                           0x10

#define HWIO_ABHN_DPE_TIMER_0_RTW_SAME_RANK_ADD_DLY_BMSK             0x0000f000
#define HWIO_ABHN_DPE_TIMER_0_RTW_SAME_RANK_ADD_DLY_SHFT                    0xc

#define HWIO_ABHN_DPE_TIMER_0_WTR_SAME_RANK_ADD_DLY_BMSK             0x00000f00
#define HWIO_ABHN_DPE_TIMER_0_WTR_SAME_RANK_ADD_DLY_SHFT                    0x8

#define HWIO_ABHN_DPE_TIMER_0_RTR_SAME_RANK_ADD_DLY_BMSK             0x000000f0
#define HWIO_ABHN_DPE_TIMER_0_RTR_SAME_RANK_ADD_DLY_SHFT                    0x4

#define HWIO_ABHN_DPE_TIMER_0_WTW_SAME_RANK_ADD_DLY_BMSK             0x0000000f
#define HWIO_ABHN_DPE_TIMER_0_WTW_SAME_RANK_ADD_DLY_SHFT                    0x0

//// Register TIMER_1 ////

#define HWIO_ABHN_DPE_TIMER_1_ADDR(x)                                (x+0x000000e8)
#define HWIO_ABHN_DPE_TIMER_1_PHYS(x)                                (x+0x000000e8)
#define HWIO_ABHN_DPE_TIMER_1_RMSK                                   0x000031ff
#define HWIO_ABHN_DPE_TIMER_1_SHFT                                            0
#define HWIO_ABHN_DPE_TIMER_1_IN(x)                                  \
	in_dword_masked ( HWIO_ABHN_DPE_TIMER_1_ADDR(x), HWIO_ABHN_DPE_TIMER_1_RMSK)
#define HWIO_ABHN_DPE_TIMER_1_INM(x, mask)                           \
	in_dword_masked ( HWIO_ABHN_DPE_TIMER_1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_TIMER_1_OUT(x, val)                            \
	out_dword( HWIO_ABHN_DPE_TIMER_1_ADDR(x), val)
#define HWIO_ABHN_DPE_TIMER_1_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_TIMER_1_ADDR(x), mask, val, HWIO_ABHN_DPE_TIMER_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_TIMER_1_DERATE_OFFSET_BMSK                     0x00003000
#define HWIO_ABHN_DPE_TIMER_1_DERATE_OFFSET_SHFT                            0xc

#define HWIO_ABHN_DPE_TIMER_1_TDQSS_BMSK                             0x00000100
#define HWIO_ABHN_DPE_TIMER_1_TDQSS_SHFT                                    0x8
#define HWIO_ABHN_DPE_TIMER_1_TDQSS_ZERO_FVAL                              0x0u
#define HWIO_ABHN_DPE_TIMER_1_TDQSS_ONE_FVAL                               0x1u

#define HWIO_ABHN_DPE_TIMER_1_IDLE_PWR_DN_CNT_BMSK                   0x000000ff
#define HWIO_ABHN_DPE_TIMER_1_IDLE_PWR_DN_CNT_SHFT                          0x0

//// Register TIMER_2 ////

#define HWIO_ABHN_DPE_TIMER_2_ADDR(x)                                (x+0x000000ec)
#define HWIO_ABHN_DPE_TIMER_2_PHYS(x)                                (x+0x000000ec)
#define HWIO_ABHN_DPE_TIMER_2_RMSK                                   0x0001fff7
#define HWIO_ABHN_DPE_TIMER_2_SHFT                                            0
#define HWIO_ABHN_DPE_TIMER_2_IN(x)                                  \
	in_dword_masked ( HWIO_ABHN_DPE_TIMER_2_ADDR(x), HWIO_ABHN_DPE_TIMER_2_RMSK)
#define HWIO_ABHN_DPE_TIMER_2_INM(x, mask)                           \
	in_dword_masked ( HWIO_ABHN_DPE_TIMER_2_ADDR(x), mask) 
#define HWIO_ABHN_DPE_TIMER_2_OUT(x, val)                            \
	out_dword( HWIO_ABHN_DPE_TIMER_2_ADDR(x), val)
#define HWIO_ABHN_DPE_TIMER_2_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_TIMER_2_ADDR(x), mask, val, HWIO_ABHN_DPE_TIMER_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_TIMER_2_TRASMAX_XO_DIV_6_CYCLES_BMSK           0x0001ff00
#define HWIO_ABHN_DPE_TIMER_2_TRASMAX_XO_DIV_6_CYCLES_SHFT                  0x8

#define HWIO_ABHN_DPE_TIMER_2_TMRW_BMSK                              0x000000f0
#define HWIO_ABHN_DPE_TIMER_2_TMRW_SHFT                                     0x4

#define HWIO_ABHN_DPE_TIMER_2_TMRR_BMSK                              0x00000007
#define HWIO_ABHN_DPE_TIMER_2_TMRR_SHFT                                     0x0

//// Register TIMER_3 ////

#define HWIO_ABHN_DPE_TIMER_3_ADDR(x)                                (x+0x000000f0)
#define HWIO_ABHN_DPE_TIMER_3_PHYS(x)                                (x+0x000000f0)
#define HWIO_ABHN_DPE_TIMER_3_RMSK                                   0x00000f37
#define HWIO_ABHN_DPE_TIMER_3_SHFT                                            0
#define HWIO_ABHN_DPE_TIMER_3_IN(x)                                  \
	in_dword_masked ( HWIO_ABHN_DPE_TIMER_3_ADDR(x), HWIO_ABHN_DPE_TIMER_3_RMSK)
#define HWIO_ABHN_DPE_TIMER_3_INM(x, mask)                           \
	in_dword_masked ( HWIO_ABHN_DPE_TIMER_3_ADDR(x), mask) 
#define HWIO_ABHN_DPE_TIMER_3_OUT(x, val)                            \
	out_dword( HWIO_ABHN_DPE_TIMER_3_ADDR(x), val)
#define HWIO_ABHN_DPE_TIMER_3_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_TIMER_3_ADDR(x), mask, val, HWIO_ABHN_DPE_TIMER_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_TIMER_3_BANK_AVAIL_OFFSET_BMSK                 0x00000f00
#define HWIO_ABHN_DPE_TIMER_3_BANK_AVAIL_OFFSET_SHFT                        0x8

#define HWIO_ABHN_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_BMSK            0x00000030
#define HWIO_ABHN_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_SHFT                   0x4

#define HWIO_ABHN_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_BMSK            0x00000007
#define HWIO_ABHN_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_SHFT                   0x0

//// Register MRW_BEFORE_FREQ_SWITCH_0 ////

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x)               (x+0x00000114)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_PHYS(x)               (x+0x00000114)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_RMSK                  0x0ff0ffff
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_SHFT                           0
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_IN(x)                 \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x), HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_RMSK)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_INM(x, mask)          \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_OUT(x, val)           \
	out_dword( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_ADDR_BMSK           0x0ff00000
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_ADDR_SHFT                 0x14

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_DATA_BMSK           0x0000ffff
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_DATA_SHFT                  0x0

//// Register MRW_BEFORE_FREQ_SWITCH_1 ////

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x)               (x+0x00000118)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_PHYS(x)               (x+0x00000118)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_RMSK                  0x0ff0ffff
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_SHFT                           0
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_IN(x)                 \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x), HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_RMSK)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_INM(x, mask)          \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_OUT(x, val)           \
	out_dword( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_ADDR_BMSK           0x0ff00000
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_ADDR_SHFT                 0x14

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_DATA_BMSK           0x0000ffff
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_DATA_SHFT                  0x0

//// Register MRW_BEFORE_FREQ_SWITCH_2 ////

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x)               (x+0x0000011c)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_PHYS(x)               (x+0x0000011c)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_RMSK                  0x0ff0ffff
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_SHFT                           0
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_IN(x)                 \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x), HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_RMSK)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_INM(x, mask)          \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_OUT(x, val)           \
	out_dword( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_ADDR_BMSK           0x0ff00000
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_ADDR_SHFT                 0x14

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_DATA_BMSK           0x0000ffff
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_DATA_SHFT                  0x0

//// Register MRW_BEFORE_FREQ_SWITCH_3 ////

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x)               (x+0x00000120)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_PHYS(x)               (x+0x00000120)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_RMSK                  0x0ff0ffff
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_SHFT                           0
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_IN(x)                 \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x), HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_RMSK)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_INM(x, mask)          \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_OUT(x, val)           \
	out_dword( HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_ADDR_BMSK           0x0ff00000
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_ADDR_SHFT                 0x14

#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_DATA_BMSK           0x0000ffff
#define HWIO_ABHN_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_DATA_SHFT                  0x0

//// Register MRW_AFTER_FREQ_SWITCH_0 ////

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x)                (x+0x00000124)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_PHYS(x)                (x+0x00000124)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_RMSK                   0x0ff0ffff
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_SHFT                            0
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_IN(x)                  \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x), HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_RMSK)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_INM(x, mask)           \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_OUT(x, val)            \
	out_dword( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_W_ADDR_BMSK            0x0ff00000
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_W_ADDR_SHFT                  0x14

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_W_DATA_BMSK            0x0000ffff
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_0_W_DATA_SHFT                   0x0

//// Register MRW_AFTER_FREQ_SWITCH_1 ////

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x)                (x+0x00000128)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_PHYS(x)                (x+0x00000128)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_RMSK                   0x0ff0ffff
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_SHFT                            0
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_IN(x)                  \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x), HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_RMSK)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_INM(x, mask)           \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_OUT(x, val)            \
	out_dword( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_W_ADDR_BMSK            0x0ff00000
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_W_ADDR_SHFT                  0x14

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_W_DATA_BMSK            0x0000ffff
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_1_W_DATA_SHFT                   0x0

//// Register MRW_AFTER_FREQ_SWITCH_2 ////

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x)                (x+0x0000012c)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_PHYS(x)                (x+0x0000012c)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_RMSK                   0x0ff0ffff
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_SHFT                            0
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_IN(x)                  \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x), HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_RMSK)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_INM(x, mask)           \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_OUT(x, val)            \
	out_dword( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_W_ADDR_BMSK            0x0ff00000
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_W_ADDR_SHFT                  0x14

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_W_DATA_BMSK            0x0000ffff
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_2_W_DATA_SHFT                   0x0

//// Register MRW_AFTER_FREQ_SWITCH_3 ////

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x)                (x+0x00000130)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_PHYS(x)                (x+0x00000130)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_RMSK                   0x0ff0ffff
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_SHFT                            0
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_IN(x)                  \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x), HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_RMSK)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_INM(x, mask)           \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_OUT(x, val)            \
	out_dword( HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_W_ADDR_BMSK            0x0ff00000
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_W_ADDR_SHFT                  0x14

#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_W_DATA_BMSK            0x0000ffff
#define HWIO_ABHN_DPE_MRW_AFTER_FREQ_SWITCH_3_W_DATA_SHFT                   0x0

//// Register MRW_FREQ_SWITCH ////

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_ADDR(x)                        (x+0x00000134)
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_PHYS(x)                        (x+0x00000134)
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_RMSK                           0x000f000f
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_SHFT                                    0
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_IN(x)                          \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_FREQ_SWITCH_ADDR(x), HWIO_ABHN_DPE_MRW_FREQ_SWITCH_RMSK)
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_INM(x, mask)                   \
	in_dword_masked ( HWIO_ABHN_DPE_MRW_FREQ_SWITCH_ADDR(x), mask) 
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_OUT(x, val)                    \
	out_dword( HWIO_ABHN_DPE_MRW_FREQ_SWITCH_ADDR(x), val)
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_MRW_FREQ_SWITCH_ADDR(x), mask, val, HWIO_ABHN_DPE_MRW_FREQ_SWITCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_3_BMSK                  0x00080000
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_3_SHFT                        0x13
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_3_NOP_FVAL                    0x0u
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_3_EXEC_FVAL                   0x1u

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_2_BMSK                  0x00040000
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_2_SHFT                        0x12
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_2_NOP_FVAL                    0x0u
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_2_EXEC_FVAL                   0x1u

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_1_BMSK                  0x00020000
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_1_SHFT                        0x11
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_1_NOP_FVAL                    0x0u
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_1_EXEC_FVAL                   0x1u

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_0_BMSK                  0x00010000
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_0_SHFT                        0x10
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_0_NOP_FVAL                    0x0u
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_BEFORE_0_EXEC_FVAL                   0x1u

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_3_BMSK                   0x00000008
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_3_SHFT                          0x3
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_3_NOP_FVAL                     0x0u
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_3_EXEC_FVAL                    0x1u

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_2_BMSK                   0x00000004
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_2_SHFT                          0x2
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_2_NOP_FVAL                     0x0u
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_2_EXEC_FVAL                    0x1u

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_1_BMSK                   0x00000002
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_1_SHFT                          0x1
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_1_NOP_FVAL                     0x0u
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_1_EXEC_FVAL                    0x1u

#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_0_BMSK                   0x00000001
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_0_SHFT                          0x0
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_0_NOP_FVAL                     0x0u
#define HWIO_ABHN_DPE_MRW_FREQ_SWITCH_AFTER_0_EXEC_FVAL                    0x1u

//// Register DRAM_TIMING_0 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_0_ADDR(x)                          (x+0x00000144)
#define HWIO_ABHN_DPE_DRAM_TIMING_0_PHYS(x)                          (x+0x00000144)
#define HWIO_ABHN_DPE_DRAM_TIMING_0_RMSK                             0x0000f3ff
#define HWIO_ABHN_DPE_DRAM_TIMING_0_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_0_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_0_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_0_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_0_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_0_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_0_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_0_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_0_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_0_TRASMIN_MIN_CYC_BMSK             0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_0_TRASMIN_MIN_CYC_SHFT                    0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_0_TRASMIN_BMSK                     0x000003ff
#define HWIO_ABHN_DPE_DRAM_TIMING_0_TRASMIN_SHFT                            0x0

//// Register DRAM_TIMING_1 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_1_ADDR(x)                          (x+0x00000148)
#define HWIO_ABHN_DPE_DRAM_TIMING_1_PHYS(x)                          (x+0x00000148)
#define HWIO_ABHN_DPE_DRAM_TIMING_1_RMSK                             0xf0fff1ff
#define HWIO_ABHN_DPE_DRAM_TIMING_1_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_1_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_1_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_1_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_1_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_1_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_1_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_1_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_1_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_1_TWR_MIN_CYC_BMSK                 0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_1_TWR_MIN_CYC_SHFT                       0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_1_TWR_BMSK                         0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_1_TWR_SHFT                               0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_1_TRCD_MIN_CYC_BMSK                0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_1_TRCD_MIN_CYC_SHFT                       0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_1_TRCD_BMSK                        0x000001ff
#define HWIO_ABHN_DPE_DRAM_TIMING_1_TRCD_SHFT                               0x0

//// Register DRAM_TIMING_2 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_2_ADDR(x)                          (x+0x0000014c)
#define HWIO_ABHN_DPE_DRAM_TIMING_2_PHYS(x)                          (x+0x0000014c)
#define HWIO_ABHN_DPE_DRAM_TIMING_2_RMSK                             0xf07ff0ff
#define HWIO_ABHN_DPE_DRAM_TIMING_2_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_2_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_2_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_2_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_2_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_2_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_2_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_2_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_2_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_2_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_2_TWTR_MIN_CYC_BMSK                0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_2_TWTR_MIN_CYC_SHFT                      0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_2_TWTR_BMSK                        0x007f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_2_TWTR_SHFT                              0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_2_TRRD_MIN_CYC_BMSK                0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_2_TRRD_MIN_CYC_SHFT                       0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_2_TRRD_BMSK                        0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_2_TRRD_SHFT                               0x0

//// Register DRAM_TIMING_3 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_3_ADDR(x)                          (x+0x00000150)
#define HWIO_ABHN_DPE_DRAM_TIMING_3_PHYS(x)                          (x+0x00000150)
#define HWIO_ABHN_DPE_DRAM_TIMING_3_RMSK                             0xffffffff
#define HWIO_ABHN_DPE_DRAM_TIMING_3_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_3_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_3_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_3_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_3_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_3_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_3_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_3_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_3_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_3_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_3_TRFCAB_MIN_CYC_BMSK              0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_3_TRFCAB_MIN_CYC_SHFT                    0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_3_TRFCAB_BMSK                      0x0fff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_3_TRFCAB_SHFT                            0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_3_TRFCPB_MIN_CYC_BMSK              0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_3_TRFCPB_MIN_CYC_SHFT                     0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_3_TRFCPB_BMSK                      0x00000fff
#define HWIO_ABHN_DPE_DRAM_TIMING_3_TRFCPB_SHFT                             0x0

//// Register DRAM_TIMING_4 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_4_ADDR(x)                          (x+0x00000154)
#define HWIO_ABHN_DPE_DRAM_TIMING_4_PHYS(x)                          (x+0x00000154)
#define HWIO_ABHN_DPE_DRAM_TIMING_4_RMSK                             0x0000f07f
#define HWIO_ABHN_DPE_DRAM_TIMING_4_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_4_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_4_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_4_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_4_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_4_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_4_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_4_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_4_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_4_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_4_TRTP_MIN_CYC_BMSK                0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_4_TRTP_MIN_CYC_SHFT                       0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_4_TRTP_BMSK                        0x0000007f
#define HWIO_ABHN_DPE_DRAM_TIMING_4_TRTP_SHFT                               0x0

//// Register DRAM_TIMING_5 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_5_ADDR(x)                          (x+0x00000158)
#define HWIO_ABHN_DPE_DRAM_TIMING_5_PHYS(x)                          (x+0x00000158)
#define HWIO_ABHN_DPE_DRAM_TIMING_5_RMSK                             0xf1fff1ff
#define HWIO_ABHN_DPE_DRAM_TIMING_5_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_5_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_5_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_5_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_5_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_5_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_5_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_5_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_5_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_5_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_5_TRPAB_MIN_CYC_BMSK               0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_5_TRPAB_MIN_CYC_SHFT                     0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_5_TRPAB_BMSK                       0x01ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_5_TRPAB_SHFT                             0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_5_TRPPB_MIN_CYC_BMSK               0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_5_TRPPB_MIN_CYC_SHFT                      0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_5_TRPPB_BMSK                       0x000001ff
#define HWIO_ABHN_DPE_DRAM_TIMING_5_TRPPB_SHFT                              0x0

//// Register DRAM_TIMING_6 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_6_ADDR(x)                          (x+0x0000015c)
#define HWIO_ABHN_DPE_DRAM_TIMING_6_PHYS(x)                          (x+0x0000015c)
#define HWIO_ABHN_DPE_DRAM_TIMING_6_RMSK                             0xf3fff0ff
#define HWIO_ABHN_DPE_DRAM_TIMING_6_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_6_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_6_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_6_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_6_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_6_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_6_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_6_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_6_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_6_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_6_TFAW_MIN_CYC_BMSK                0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_6_TFAW_MIN_CYC_SHFT                      0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_6_TFAW_BMSK                        0x03ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_6_TFAW_SHFT                              0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_6_TCKE_MIN_CYC_BMSK                0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_6_TCKE_MIN_CYC_SHFT                       0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_6_TCKE_BMSK                        0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_6_TCKE_SHFT                               0x0

//// Register DRAM_TIMING_7 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_7_ADDR(x)                          (x+0x00000160)
#define HWIO_ABHN_DPE_DRAM_TIMING_7_PHYS(x)                          (x+0x00000160)
#define HWIO_ABHN_DPE_DRAM_TIMING_7_RMSK                             0x007f07ff
#define HWIO_ABHN_DPE_DRAM_TIMING_7_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_7_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_7_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_7_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_7_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_7_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_7_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_7_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_7_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_7_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_7_TZQCS_MIN_CYC_BMSK               0x007f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_7_TZQCS_MIN_CYC_SHFT                     0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_7_TZQCS_BMSK                       0x000007ff
#define HWIO_ABHN_DPE_DRAM_TIMING_7_TZQCS_SHFT                              0x0

//// Register DRAM_TIMING_8 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_8_ADDR(x)                          (x+0x00000164)
#define HWIO_ABHN_DPE_DRAM_TIMING_8_PHYS(x)                          (x+0x00000164)
#define HWIO_ABHN_DPE_DRAM_TIMING_8_RMSK                             0x0000f7ff
#define HWIO_ABHN_DPE_DRAM_TIMING_8_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_8_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_8_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_8_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_8_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_8_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_8_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_8_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_8_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_8_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_8_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_8_TMOD_MIN_CYC_BMSK                0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_8_TMOD_MIN_CYC_SHFT                       0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_8_TMOD_BMSK                        0x000007ff
#define HWIO_ABHN_DPE_DRAM_TIMING_8_TMOD_SHFT                               0x0

//// Register DRAM_TIMING_9 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_9_ADDR(x)                          (x+0x00000168)
#define HWIO_ABHN_DPE_DRAM_TIMING_9_PHYS(x)                          (x+0x00000168)
#define HWIO_ABHN_DPE_DRAM_TIMING_9_RMSK                             0x0000f0ff
#define HWIO_ABHN_DPE_DRAM_TIMING_9_SHFT                                      0
#define HWIO_ABHN_DPE_DRAM_TIMING_9_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_9_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_9_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_9_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_9_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_9_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_9_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_9_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_9_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_9_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_9_MIN_SR_DURATION_MIN_CYC_BMSK     0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_9_MIN_SR_DURATION_MIN_CYC_SHFT            0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_9_MIN_SR_DURATION_BMSK             0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_9_MIN_SR_DURATION_SHFT                    0x0

//// Register DRAM_TIMING_10 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_10_ADDR(x)                         (x+0x0000016c)
#define HWIO_ABHN_DPE_DRAM_TIMING_10_PHYS(x)                         (x+0x0000016c)
#define HWIO_ABHN_DPE_DRAM_TIMING_10_RMSK                            0xffffffff
#define HWIO_ABHN_DPE_DRAM_TIMING_10_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_10_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_10_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_10_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_10_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_10_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_10_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_10_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_10_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_10_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_10_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_10_TXSRD_MIN_CYC_BMSK              0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_10_TXSRD_MIN_CYC_SHFT                    0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_10_TXSRD_BMSK                      0x0fff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_10_TXSRD_SHFT                            0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_10_TXSNR_MIN_CYC_BMSK              0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_10_TXSNR_MIN_CYC_SHFT                     0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_10_TXSNR_BMSK                      0x00000fff
#define HWIO_ABHN_DPE_DRAM_TIMING_10_TXSNR_SHFT                             0x0

//// Register DRAM_TIMING_11 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_11_ADDR(x)                         (x+0x00000170)
#define HWIO_ABHN_DPE_DRAM_TIMING_11_PHYS(x)                         (x+0x00000170)
#define HWIO_ABHN_DPE_DRAM_TIMING_11_RMSK                            0xf0fff1ff
#define HWIO_ABHN_DPE_DRAM_TIMING_11_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_11_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_11_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_11_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_11_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_11_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_11_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_11_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_11_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_11_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_11_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_MIN_CYC_BMSK   0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_MIN_CYC_SHFT         0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_BMSK           0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_SHFT                 0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_MIN_CYC_BMSK    0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_MIN_CYC_SHFT           0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_BMSK            0x000001ff
#define HWIO_ABHN_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_SHFT                   0x0

//// Register DRAM_TIMING_12 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_12_ADDR(x)                         (x+0x00000174)
#define HWIO_ABHN_DPE_DRAM_TIMING_12_PHYS(x)                         (x+0x00000174)
#define HWIO_ABHN_DPE_DRAM_TIMING_12_RMSK                            0xf0fff1ff
#define HWIO_ABHN_DPE_DRAM_TIMING_12_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_12_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_12_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_12_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_12_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_12_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_12_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_12_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_12_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_12_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_12_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_MIN_CYC_BMSK  0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_MIN_CYC_SHFT        0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_BMSK          0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_SHFT                0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_MIN_CYC_BMSK   0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_MIN_CYC_SHFT          0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_BMSK           0x000001ff
#define HWIO_ABHN_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_SHFT                  0x0

//// Register DRAM_TIMING_13 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_13_ADDR(x)                         (x+0x00000178)
#define HWIO_ABHN_DPE_DRAM_TIMING_13_PHYS(x)                         (x+0x00000178)
#define HWIO_ABHN_DPE_DRAM_TIMING_13_RMSK                            0xf07ff7ff
#define HWIO_ABHN_DPE_DRAM_TIMING_13_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_13_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_13_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_13_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_13_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_13_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_13_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_13_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_13_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_13_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_13_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_MIN_CYC_BMSK 0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_MIN_CYC_SHFT       0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_BMSK         0x007f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_SHFT               0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_BMSK 0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_SHFT        0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_BMSK         0x000007ff
#define HWIO_ABHN_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_SHFT                0x0

//// Register DRAM_TIMING_14 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_14_ADDR(x)                         (x+0x0000017c)
#define HWIO_ABHN_DPE_DRAM_TIMING_14_PHYS(x)                         (x+0x0000017c)
#define HWIO_ABHN_DPE_DRAM_TIMING_14_RMSK                            0xf3fff0ff
#define HWIO_ABHN_DPE_DRAM_TIMING_14_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_14_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_14_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_14_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_14_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_14_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_14_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_14_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_14_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_14_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_14_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_START_ADD_CYCLES_BMSK 0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_START_ADD_CYCLES_SHFT       0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_START_SUB_CYCLES_BMSK 0x03000000
#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_START_SUB_CYCLES_SHFT       0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_START_BMSK            0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_START_SHFT                  0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_END_ADD_CYCLES_BMSK   0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_END_ADD_CYCLES_SHFT          0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_END_BMSK              0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_14_IE_WINDOW_END_SHFT                     0x0

//// Register DRAM_TIMING_15 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_15_ADDR(x)                         (x+0x00000180)
#define HWIO_ABHN_DPE_DRAM_TIMING_15_PHYS(x)                         (x+0x00000180)
#define HWIO_ABHN_DPE_DRAM_TIMING_15_RMSK                            0xf0fff0ff
#define HWIO_ABHN_DPE_DRAM_TIMING_15_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_15_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_15_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_15_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_15_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_15_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_15_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_15_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_15_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_15_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_15_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_15_RD_CAPTURE_START_ADD_CYCLES_BMSK 0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_15_RD_CAPTURE_START_ADD_CYCLES_SHFT       0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_15_RD_CAPTURE_START_BMSK           0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_15_RD_CAPTURE_START_SHFT                 0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_BMSK  0x0000f000
#define HWIO_ABHN_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_SHFT         0xc

#define HWIO_ABHN_DPE_DRAM_TIMING_15_RD_CAPTURE_END_BMSK             0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_15_RD_CAPTURE_END_SHFT                    0x0

//// Register DRAM_TIMING_16 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_16_ADDR(x)                         (x+0x00000184)
#define HWIO_ABHN_DPE_DRAM_TIMING_16_PHYS(x)                         (x+0x00000184)
#define HWIO_ABHN_DPE_DRAM_TIMING_16_RMSK                            0x331f3f3f
#define HWIO_ABHN_DPE_DRAM_TIMING_16_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_16_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_16_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_16_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_16_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_16_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_16_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_16_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_16_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_16_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_16_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_16_ODTON_MAX_ADD_CYCLES_BMSK       0x30000000
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ODTON_MAX_ADD_CYCLES_SHFT             0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_16_ODTOFF_MIN_SUB_CYCLES_BMSK      0x03000000
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ODTOFF_MIN_SUB_CYCLES_SHFT            0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_16_PAD_MODE_BMSK                   0x00100000
#define HWIO_ABHN_DPE_DRAM_TIMING_16_PAD_MODE_SHFT                         0x14
#define HWIO_ABHN_DPE_DRAM_TIMING_16_PAD_MODE_LOW_POWER_MODE_FVAL          0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_16_PAD_MODE_HIGH_POWER_MODE_FVAL         0x1u

#define HWIO_ABHN_DPE_DRAM_TIMING_16_TCCD_BMSK                       0x000f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_16_TCCD_SHFT                             0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_16_RD_LATENCY_BMSK                 0x00003f00
#define HWIO_ABHN_DPE_DRAM_TIMING_16_RD_LATENCY_SHFT                        0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_16_WR_LATENCY_BMSK                 0x0000003f
#define HWIO_ABHN_DPE_DRAM_TIMING_16_WR_LATENCY_SHFT                        0x0

//// Register DRAM_TIMING_17 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_17_ADDR(x)                         (x+0x00000188)
#define HWIO_ABHN_DPE_DRAM_TIMING_17_PHYS(x)                         (x+0x00000188)
#define HWIO_ABHN_DPE_DRAM_TIMING_17_RMSK                            0x03ff0fff
#define HWIO_ABHN_DPE_DRAM_TIMING_17_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_17_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_17_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_17_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_17_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_17_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_17_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_17_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_17_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_17_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_17_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_17_TZQCL_MIN_CYC_BMSK              0x03ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_17_TZQCL_MIN_CYC_SHFT                    0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_17_TZQCL_BMSK                      0x00000fff
#define HWIO_ABHN_DPE_DRAM_TIMING_17_TZQCL_SHFT                             0x0

//// Register DRAM_TIMING_18 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_18_ADDR(x)                         (x+0x0000018c)
#define HWIO_ABHN_DPE_DRAM_TIMING_18_PHYS(x)                         (x+0x0000018c)
#define HWIO_ABHN_DPE_DRAM_TIMING_18_RMSK                            0x1f1f1f1f
#define HWIO_ABHN_DPE_DRAM_TIMING_18_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_18_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_18_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_18_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_18_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_18_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_18_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_18_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_18_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_18_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_18_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE7_BMSK        0x1f000000
#define HWIO_ABHN_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE7_SHFT              0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE6_BMSK        0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE6_SHFT              0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE5_BMSK        0x00001f00
#define HWIO_ABHN_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE5_SHFT               0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE4_BMSK        0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_18_RCW_START_DLY_BYTE4_SHFT               0x0

//// Register DRAM_TIMING_19 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_19_ADDR(x)                         (x+0x00000190)
#define HWIO_ABHN_DPE_DRAM_TIMING_19_PHYS(x)                         (x+0x00000190)
#define HWIO_ABHN_DPE_DRAM_TIMING_19_RMSK                            0x1f1f1f1f
#define HWIO_ABHN_DPE_DRAM_TIMING_19_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_19_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_19_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_19_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_19_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_19_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_19_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_19_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_19_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_19_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_19_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE3_BMSK        0x1f000000
#define HWIO_ABHN_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE3_SHFT              0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE2_BMSK        0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE2_SHFT              0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE1_BMSK        0x00001f00
#define HWIO_ABHN_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE1_SHFT               0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE0_BMSK        0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_19_RCW_START_DLY_BYTE0_SHFT               0x0

//// Register DRAM_TIMING_20 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_20_ADDR(x)                         (x+0x00000194)
#define HWIO_ABHN_DPE_DRAM_TIMING_20_PHYS(x)                         (x+0x00000194)
#define HWIO_ABHN_DPE_DRAM_TIMING_20_RMSK                            0xffffffff
#define HWIO_ABHN_DPE_DRAM_TIMING_20_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_20_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_20_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_20_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_20_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_20_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_20_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_20_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_20_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_20_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_20_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE7_BMSK         0xff000000
#define HWIO_ABHN_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE7_SHFT               0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE6_BMSK         0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE6_SHFT               0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE5_BMSK         0x0000ff00
#define HWIO_ABHN_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE5_SHFT                0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE4_BMSK         0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_20_RCW_FINE_DLY_BYTE4_SHFT                0x0

//// Register DRAM_TIMING_21 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_21_ADDR(x)                         (x+0x00000198)
#define HWIO_ABHN_DPE_DRAM_TIMING_21_PHYS(x)                         (x+0x00000198)
#define HWIO_ABHN_DPE_DRAM_TIMING_21_RMSK                            0xffffffff
#define HWIO_ABHN_DPE_DRAM_TIMING_21_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_21_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_21_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_21_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_21_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_21_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_21_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_21_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_21_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_21_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_21_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE3_BMSK         0xff000000
#define HWIO_ABHN_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE3_SHFT               0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE2_BMSK         0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE2_SHFT               0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE1_BMSK         0x0000ff00
#define HWIO_ABHN_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE1_SHFT                0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE0_BMSK         0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_21_RCW_FINE_DLY_BYTE0_SHFT                0x0

//// Register DRAM_TIMING_22 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ADDR(x)                         (x+0x0000019c)
#define HWIO_ABHN_DPE_DRAM_TIMING_22_PHYS(x)                         (x+0x0000019c)
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RMSK                            0x33333333
#define HWIO_ABHN_DPE_DRAM_TIMING_22_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_22_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_22_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_22_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_22_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_22_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_22_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_22_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_22_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_22_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_22_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_BMSK       0x30000000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_SHFT             0x1c
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE7_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_BMSK       0x03000000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_SHFT             0x18
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE6_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_BMSK       0x00300000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_SHFT             0x14
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE5_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_BMSK       0x00030000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_SHFT             0x10
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE4_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_BMSK       0x00003000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_SHFT              0xc
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE3_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_BMSK       0x00000300
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_SHFT              0x8
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE2_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_BMSK       0x00000030
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_SHFT              0x4
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE1_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_BMSK       0x00000003
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_SHFT              0x0
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_RCW_COARSE_DLY_BYTE0_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

//// Register DRAM_TIMING_23 ////

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ADDR(x)                         (x+0x000001a0)
#define HWIO_ABHN_DPE_DRAM_TIMING_23_PHYS(x)                         (x+0x000001a0)
#define HWIO_ABHN_DPE_DRAM_TIMING_23_RMSK                            0x3f1f3f1f
#define HWIO_ABHN_DPE_DRAM_TIMING_23_SHFT                                     0
#define HWIO_ABHN_DPE_DRAM_TIMING_23_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_23_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_23_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_23_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_23_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_23_OUT(x, val)                     \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_23_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_23_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_23_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_23_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ODTON_MAX_BMSK                  0x3f000000
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ODTON_MAX_SHFT                        0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ODTON_MIN_BMSK                  0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ODTON_MIN_SHFT                        0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ODTOFF_MAX_BMSK                 0x00003f00
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ODTOFF_MAX_SHFT                        0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ODTOFF_MIN_BMSK                 0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ODTOFF_MIN_SHFT                        0x0

//// Register DRAM_TIMING_0_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_ADDR(x)                      (x+0x000001a4)
#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_PHYS(x)                      (x+0x000001a4)
#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_RMSK                         0x0000007f
#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_TRASMIN_BMSK                 0x0000007f
#define HWIO_ABHN_DPE_DRAM_TIMING_0_ACT_TRASMIN_SHFT                        0x0

//// Register DRAM_TIMING_1_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_ADDR(x)                      (x+0x000001a8)
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_PHYS(x)                      (x+0x000001a8)
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_RMSK                         0x001f003f
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_TWR_BMSK                     0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_TWR_SHFT                           0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_TRCD_BMSK                    0x0000003f
#define HWIO_ABHN_DPE_DRAM_TIMING_1_ACT_TRCD_SHFT                           0x0

//// Register DRAM_TIMING_2_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_ADDR(x)                      (x+0x000001ac)
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_PHYS(x)                      (x+0x000001ac)
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_RMSK                         0x000f001f
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_TWTR_BMSK                    0x000f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_TWTR_SHFT                          0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_TRRD_BMSK                    0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_2_ACT_TRRD_SHFT                           0x0

//// Register DRAM_TIMING_3_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_ADDR(x)                      (x+0x000001b0)
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_PHYS(x)                      (x+0x000001b0)
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_RMSK                         0x01ff01ff
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_TRFCAB_BMSK                  0x01ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_TRFCAB_SHFT                        0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_TRFCPB_BMSK                  0x000001ff
#define HWIO_ABHN_DPE_DRAM_TIMING_3_ACT_TRFCPB_SHFT                         0x0

//// Register DRAM_TIMING_4_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_ADDR(x)                      (x+0x000001b4)
#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_PHYS(x)                      (x+0x000001b4)
#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_RMSK                         0x0000000f
#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_TRTP_BMSK                    0x0000000f
#define HWIO_ABHN_DPE_DRAM_TIMING_4_ACT_TRTP_SHFT                           0x0

//// Register DRAM_TIMING_5_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_ADDR(x)                      (x+0x000001b8)
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_PHYS(x)                      (x+0x000001b8)
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_RMSK                         0x003f003f
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_TRPAB_BMSK                   0x003f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_TRPAB_SHFT                         0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_TRPPB_BMSK                   0x0000003f
#define HWIO_ABHN_DPE_DRAM_TIMING_5_ACT_TRPPB_SHFT                          0x0

//// Register DRAM_TIMING_6_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_ADDR(x)                      (x+0x000001bc)
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_PHYS(x)                      (x+0x000001bc)
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_RMSK                         0x007f001f
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_TFAW_BMSK                    0x007f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_TFAW_SHFT                          0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_TCKE_BMSK                    0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_6_ACT_TCKE_SHFT                           0x0

//// Register DRAM_TIMING_7_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_ADDR(x)                      (x+0x000001c0)
#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_PHYS(x)                      (x+0x000001c0)
#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_RMSK                         0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_TZQCS_BMSK                   0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_7_ACT_TZQCS_SHFT                          0x0

//// Register DRAM_TIMING_8_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_ADDR(x)                      (x+0x000001c4)
#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_PHYS(x)                      (x+0x000001c4)
#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_RMSK                         0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_TMOD_BMSK                    0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_8_ACT_TMOD_SHFT                           0x0

//// Register DRAM_TIMING_9_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_ADDR(x)                      (x+0x000001c8)
#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_PHYS(x)                      (x+0x000001c8)
#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_RMSK                         0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_SHFT                                  0
#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_OUT(x, val)                  \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_MIN_SR_DURATION_BMSK         0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_9_ACT_MIN_SR_DURATION_SHFT                0x0

//// Register DRAM_TIMING_10_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_ADDR(x)                     (x+0x000001cc)
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_PHYS(x)                     (x+0x000001cc)
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_RMSK                        0x03ff01ff
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_TXSRD_BMSK                  0x03ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_TXSRD_SHFT                        0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_TXSNR_BMSK                  0x000001ff
#define HWIO_ABHN_DPE_DRAM_TIMING_10_ACT_TXSNR_SHFT                         0x0

//// Register DRAM_TIMING_11_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_ADDR(x)                     (x+0x000001d0)
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_PHYS(x)                     (x+0x000001d0)
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_RMSK                        0x001f003f
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_TXPNR_ACT_PWR_DN_BMSK       0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_TXPNR_ACT_PWR_DN_SHFT             0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_TXPR_ACT_PWR_DN_BMSK        0x0000003f
#define HWIO_ABHN_DPE_DRAM_TIMING_11_ACT_TXPR_ACT_PWR_DN_SHFT               0x0

//// Register DRAM_TIMING_12_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_ADDR(x)                     (x+0x000001d4)
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_PHYS(x)                     (x+0x000001d4)
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_RMSK                        0x001f003f
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_TXPNR_PCHG_PWR_DN_BMSK      0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_TXPNR_PCHG_PWR_DN_SHFT            0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_TXPR_PCHG_PWR_DN_BMSK       0x0000003f
#define HWIO_ABHN_DPE_DRAM_TIMING_12_ACT_TXPR_PCHG_PWR_DN_SHFT              0x0

//// Register DRAM_TIMING_13_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_ADDR(x)                     (x+0x000001d8)
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_PHYS(x)                     (x+0x000001d8)
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_RMSK                        0x001f00ff
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_CLK_AFTER_SR_ENTRY_BMSK     0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_CLK_AFTER_SR_ENTRY_SHFT           0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_CLK_BEFORE_SR_EXIT_BMSK     0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_13_ACT_CLK_BEFORE_SR_EXIT_SHFT            0x0

//// Register DRAM_TIMING_14_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_ADDR(x)                     (x+0x000001dc)
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_PHYS(x)                     (x+0x000001dc)
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_RMSK                        0x003f003f
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_START_BMSK        0x003f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_START_SHFT              0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_END_BMSK          0x0000003f
#define HWIO_ABHN_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_END_SHFT                 0x0

//// Register DRAM_TIMING_15_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_ADDR(x)                     (x+0x000001e0)
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_PHYS(x)                     (x+0x000001e0)
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_RMSK                        0x003f003f
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_START_BMSK       0x003f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_START_SHFT             0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_END_BMSK         0x0000003f
#define HWIO_ABHN_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_END_SHFT                0x0

//// Register DRAM_TIMING_16_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_ADDR(x)                     (x+0x000001e4)
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_PHYS(x)                     (x+0x000001e4)
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_RMSK                        0x001f3f3f
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_PAD_MODE_BMSK               0x00100000
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_PAD_MODE_SHFT                     0x14

#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_TCCD_BMSK                   0x000f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_TCCD_SHFT                         0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_RD_LATENCY_BMSK             0x00003f00
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_RD_LATENCY_SHFT                    0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_WR_LATENCY_BMSK             0x0000003f
#define HWIO_ABHN_DPE_DRAM_TIMING_16_ACT_WR_LATENCY_SHFT                    0x0

//// Register DRAM_TIMING_17_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_ADDR(x)                     (x+0x000001e8)
#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_PHYS(x)                     (x+0x000001e8)
#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_RMSK                        0x000003ff
#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_TZQCL_BMSK                  0x000003ff
#define HWIO_ABHN_DPE_DRAM_TIMING_17_ACT_TZQCL_SHFT                         0x0

//// Register DRAM_TIMING_18_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_ADDR(x)                     (x+0x000001ec)
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_PHYS(x)                     (x+0x000001ec)
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RMSK                        0x1f1f1f1f
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE7_BMSK    0x1f000000
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE7_SHFT          0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE6_BMSK    0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE6_SHFT          0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE5_BMSK    0x00001f00
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE5_SHFT           0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE4_BMSK    0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_18_ACT_RCW_START_DLY_BYTE4_SHFT           0x0

//// Register DRAM_TIMING_19_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_ADDR(x)                     (x+0x000001f0)
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_PHYS(x)                     (x+0x000001f0)
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RMSK                        0x1f1f1f1f
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE3_BMSK    0x1f000000
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE3_SHFT          0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE2_BMSK    0x001f0000
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE2_SHFT          0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE1_BMSK    0x00001f00
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE1_SHFT           0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE0_BMSK    0x0000001f
#define HWIO_ABHN_DPE_DRAM_TIMING_19_ACT_RCW_START_DLY_BYTE0_SHFT           0x0

//// Register DRAM_TIMING_20_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_ADDR(x)                     (x+0x000001f4)
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_PHYS(x)                     (x+0x000001f4)
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RMSK                        0xffffffff
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE7_BMSK     0xff000000
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE7_SHFT           0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE6_BMSK     0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE6_SHFT           0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE5_BMSK     0x0000ff00
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE5_SHFT            0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE4_BMSK     0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_20_ACT_RCW_FINE_DLY_BYTE4_SHFT            0x0

//// Register DRAM_TIMING_21_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_ADDR(x)                     (x+0x000001f8)
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_PHYS(x)                     (x+0x000001f8)
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RMSK                        0xffffffff
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE3_BMSK     0xff000000
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE3_SHFT           0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE2_BMSK     0x00ff0000
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE2_SHFT           0x10

#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE1_BMSK     0x0000ff00
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE1_SHFT            0x8

#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE0_BMSK     0x000000ff
#define HWIO_ABHN_DPE_DRAM_TIMING_21_ACT_RCW_FINE_DLY_BYTE0_SHFT            0x0

//// Register DRAM_TIMING_22_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_ADDR(x)                     (x+0x000001fc)
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_PHYS(x)                     (x+0x000001fc)
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RMSK                        0x33333333
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_SHFT                                 0
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_BMSK   0x30000000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_SHFT         0x1c
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE7_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_BMSK   0x03000000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_SHFT         0x18
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE6_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_BMSK   0x00300000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_SHFT         0x14
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE5_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_BMSK   0x00030000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_SHFT         0x10
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE4_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_BMSK   0x00003000
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_SHFT          0xc
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE3_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_BMSK   0x00000300
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_SHFT          0x8
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE2_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_BMSK   0x00000030
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_SHFT          0x4
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE1_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_BMSK   0x00000003
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_SHFT          0x0
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_NO_DELAY_FVAL       0x0u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_MINOR_DLY_FVAL       0x1u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_ENUM_1_2_CYCLE_FVAL       0x2u
#define HWIO_ABHN_DPE_DRAM_TIMING_22_ACT_RCW_COARSE_DLY_BYTE0_ENUM_1_2_CYCLE_PLUS_MINOR_DLY_FVAL       0x3u

//// Register DRAM_TIMING_23_ACT ////

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ADDR(x)                     (x+0x00000200)
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_PHYS(x)                     (x+0x00000200)
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_RMSK                        0xf3730000
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_SHFT                                16
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ADDR(x), HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_RMSK)
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_OUT(x, val)                 \
	out_dword( HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ODTON_MAX_BMSK              0xf0000000
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ODTON_MAX_SHFT                    0x1c

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ODTON_MIN_BMSK              0x03000000
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ODTON_MIN_SHFT                    0x18

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ODTOFF_MAX_BMSK             0x00700000
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ODTOFF_MAX_SHFT                   0x14

#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ODTOFF_MIN_BMSK             0x00030000
#define HWIO_ABHN_DPE_DRAM_TIMING_23_ACT_ODTOFF_MIN_SHFT                   0x10

//// Register TESTBUS_CTRL ////

#define HWIO_ABHN_DPE_TESTBUS_CTRL_ADDR(x)                           (x+0x00000204)
#define HWIO_ABHN_DPE_TESTBUS_CTRL_PHYS(x)                           (x+0x00000204)
#define HWIO_ABHN_DPE_TESTBUS_CTRL_RMSK                              0x000001f1
#define HWIO_ABHN_DPE_TESTBUS_CTRL_SHFT                                       0
#define HWIO_ABHN_DPE_TESTBUS_CTRL_IN(x)                             \
	in_dword_masked ( HWIO_ABHN_DPE_TESTBUS_CTRL_ADDR(x), HWIO_ABHN_DPE_TESTBUS_CTRL_RMSK)
#define HWIO_ABHN_DPE_TESTBUS_CTRL_INM(x, mask)                      \
	in_dword_masked ( HWIO_ABHN_DPE_TESTBUS_CTRL_ADDR(x), mask) 
#define HWIO_ABHN_DPE_TESTBUS_CTRL_OUT(x, val)                       \
	out_dword( HWIO_ABHN_DPE_TESTBUS_CTRL_ADDR(x), val)
#define HWIO_ABHN_DPE_TESTBUS_CTRL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_TESTBUS_CTRL_ADDR(x), mask, val, HWIO_ABHN_DPE_TESTBUS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_BMSK                  0x000001f0
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_SHFT                         0x4
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_MEMCAS_FVAL                 0x0u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_PWR_MGMT_FVAL               0x1u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_PG_HIT_CONFLICT_FVAL        0x2u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_COMMAND_QUEUE_FVAL          0x3u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_DDR_CMD_DECODE_0_FVAL       0x4u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_DDR_CMD_DECODE_1_FVAL       0x5u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_READ_COMMAND_FVAL           0x6u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_WRITE_COMMAND_FVAL          0x7u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_STATE_STATUS_FVAL           0x8u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_ACTIVATE_FVAL               0x9u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_COLUMN_FVAL                 0xau
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_PRECHARGE_FVAL              0xbu
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_PRIORITY_FVAL               0xcu
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_COLUMN_TIMERS_FVAL          0xdu
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_SEL_SHKECS_FVAL                 0xeu

#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_EN_BMSK                   0x00000001
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_EN_SHFT                          0x0
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_EN_DISABLE_FVAL                 0x0u
#define HWIO_ABHN_DPE_TESTBUS_CTRL_TESTBUS_EN_ENABLE_FVAL                  0x1u

//// Register SPARE_REG ////

#define HWIO_ABHN_DPE_SPARE_REG_ADDR(x)                              (x+0x00000214)
#define HWIO_ABHN_DPE_SPARE_REG_PHYS(x)                              (x+0x00000214)
#define HWIO_ABHN_DPE_SPARE_REG_RMSK                                 0xffffffff
#define HWIO_ABHN_DPE_SPARE_REG_SHFT                                          0
#define HWIO_ABHN_DPE_SPARE_REG_IN(x)                                \
	in_dword_masked ( HWIO_ABHN_DPE_SPARE_REG_ADDR(x), HWIO_ABHN_DPE_SPARE_REG_RMSK)
#define HWIO_ABHN_DPE_SPARE_REG_INM(x, mask)                         \
	in_dword_masked ( HWIO_ABHN_DPE_SPARE_REG_ADDR(x), mask) 
#define HWIO_ABHN_DPE_SPARE_REG_OUT(x, val)                          \
	out_dword( HWIO_ABHN_DPE_SPARE_REG_ADDR(x), val)
#define HWIO_ABHN_DPE_SPARE_REG_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_SPARE_REG_ADDR(x), mask, val, HWIO_ABHN_DPE_SPARE_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_SPARE_REG_SPARE_REGS_BMSK                      0xffffffff
#define HWIO_ABHN_DPE_SPARE_REG_SPARE_REGS_SHFT                             0x0

//// Register SPARE_REG_ACT ////

#define HWIO_ABHN_DPE_SPARE_REG_ACT_ADDR(x)                          (x+0x00000224)
#define HWIO_ABHN_DPE_SPARE_REG_ACT_PHYS(x)                          (x+0x00000224)
#define HWIO_ABHN_DPE_SPARE_REG_ACT_RMSK                             0xffffffff
#define HWIO_ABHN_DPE_SPARE_REG_ACT_SHFT                                      0
#define HWIO_ABHN_DPE_SPARE_REG_ACT_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DPE_SPARE_REG_ACT_ADDR(x), HWIO_ABHN_DPE_SPARE_REG_ACT_RMSK)
#define HWIO_ABHN_DPE_SPARE_REG_ACT_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DPE_SPARE_REG_ACT_ADDR(x), mask) 
#define HWIO_ABHN_DPE_SPARE_REG_ACT_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DPE_SPARE_REG_ACT_ADDR(x), val)
#define HWIO_ABHN_DPE_SPARE_REG_ACT_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_SPARE_REG_ACT_ADDR(x), mask, val, HWIO_ABHN_DPE_SPARE_REG_ACT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_SPARE_REG_ACT_SPARE_REGS_ACT_BMSK              0xffffffff
#define HWIO_ABHN_DPE_SPARE_REG_ACT_SPARE_REGS_ACT_SHFT                     0x0

//// Register DQCAL_RDATA_RANK1_U ////

#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_ADDR(x)                    (x+0x00000240)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_PHYS(x)                    (x+0x00000240)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_RMSK                       0xffffffff
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_ADDR(x), HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_RMSK)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_DQCAL_RDATA_BMSK           0xffffffff
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_U_DQCAL_RDATA_SHFT                  0x0

//// Register DQCAL_RDATA_RANK1_L ////

#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_ADDR(x)                    (x+0x00000244)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_PHYS(x)                    (x+0x00000244)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_RMSK                       0xffffffff
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_ADDR(x), HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_RMSK)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_DQCAL_RDATA_BMSK           0xffffffff
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK1_L_DQCAL_RDATA_SHFT                  0x0

//// Register DQCAL_RDATA_RANK0_U ////

#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_ADDR(x)                    (x+0x00000248)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_PHYS(x)                    (x+0x00000248)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_RMSK                       0xffffffff
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_ADDR(x), HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_RMSK)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_DQCAL_RDATA_BMSK           0xffffffff
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_U_DQCAL_RDATA_SHFT                  0x0

//// Register DQCAL_RDATA_RANK0_L ////

#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_ADDR(x)                    (x+0x0000024c)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_PHYS(x)                    (x+0x0000024c)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_RMSK                       0xffffffff
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_ADDR(x), HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_RMSK)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_DQCAL_RDATA_BMSK           0xffffffff
#define HWIO_ABHN_DPE_DQCAL_RDATA_RANK0_L_DQCAL_RDATA_SHFT                  0x0

//// Register DQCAL_STATUS0_RANK1 ////

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_ADDR(x)                    (x+0x00000260)
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_PHYS(x)                    (x+0x00000260)
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_RMSK                       0x000000ff
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_ADDR(x), HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_RMSK)
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE7_BMSK   0x00000080
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE7_SHFT          0x7
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE7_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE7_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE6_BMSK   0x00000040
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE6_SHFT          0x6
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE6_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE6_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE5_BMSK   0x00000020
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE5_SHFT          0x5
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE5_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE5_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE4_BMSK   0x00000010
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE4_SHFT          0x4
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE4_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE4_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE3_BMSK   0x00000008
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE3_SHFT          0x3
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE3_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE3_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE2_BMSK   0x00000004
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE2_SHFT          0x2
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE2_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE2_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE1_BMSK   0x00000002
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE1_SHFT          0x1
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE1_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE1_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE0_BMSK   0x00000001
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE0_SHFT          0x0
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE0_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK1_DQCAL_COMPARE_BYTE0_PASS_FVAL       0x1u

//// Register DQCAL_STATUS1_RANK1 ////

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_ADDR(x)                    (x+0x00000264)
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_PHYS(x)                    (x+0x00000264)
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_RMSK                       0x77777777
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_ADDR(x), HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_RMSK)
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_BMSK          0x70000000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_SHFT                0x1c
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE7_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_BMSK          0x07000000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_SHFT                0x18
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE7_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_BMSK          0x00700000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_SHFT                0x14
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE6_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_BMSK          0x00070000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_SHFT                0x10
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE6_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_BMSK          0x00007000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_SHFT                 0xc
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE5_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_BMSK          0x00000700
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_SHFT                 0x8
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE5_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_BMSK          0x00000070
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_SHFT                 0x4
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_PE_BYTE4_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_BMSK          0x00000007
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_SHFT                 0x0
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK1_DQS_NE_BYTE4_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

//// Register DQCAL_STATUS2_RANK1 ////

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_ADDR(x)                    (x+0x00000268)
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_PHYS(x)                    (x+0x00000268)
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_RMSK                       0x77777777
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_ADDR(x), HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_RMSK)
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_BMSK          0x70000000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_SHFT                0x1c
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE3_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_BMSK          0x07000000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_SHFT                0x18
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE3_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_BMSK          0x00700000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_SHFT                0x14
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE2_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_BMSK          0x00070000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_SHFT                0x10
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE2_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_BMSK          0x00007000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_SHFT                 0xc
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE1_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_BMSK          0x00000700
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_SHFT                 0x8
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE1_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_BMSK          0x00000070
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_SHFT                 0x4
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_PE_BYTE0_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_BMSK          0x00000007
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_SHFT                 0x0
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK1_DQS_NE_BYTE0_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

//// Register DQCAL_STATUS0_RANK0 ////

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_ADDR(x)                    (x+0x00000280)
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_PHYS(x)                    (x+0x00000280)
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_RMSK                       0x000000ff
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_ADDR(x), HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_RMSK)
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE7_BMSK   0x00000080
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE7_SHFT          0x7
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE7_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE7_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE6_BMSK   0x00000040
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE6_SHFT          0x6
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE6_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE6_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE5_BMSK   0x00000020
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE5_SHFT          0x5
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE5_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE5_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE4_BMSK   0x00000010
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE4_SHFT          0x4
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE4_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE4_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE3_BMSK   0x00000008
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE3_SHFT          0x3
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE3_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE3_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE2_BMSK   0x00000004
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE2_SHFT          0x2
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE2_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE2_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE1_BMSK   0x00000002
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE1_SHFT          0x1
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE1_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE1_PASS_FVAL       0x1u

#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE0_BMSK   0x00000001
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE0_SHFT          0x0
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE0_FAIL_FVAL       0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS0_RANK0_DQCAL_COMPARE_BYTE0_PASS_FVAL       0x1u

//// Register DQCAL_STATUS1_RANK0 ////

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_ADDR(x)                    (x+0x00000284)
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_PHYS(x)                    (x+0x00000284)
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_RMSK                       0x77777777
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_ADDR(x), HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_RMSK)
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_BMSK          0x70000000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_SHFT                0x1c
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE7_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_BMSK          0x07000000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_SHFT                0x18
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE7_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_BMSK          0x00700000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_SHFT                0x14
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE6_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_BMSK          0x00070000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_SHFT                0x10
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE6_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_BMSK          0x00007000
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_SHFT                 0xc
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE5_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_BMSK          0x00000700
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_SHFT                 0x8
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE5_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_BMSK          0x00000070
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_SHFT                 0x4
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_PE_BYTE4_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_BMSK          0x00000007
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_SHFT                 0x0
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS1_RANK0_DQS_NE_BYTE4_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

//// Register DQCAL_STATUS2_RANK0 ////

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_ADDR(x)                    (x+0x00000288)
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_PHYS(x)                    (x+0x00000288)
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_RMSK                       0x77777777
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_SHFT                                0
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_ADDR(x), HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_RMSK)
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_OUT(x, val)                \
	out_dword( HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_ADDR(x), val)
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_ADDR(x), mask, val, HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_BMSK          0x70000000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_SHFT                0x1c
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE3_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_BMSK          0x07000000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_SHFT                0x18
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE3_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_BMSK          0x00700000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_SHFT                0x14
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE2_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_BMSK          0x00070000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_SHFT                0x10
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE2_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_BMSK          0x00007000
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_SHFT                 0xc
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE1_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_BMSK          0x00000700
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_SHFT                 0x8
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE1_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_BMSK          0x00000070
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_SHFT                 0x4
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_PE_BYTE0_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_BMSK          0x00000007
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_SHFT                 0x0
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_NONE_FVAL           0x0u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_1_POS_EDGE_FVAL       0x1u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_2_POS_EDGES_FVAL       0x2u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_3_POS_EDGES_FVAL       0x3u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_4_POS_EDGES_FVAL       0x4u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_5_POS_EDGES_FVAL       0x5u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_6_POS_EDGES_FVAL       0x6u
#define HWIO_ABHN_DPE_DQCAL_STATUS2_RANK0_DQS_NE_BYTE0_ENUM_7_OR_MORE_POS_EDGES_FVAL       0x7u

//// Register CGC_CTRL ////

#define HWIO_ABHN_DPE_CGC_CTRL_ADDR(x)                               (x+0x000002fc)
#define HWIO_ABHN_DPE_CGC_CTRL_PHYS(x)                               (x+0x000002fc)
#define HWIO_ABHN_DPE_CGC_CTRL_RMSK                                  0x0001ffff
#define HWIO_ABHN_DPE_CGC_CTRL_SHFT                                           0
#define HWIO_ABHN_DPE_CGC_CTRL_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_CGC_CTRL_ADDR(x), HWIO_ABHN_DPE_CGC_CTRL_RMSK)
#define HWIO_ABHN_DPE_CGC_CTRL_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_CGC_CTRL_ADDR(x), mask) 
#define HWIO_ABHN_DPE_CGC_CTRL_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_CGC_CTRL_ADDR(x), val)
#define HWIO_ABHN_DPE_CGC_CTRL_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_CGC_CTRL_ADDR(x), mask, val, HWIO_ABHN_DPE_CGC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_CGC_CTRL_BANKTIMERS_BMSK                       0x00010000
#define HWIO_ABHN_DPE_CGC_CTRL_BANKTIMERS_SHFT                             0x10
#define HWIO_ABHN_DPE_CGC_CTRL_BANKTIMERS_DISABLE_FVAL                     0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_BANKTIMERS_ENABLE_FVAL                      0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_COL_TIMERS_BMSK                       0x00008000
#define HWIO_ABHN_DPE_CGC_CTRL_COL_TIMERS_SHFT                              0xf
#define HWIO_ABHN_DPE_CGC_CTRL_COL_TIMERS_DISABLE_FVAL                     0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_COL_TIMERS_ENABLE_FVAL                      0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_CQ_BMSK                               0x00004000
#define HWIO_ABHN_DPE_CGC_CTRL_CQ_SHFT                                      0xe
#define HWIO_ABHN_DPE_CGC_CTRL_CQ_DISABLE_FVAL                             0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_CQ_ENABLE_FVAL                              0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_CSR_ACCESS_BMSK                       0x00002000
#define HWIO_ABHN_DPE_CGC_CTRL_CSR_ACCESS_SHFT                              0xd
#define HWIO_ABHN_DPE_CGC_CTRL_CSR_ACCESS_DISABLE_FVAL                     0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_CSR_ACCESS_ENABLE_FVAL                      0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_LOAD_TIMING_BMSK                      0x00001000
#define HWIO_ABHN_DPE_CGC_CTRL_LOAD_TIMING_SHFT                             0xc
#define HWIO_ABHN_DPE_CGC_CTRL_LOAD_TIMING_DISABLE_FVAL                    0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_LOAD_TIMING_ENABLE_FVAL                     0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_MEMCAS_CMD_BMSK                       0x00000800
#define HWIO_ABHN_DPE_CGC_CTRL_MEMCAS_CMD_SHFT                              0xb
#define HWIO_ABHN_DPE_CGC_CTRL_MEMCAS_CMD_DISABLE_FVAL                     0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_MEMCAS_CMD_ENABLE_FVAL                      0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_NDX_FIFO_BMSK                         0x00000400
#define HWIO_ABHN_DPE_CGC_CTRL_NDX_FIFO_SHFT                                0xa
#define HWIO_ABHN_DPE_CGC_CTRL_NDX_FIFO_DISABLE_FVAL                       0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_NDX_FIFO_ENABLE_FVAL                        0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_OPT_BMSK                              0x00000200
#define HWIO_ABHN_DPE_CGC_CTRL_OPT_SHFT                                     0x9
#define HWIO_ABHN_DPE_CGC_CTRL_OPT_DISABLE_FVAL                            0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_OPT_ENABLE_FVAL                             0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_PAGE_IDLE_TIMER_BMSK                  0x00000100
#define HWIO_ABHN_DPE_CGC_CTRL_PAGE_IDLE_TIMER_SHFT                         0x8
#define HWIO_ABHN_DPE_CGC_CTRL_PAGE_IDLE_TIMER_DISABLE_FVAL                0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_PAGE_IDLE_TIMER_ENABLE_FVAL                 0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_PWR_MGMT_BMSK                         0x00000080
#define HWIO_ABHN_DPE_CGC_CTRL_PWR_MGMT_SHFT                                0x7
#define HWIO_ABHN_DPE_CGC_CTRL_PWR_MGMT_DISABLE_FVAL                       0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_PWR_MGMT_ENABLE_FVAL                        0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_RANKTIMERS_BMSK                       0x00000040
#define HWIO_ABHN_DPE_CGC_CTRL_RANKTIMERS_SHFT                              0x6
#define HWIO_ABHN_DPE_CGC_CTRL_RANKTIMERS_DISABLE_FVAL                     0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_RANKTIMERS_ENABLE_FVAL                      0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_RDATA_BMSK                            0x00000020
#define HWIO_ABHN_DPE_CGC_CTRL_RDATA_SHFT                                   0x5
#define HWIO_ABHN_DPE_CGC_CTRL_RDATA_DISABLE_FVAL                          0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_RDATA_ENABLE_FVAL                           0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_RECALC_TCYC_BMSK                      0x00000010
#define HWIO_ABHN_DPE_CGC_CTRL_RECALC_TCYC_SHFT                             0x4
#define HWIO_ABHN_DPE_CGC_CTRL_RECALC_TCYC_DISABLE_FVAL                    0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_RECALC_TCYC_ENABLE_FVAL                     0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_SHKECS_BMSK                           0x00000008
#define HWIO_ABHN_DPE_CGC_CTRL_SHKECS_SHFT                                  0x3
#define HWIO_ABHN_DPE_CGC_CTRL_SHKECS_DISABLE_FVAL                         0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_SHKECS_ENABLE_FVAL                          0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_WR_BUFFER_BMSK                        0x00000004
#define HWIO_ABHN_DPE_CGC_CTRL_WR_BUFFER_SHFT                               0x2
#define HWIO_ABHN_DPE_CGC_CTRL_WR_BUFFER_DISABLE_FVAL                      0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_WR_BUFFER_ENABLE_FVAL                       0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_WR_CTRL_BMSK                          0x00000002
#define HWIO_ABHN_DPE_CGC_CTRL_WR_CTRL_SHFT                                 0x1
#define HWIO_ABHN_DPE_CGC_CTRL_WR_CTRL_DISABLE_FVAL                        0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_WR_CTRL_ENABLE_FVAL                         0x1u

#define HWIO_ABHN_DPE_CGC_CTRL_WRDATA_MGMT_BMSK                      0x00000001
#define HWIO_ABHN_DPE_CGC_CTRL_WRDATA_MGMT_SHFT                             0x0
#define HWIO_ABHN_DPE_CGC_CTRL_WRDATA_MGMT_DISABLE_FVAL                    0x0u
#define HWIO_ABHN_DPE_CGC_CTRL_WRDATA_MGMT_ENABLE_FVAL                     0x1u

//// Register PMON_EN ////

#define HWIO_ABHN_DPE_PMON_EN_ADDR(x)                                (x+0x00000300)
#define HWIO_ABHN_DPE_PMON_EN_PHYS(x)                                (x+0x00000300)
#define HWIO_ABHN_DPE_PMON_EN_RMSK                                   0x00000003
#define HWIO_ABHN_DPE_PMON_EN_SHFT                                            0
#define HWIO_ABHN_DPE_PMON_EN_IN(x)                                  \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_EN_ADDR(x), HWIO_ABHN_DPE_PMON_EN_RMSK)
#define HWIO_ABHN_DPE_PMON_EN_INM(x, mask)                           \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_EN_ADDR(x), mask) 
#define HWIO_ABHN_DPE_PMON_EN_OUT(x, val)                            \
	out_dword( HWIO_ABHN_DPE_PMON_EN_ADDR(x), val)
#define HWIO_ABHN_DPE_PMON_EN_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_EN_ADDR(x), mask, val, HWIO_ABHN_DPE_PMON_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_EN_CLK_REQ_BMSK                           0x00000002
#define HWIO_ABHN_DPE_PMON_EN_CLK_REQ_SHFT                                  0x1
#define HWIO_ABHN_DPE_PMON_EN_CLK_REQ_DISABLE_FVAL                         0x0u
#define HWIO_ABHN_DPE_PMON_EN_CLK_REQ_ENABLE_FVAL                          0x1u

#define HWIO_ABHN_DPE_PMON_EN_ENABLE_BMSK                            0x00000001
#define HWIO_ABHN_DPE_PMON_EN_ENABLE_SHFT                                   0x0
#define HWIO_ABHN_DPE_PMON_EN_ENABLE_DISABLE_FVAL                          0x0u
#define HWIO_ABHN_DPE_PMON_EN_ENABLE_ENABLE_FVAL                           0x1u

//// Register PMON_CFG ////

#define HWIO_ABHN_DPE_PMON_CFG_ADDR(x)                               (x+0x00000304)
#define HWIO_ABHN_DPE_PMON_CFG_PHYS(x)                               (x+0x00000304)
#define HWIO_ABHN_DPE_PMON_CFG_RMSK                                  0x0000000b
#define HWIO_ABHN_DPE_PMON_CFG_SHFT                                           0
#define HWIO_ABHN_DPE_PMON_CFG_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CFG_ADDR(x), HWIO_ABHN_DPE_PMON_CFG_RMSK)
#define HWIO_ABHN_DPE_PMON_CFG_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CFG_ADDR(x), mask) 
#define HWIO_ABHN_DPE_PMON_CFG_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DPE_PMON_CFG_ADDR(x), val)
#define HWIO_ABHN_DPE_PMON_CFG_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_CFG_ADDR(x), mask, val, HWIO_ABHN_DPE_PMON_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_CFG_HK_BUSY_BMSK                          0x00000008
#define HWIO_ABHN_DPE_PMON_CFG_HK_BUSY_SHFT                                 0x3
#define HWIO_ABHN_DPE_PMON_CFG_HK_BUSY_EXCLUDE_FVAL                        0x0u
#define HWIO_ABHN_DPE_PMON_CFG_HK_BUSY_INCLUDE_FVAL                        0x1u

#define HWIO_ABHN_DPE_PMON_CFG_OVERHEAD_BMSK                         0x00000003
#define HWIO_ABHN_DPE_PMON_CFG_OVERHEAD_SHFT                                0x0
#define HWIO_ABHN_DPE_PMON_CFG_OVERHEAD_DEFAULT_FVAL                       0x0u
#define HWIO_ABHN_DPE_PMON_CFG_OVERHEAD_EXTRA_WRITE_FVAL                   0x1u
#define HWIO_ABHN_DPE_PMON_CFG_OVERHEAD_EXTRA_READ_FVAL                    0x2u

//// Register PMON_CMD_QUEUED_N ////

#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_ADDR(base, n)                (base+0x310+0x4*n)
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_PHYS(base, n)                (base+0x310+0x4*n)
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_RMSK                         0x0f700300
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_SHFT                                  8
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_MAXn                                  3
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_INI(base, n)                 \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_RMSK)
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_OUTI(base, n, val)           \
	out_dword( HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_CNT_BMSK                  0x0f000000
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_CNT_SHFT                        0x18

#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_CMP_BMSK                  0x00700000
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_CMP_SHFT                        0x14
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_CMP_DISABLE_FVAL                0x0u
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_CMP_GT_FVAL                     0x1u
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_CMP_EQ_FVAL                     0x2u
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_CMP_LT_FVAL                     0x4u

#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_FLTR_BMSK                 0x00000300
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_FLTR_SHFT                        0x8
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_FLTR_PMON_CMD_FLTR_0_FVAL       0x0u
#define HWIO_ABHN_DPE_PMON_CMD_QUEUED_N_QC_FLTR_PMON_CMD_FLTR_1_FVAL       0x1u

//// Register PMON_CMD_EXEC_N ////

#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_ADDR(base, n)                  (base+0x320+0x4*n)
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_PHYS(base, n)                  (base+0x320+0x4*n)
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_RMSK                           0x0f731373
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_SHFT                                    0
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_MAXn                                    3
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_INI(base, n)                   \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CMD_EXEC_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_CMD_EXEC_N_RMSK)
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CMD_EXEC_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_OUTI(base, n, val)             \
	out_dword( HWIO_ABHN_DPE_PMON_CMD_EXEC_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_CMD_EXEC_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_CMD_EXEC_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_CNT_BMSK                    0x0f000000
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_CNT_SHFT                          0x18

#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_CMP_BMSK                    0x00700000
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_CMP_SHFT                          0x14
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_CMP_DISABLE_FVAL                  0x0u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_CMP_GT_FVAL                       0x1u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_CMP_EQ_FVAL                       0x2u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_CMP_LT_FVAL                       0x4u

#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_AGE_BMSK                    0x00030000
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_AGE_SHFT                          0x10
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_AGE_OLDER_FVAL                    0x0u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_AGE_NEWER_FVAL                    0x1u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_AGE_ALL_FVAL                      0x2u

#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_SAME_ADDR_BMSK              0x00001000
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_SAME_ADDR_SHFT                     0xc
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_SAME_ADDR_DISABLE_FVAL            0x0u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_SAME_ADDR_ENABLE_FVAL             0x1u

#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_FLTR_BMSK                   0x00000300
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_FLTR_SHFT                          0x8
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_FLTR_PMON_CMD_FLTR_0_FVAL         0x0u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_QC_FLTR_PMON_CMD_FLTR_1_FVAL         0x1u

#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_PG_ACC_BMSK                 0x00000070
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_PG_ACC_SHFT                        0x4
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_PG_ACC_CONFLICT_FVAL              0x1u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_PG_ACC_MISS_FVAL                  0x2u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_PG_ACC_HIT_FVAL                   0x4u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_PG_ACC_ANY_FVAL                   0x7u

#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_FLTR_BMSK                   0x00000003
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_FLTR_SHFT                          0x0
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_FLTR_PMON_CMD_FLTR_0_FVAL         0x0u
#define HWIO_ABHN_DPE_PMON_CMD_EXEC_N_XC_FLTR_PMON_CMD_FLTR_1_FVAL         0x1u

//// Register PMON_CMD_FLTR_N ////

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR(base, n)                  (base+0x330+0x4*n)
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PHYS(base, n)                  (base+0x330+0x4*n)
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_RMSK                           0x0003fdff
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_SHFT                                    0
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MAXn                                    3
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_INI(base, n)                   \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_CMD_FLTR_N_RMSK)
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_OUTI(base, n, val)             \
	out_dword( HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_CMD_FLTR_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_TYPE_BMSK                      0x00030000
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_TYPE_SHFT                            0x10
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_TYPE_WRITE_FVAL                      0x1u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_TYPE_READ_FVAL                       0x2u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_BMSK                 0x00008000
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_SHFT                        0xf
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_DISABLE_FVAL               0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_ENABLE_FVAL                0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_POL_BMSK             0x00004000
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_POL_SHFT                    0xe
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_POL_NORMAL_FVAL            0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_POL_INVERT_FVAL            0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_SEL_BMSK             0x00003000
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_SEL_SHFT                    0xc
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_SEL_PMON_ADDR_FLTR_0_FVAL       0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_ADDR_FLTR_SEL_PMON_ADDR_FLTR_1_FVAL       0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_BMSK                  0x00000800
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_SHFT                         0xb
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_DISABLE_FVAL                0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_ENABLE_FVAL                 0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_POL_BMSK              0x00000400
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_POL_SHFT                     0xa
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_POL_NORMAL_FVAL             0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_POL_INVERT_FVAL             0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_SEL_BMSK              0x00000100
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_SEL_SHFT                     0x8
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_SEL_PMON_MID_FLTR_0_FVAL       0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_MID_FLTR_SEL_PMON_MID_FLTR_1_FVAL       0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_BMSK                   0x00000080
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_SHFT                          0x7
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_DISABLE_FVAL                 0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_ENABLE_FVAL                  0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_POL_BMSK               0x00000040
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_POL_SHFT                      0x6
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_POL_NORMAL_FVAL              0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_POL_INVERT_FVAL              0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_SEL_BMSK               0x00000030
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_SEL_SHFT                      0x4
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_SEL_PMON_LAT_LIM_0_FVAL       0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_SEL_PMON_LAT_LIM_1_FVAL       0x1u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_SEL_PMON_LAT_LIM_2_FVAL       0x2u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_LAT_LIM_SEL_PMON_LAT_LIM_3_FVAL       0x3u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_BMSK                  0x00000008
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_SHFT                         0x3
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_DISABLE_FVAL                0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_ENABLE_FVAL                 0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_POL_BMSK              0x00000004
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_POL_SHFT                     0x2
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_POL_NORMAL_FVAL             0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_POL_INVERT_FVAL             0x1u

#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_SEL_BMSK              0x00000003
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_SEL_SHFT                     0x0
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_SEL_PMON_PRI_FLTR_0_FVAL       0x0u
#define HWIO_ABHN_DPE_PMON_CMD_FLTR_N_PRI_FLTR_SEL_PMON_PRI_FLTR_1_FVAL       0x1u

//// Register PMON_ADDR_FLTR_N ////

#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_ADDR(base, n)                 (base+0x340+0x4*n)
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_PHYS(base, n)                 (base+0x340+0x4*n)
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_RMSK                          0x000030ff
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_SHFT                                   0
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_MAXn                                   3
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_INI(base, n)                  \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_RMSK)
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_INMI(base, n, mask)           \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_OUTI(base, n, val)            \
	out_dword( HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_OUTMI(base, n, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_RANK_BMSK                     0x00003000
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_RANK_SHFT                            0xc
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_RANK_RANK_0_FVAL                    0x1u
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_RANK_RANK_1_FVAL                    0x2u

#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BMSK                     0x000000ff
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_SHFT                            0x0
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BANK_0_FVAL                    0x1u
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BANK_1_FVAL                    0x2u
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BANK_2_FVAL                    0x4u
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BANK_3_FVAL                    0x8u
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BANK_4_FVAL                   0x10u
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BANK_5_FVAL                   0x20u
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BANK_6_FVAL                   0x40u
#define HWIO_ABHN_DPE_PMON_ADDR_FLTR_N_BANK_BANK_7_FVAL                   0x80u

//// Register PMON_MID_FLTR_N ////

#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_ADDR(base, n)                  (base+0x350+0x4*n)
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_PHYS(base, n)                  (base+0x350+0x4*n)
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_RMSK                           0xffffffff
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_SHFT                                    0
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_MAXn                                    1
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_INI(base, n)                   \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_MID_FLTR_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_MID_FLTR_N_RMSK)
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_MID_FLTR_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_OUTI(base, n, val)             \
	out_dword( HWIO_ABHN_DPE_PMON_MID_FLTR_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_MID_FLTR_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_MID_FLTR_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_BID_MASK_BMSK                  0xe0000000
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_BID_MASK_SHFT                        0x1d

#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_PID_MASK_BMSK                  0x1f000000
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_PID_MASK_SHFT                        0x18

#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_MID_MASK_BMSK                  0x00ff0000
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_MID_MASK_SHFT                        0x10

#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_BID_MATCH_BMSK                 0x0000e000
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_BID_MATCH_SHFT                        0xd

#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_PID_MATCH_BMSK                 0x00001f00
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_PID_MATCH_SHFT                        0x8

#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_MID_MATCH_BMSK                 0x000000ff
#define HWIO_ABHN_DPE_PMON_MID_FLTR_N_MID_MATCH_SHFT                        0x0

//// Register PMON_LAT_LIM_N ////

#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_ADDR(base, n)                   (base+0x360+0x4*n)
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_PHYS(base, n)                   (base+0x360+0x4*n)
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_RMSK                            0x0000ffff
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_SHFT                                     0
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_MAXn                                     3
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_INI(base, n)                    \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_LAT_LIM_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_LAT_LIM_N_RMSK)
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_INMI(base, n, mask)             \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_LAT_LIM_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_OUTI(base, n, val)              \
	out_dword( HWIO_ABHN_DPE_PMON_LAT_LIM_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_OUTMI(base, n, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_LAT_LIM_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_LAT_LIM_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_CYCLES_BMSK                     0x0000ffff
#define HWIO_ABHN_DPE_PMON_LAT_LIM_N_CYCLES_SHFT                            0x0

//// Register PMON_PRI_FLTR_N ////

#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_ADDR(base, n)                  (base+0x370+0x4*n)
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PHYS(base, n)                  (base+0x370+0x4*n)
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_RMSK                           0x000031ff
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_SHFT                                    0
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_MAXn                                    3
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_INI(base, n)                   \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_PRI_FLTR_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_PRI_FLTR_N_RMSK)
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_PRI_FLTR_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_OUTI(base, n, val)             \
	out_dword( HWIO_ABHN_DPE_PMON_PRI_FLTR_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_PRI_FLTR_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_PRI_FLTR_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CMP_BMSK                   0x00003000
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CMP_SHFT                          0xc
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CMP_EXPLICIT_FVAL                0x0u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CMP_SAME_FVAL                    0x1u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CMP_DIFFERENT_FVAL               0x2u

#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CUR_BMSK                   0x000001f0
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CUR_SHFT                          0x4
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CUR_PRI_0_FVAL                   0x1u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CUR_PRI_1_FVAL                   0x2u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CUR_PRI_2_FVAL                   0x4u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CUR_PRI_3_FVAL                   0x8u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_CUR_PRI_4_FVAL                  0x10u

#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_ORIG_BMSK                  0x0000000f
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_ORIG_SHFT                         0x0
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_ORIG_PRI_0_FVAL                  0x1u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_ORIG_PRI_1_FVAL                  0x2u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_ORIG_PRI_2_FVAL                  0x4u
#define HWIO_ABHN_DPE_PMON_PRI_FLTR_N_PRI_ORIG_PRI_3_FVAL                  0x8u

//// Register PMON_CMDQ_N ////

#define HWIO_ABHN_DPE_PMON_CMDQ_N_ADDR(base, n)                      (base+0x380+0x4*n)
#define HWIO_ABHN_DPE_PMON_CMDQ_N_PHYS(base, n)                      (base+0x380+0x4*n)
#define HWIO_ABHN_DPE_PMON_CMDQ_N_RMSK                               0x000000f7
#define HWIO_ABHN_DPE_PMON_CMDQ_N_SHFT                                        0
#define HWIO_ABHN_DPE_PMON_CMDQ_N_MAXn                                        1
#define HWIO_ABHN_DPE_PMON_CMDQ_N_INI(base, n)                       \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CMDQ_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_CMDQ_N_RMSK)
#define HWIO_ABHN_DPE_PMON_CMDQ_N_INMI(base, n, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_CMDQ_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_CMDQ_N_OUTI(base, n, val)                 \
	out_dword( HWIO_ABHN_DPE_PMON_CMDQ_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_CMDQ_N_OUTMI(base, n, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_CMDQ_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_CMDQ_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_CMDQ_N_CNT_BMSK                           0x000000f0
#define HWIO_ABHN_DPE_PMON_CMDQ_N_CNT_SHFT                                  0x4

#define HWIO_ABHN_DPE_PMON_CMDQ_N_CMP_BMSK                           0x00000007
#define HWIO_ABHN_DPE_PMON_CMDQ_N_CMP_SHFT                                  0x0
#define HWIO_ABHN_DPE_PMON_CMDQ_N_CMP_DISABLE_FVAL                         0x0u
#define HWIO_ABHN_DPE_PMON_CMDQ_N_CMP_GT_FVAL                              0x1u
#define HWIO_ABHN_DPE_PMON_CMDQ_N_CMP_EQ_FVAL                              0x2u
#define HWIO_ABHN_DPE_PMON_CMDQ_N_CMP_LT_FVAL                              0x4u

//// Register PMON_WRBUF_N ////

#define HWIO_ABHN_DPE_PMON_WRBUF_N_ADDR(base, n)                     (base+0x388+0x4*n)
#define HWIO_ABHN_DPE_PMON_WRBUF_N_PHYS(base, n)                     (base+0x388+0x4*n)
#define HWIO_ABHN_DPE_PMON_WRBUF_N_RMSK                              0x000003f7
#define HWIO_ABHN_DPE_PMON_WRBUF_N_SHFT                                       0
#define HWIO_ABHN_DPE_PMON_WRBUF_N_MAXn                                       1
#define HWIO_ABHN_DPE_PMON_WRBUF_N_INI(base, n)                      \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_WRBUF_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_WRBUF_N_RMSK)
#define HWIO_ABHN_DPE_PMON_WRBUF_N_INMI(base, n, mask)               \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_WRBUF_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_WRBUF_N_OUTI(base, n, val)                \
	out_dword( HWIO_ABHN_DPE_PMON_WRBUF_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_WRBUF_N_OUTMI(base, n, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_WRBUF_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_WRBUF_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_WRBUF_N_CNT_BMSK                          0x000003f0
#define HWIO_ABHN_DPE_PMON_WRBUF_N_CNT_SHFT                                 0x4

#define HWIO_ABHN_DPE_PMON_WRBUF_N_CMP_BMSK                          0x00000007
#define HWIO_ABHN_DPE_PMON_WRBUF_N_CMP_SHFT                                 0x0
#define HWIO_ABHN_DPE_PMON_WRBUF_N_CMP_DISABLE_FVAL                        0x0u
#define HWIO_ABHN_DPE_PMON_WRBUF_N_CMP_GT_FVAL                             0x1u
#define HWIO_ABHN_DPE_PMON_WRBUF_N_CMP_EQ_FVAL                             0x2u
#define HWIO_ABHN_DPE_PMON_WRBUF_N_CMP_LT_FVAL                             0x4u

//// Register PMON_DDR_CMD_N ////

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR(base, n)                   (base+0x390+0x4*n)
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_PHYS(base, n)                   (base+0x390+0x4*n)
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_RMSK                            0xfd07ff1f
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_SHFT                                     0
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MAXn                                     3
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_INI(base, n)                    \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_DDR_CMD_N_RMSK)
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_INMI(base, n, mask)             \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_OUTI(base, n, val)              \
	out_dword( HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_OUTMI(base, n, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_DDR_CMD_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_BMSK                  0x80000000
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_SHFT                        0x1f
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_DISABLE_FVAL                0x0u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_ENABLE_FVAL                 0x1u

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_POL_BMSK              0x40000000
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_POL_SHFT                    0x1e
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_POL_NORMAL_FVAL             0x0u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_POL_INVERT_FVAL             0x1u

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_SEL_BMSK              0x30000000
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_SEL_SHFT                    0x1c
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_SEL_PMON_ADDR_FLTR_0_FVAL       0x0u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_ADDR_FLTR_SEL_PMON_ADDR_FLTR_1_FVAL       0x1u

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_BMSK                   0x08000000
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_SHFT                         0x1b
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_DISABLE_FVAL                 0x0u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_ENABLE_FVAL                  0x1u

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_POL_BMSK               0x04000000
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_POL_SHFT                     0x1a
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_POL_NORMAL_FVAL              0x0u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_POL_INVERT_FVAL              0x1u

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_SEL_BMSK               0x01000000
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_SEL_SHFT                     0x18
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_SEL_PMON_MID_FLTR_0_FVAL       0x0u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_MID_FLTR_SEL_PMON_MID_FLTR_1_FVAL       0x1u

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_BMSK                        0x0007ff00
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_SHFT                               0x8
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MODE_REGISTER_WRITE_OR_SET_FVAL       0x1u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MODE_REGISTER_READ_FVAL           0x2u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_ZQ_CALIBRATION_FVAL               0x4u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_ALL_BANK_AUTO_REFRESH_FVAL        0x8u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_PER_BANK_AUTO_REFRESH_FVAL       0x10u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_ALL_BANK_PRECHARGE_FVAL          0x20u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_PER_BANK_PRECHARGE_FVAL          0x40u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_BURST_TERMINATE_FVAL             0x80u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_WRITE_FVAL                      0x100u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_READ_FVAL                       0x200u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_ACTIVATE_FVAL                   0x400u

#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MOD_BMSK                    0x0000001f
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MOD_SHFT                           0x0
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MOD_WITH_AUTO_PRECHARGE_FVAL       0x1u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MOD_WITHOUT_AUTO_PRECHARGE_FVAL       0x2u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MOD_BL8_ON_THE_FLY_FVAL           0x4u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MOD_BC4_ON_THE_FLY_FVAL           0x8u
#define HWIO_ABHN_DPE_PMON_DDR_CMD_N_CMD_MOD_NOT_ON_THE_FLY_FVAL          0x10u

//// Register PMON_DDR_DATA_N ////

#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_ADDR(base, n)                  (base+0x3A0+0x4*n)
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_PHYS(base, n)                  (base+0x3A0+0x4*n)
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_RMSK                           0x000000df
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_SHFT                                    0
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MAXn                                    1
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_INI(base, n)                   \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_DDR_DATA_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_DDR_DATA_N_RMSK)
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_INMI(base, n, mask)            \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_DDR_DATA_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_OUTI(base, n, val)             \
	out_dword( HWIO_ABHN_DPE_PMON_DDR_DATA_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_OUTMI(base, n, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_DDR_DATA_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_DDR_DATA_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_BMSK                  0x00000080
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_SHFT                         0x7
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_DISABLE_FVAL                0x0u
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_ENABLE_FVAL                 0x1u

#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_POL_BMSK              0x00000040
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_POL_SHFT                     0x6
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_POL_NORMAL_FVAL             0x0u
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_POL_INVERT_FVAL             0x1u

#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_SEL_BMSK              0x00000010
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_SEL_SHFT                     0x4
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_SEL_PMON_MID_FLTR_0_FVAL       0x0u
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_MID_FLTR_SEL_PMON_MID_FLTR_1_FVAL       0x1u

#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_TYPE_BMSK                      0x0000000f
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_TYPE_SHFT                             0x0
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_TYPE_WRITE_EXTRA_FVAL                0x1u
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_TYPE_WRITE_REQUIRED_FVAL             0x2u
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_TYPE_READ_EXTRA_FVAL                 0x4u
#define HWIO_ABHN_DPE_PMON_DDR_DATA_N_TYPE_READ_REQUIRED_FVAL              0x8u

//// Register PMON_RANK_STATE_N ////

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ADDR(base, n)                (base+0x3B0+0x4*n)
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_PHYS(base, n)                (base+0x3B0+0x4*n)
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RMSK                         0x31ff7fef
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_SHFT                                  0
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_MAXn                                  3
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_INI(base, n)                 \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_RANK_STATE_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_RANK_STATE_N_RMSK)
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_RANK_STATE_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_OUTI(base, n, val)           \
	out_dword( HWIO_ABHN_DPE_PMON_RANK_STATE_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_RANK_STATE_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_RANK_STATE_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RNK_BMSK                     0x30000000
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RNK_SHFT                           0x1c
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RNK_RANK_0_FVAL                    0x1u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RNK_RANK_1_FVAL                    0x2u

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RNK_MATCH_BMSK               0x01000000
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RNK_MATCH_SHFT                     0x18
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RNK_MATCH_EXACT_FVAL               0x0u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_RNK_MATCH_ANY_FVAL                 0x1u

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_POL_BMSK              0x00800000
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_POL_SHFT                    0x17
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_POL_NORMAL_FVAL             0x0u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_POL_INVERT_FVAL             0x1u

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_BMSK                  0x007f0000
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_SHFT                        0x10
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_ANY_FVAL                    0x0u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_IDLE_FVAL                   0x1u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_BANK_OPEN_FVAL              0x2u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_ALL_BANKS_CLOSED_FVAL       0x4u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_POWER_DOWN_FVAL             0x8u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_CLOCK_STOP_FVAL            0x10u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_SELF_REFRESH_FVAL          0x20u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ACTUAL_DEEP_POWER_DOWN_FVAL       0x40u

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ALLOWED_BMSK                 0x00007000
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ALLOWED_SHFT                        0xc
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ALLOWED_ANY_FVAL                   0x0u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ALLOWED_POWER_DOWN_FVAL            0x1u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ALLOWED_CLOCK_STOP_FVAL            0x2u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_ALLOWED_SELF_REFRESH_FVAL          0x4u

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_MATCH_BMSK               0x00000800
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_MATCH_SHFT                      0xb
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_MATCH_EXACT_FVAL               0x0u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_MATCH_ANY_FVAL                 0x1u

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_BMSK                     0x00000700
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_SHFT                            0x8
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_DISABLE_FVAL                   0x0u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_QUEUED_FVAL                    0x1u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_PENDING_FVAL                   0x2u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_CMD_EXIST_FVAL                     0x4u

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_BNK_CMP_BMSK                 0x000000e0
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_BNK_CMP_SHFT                        0x5
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_BNK_CMP_DISABLE_FVAL               0x0u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_BNK_CMP_GT_FVAL                    0x1u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_BNK_CMP_EQ_FVAL                    0x2u
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_BNK_CMP_LT_FVAL                    0x4u

#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_BNK_CNT_BMSK                 0x0000000f
#define HWIO_ABHN_DPE_PMON_RANK_STATE_N_BNK_CNT_SHFT                        0x0

//// Register PMON_SHKE_N ////

#define HWIO_ABHN_DPE_PMON_SHKE_N_ADDR(base, n)                      (base+0x3C0+0x4*n)
#define HWIO_ABHN_DPE_PMON_SHKE_N_PHYS(base, n)                      (base+0x3C0+0x4*n)
#define HWIO_ABHN_DPE_PMON_SHKE_N_RMSK                               0x03ff031f
#define HWIO_ABHN_DPE_PMON_SHKE_N_SHFT                                        0
#define HWIO_ABHN_DPE_PMON_SHKE_N_MAXn                                        7
#define HWIO_ABHN_DPE_PMON_SHKE_N_INI(base, n)                       \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_SHKE_N_ADDR(base, n), HWIO_ABHN_DPE_PMON_SHKE_N_RMSK)
#define HWIO_ABHN_DPE_PMON_SHKE_N_INMI(base, n, mask)                \
	in_dword_masked ( HWIO_ABHN_DPE_PMON_SHKE_N_ADDR(base, n), mask) 
#define HWIO_ABHN_DPE_PMON_SHKE_N_OUTI(base, n, val)                 \
	out_dword( HWIO_ABHN_DPE_PMON_SHKE_N_ADDR(base, n), val)
#define HWIO_ABHN_DPE_PMON_SHKE_N_OUTMI(base, n, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_PMON_SHKE_N_ADDR(base, n), mask, val, HWIO_ABHN_DPE_PMON_SHKE_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_PMON_SHKE_N_RNK_BMSK                           0x03000000
#define HWIO_ABHN_DPE_PMON_SHKE_N_RNK_SHFT                                 0x18
#define HWIO_ABHN_DPE_PMON_SHKE_N_RNK_DISABLE_FVAL                         0x0u
#define HWIO_ABHN_DPE_PMON_SHKE_N_RNK_RANK_0_FVAL                          0x1u
#define HWIO_ABHN_DPE_PMON_SHKE_N_RNK_RANK_1_FVAL                          0x2u

#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_BMSK                      0x00ff0000
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_SHFT                            0x10
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_DISABLE_FVAL                    0x0u
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_LOW_TEMPERATURE_LIMIT_EXCEEDED_FVAL       0x1u
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_TREFI_X_4_FVAL                  0x2u
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_TREFI_X_2_FVAL                  0x4u
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_TREFI_X_1_FVAL                  0x8u
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_TREFI_X_05_FVAL                0x10u
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_TREFI_X_025_FVAL               0x20u
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_TREFI_X_025_DERATE_FVAL        0x40u
#define HWIO_ABHN_DPE_PMON_SHKE_N_REF_RATE_HIGH_TEMPERATURE_LIMITED_EXCEEDED_FVAL      0x80u

#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_FLTR_BMSK                      0x00000300
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_FLTR_SHFT                             0x8
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_FLTR_DISABLE_FVAL                    0x0u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_FLTR_DONE_FVAL                       0x1u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_FLTR_VALID_FVAL                      0x2u

#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_BMSK                           0x0000001f
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHFT                                  0x0
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_CK_ON_FVAL                  0x0u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_CKE_ON_FVAL                 0x1u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_RESET_ON_FVAL               0x2u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_CK_OFF_FVAL                 0x3u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_CKE_OFF_FVAL                0x4u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_RESET_OFF_FVAL              0x5u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_MRW_FVAL                    0x9u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_MRR_FVAL                    0xau
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_LONG_ZQ_FVAL                0xbu
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_SHORT_ZQ_FVAL               0xcu
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_ENTER_SELFREFRESH_FVAL       0xeu
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_EXIT_SELFREFRESH_FVAL       0xfu
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_ENTER_DPD_FVAL             0x10u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_EXIT_DPD_FVAL              0x11u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_ENTER_FREQSWITCH_FVAL      0x12u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_EXIT_FREQSWITCH_FVAL       0x13u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_STOP_COMMANDS_FVAL         0x16u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_RESUME_COMMANDS_FVAL       0x17u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_EXTND_MRW_FVAL             0x19u
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_CA_TRAIN_FVAL              0x1au
#define HWIO_ABHN_DPE_PMON_SHKE_N_CMD_SHKE_CMD_RD_DQCAL_FVAL              0x1bu

//// Register DERATE_TEMP_CTRL ////

#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_ADDR(x)                       (x+0x000006e0)
#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_PHYS(x)                       (x+0x000006e0)
#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_RMSK                          0x00000001
#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_SHFT                                   0
#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_ABHN_DPE_DERATE_TEMP_CTRL_ADDR(x), HWIO_ABHN_DPE_DERATE_TEMP_CTRL_RMSK)
#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_ABHN_DPE_DERATE_TEMP_CTRL_ADDR(x), mask) 
#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_OUT(x, val)                   \
	out_dword( HWIO_ABHN_DPE_DERATE_TEMP_CTRL_ADDR(x), val)
#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_DERATE_TEMP_CTRL_ADDR(x), mask, val, HWIO_ABHN_DPE_DERATE_TEMP_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_TUF_OVERRIDE_VALUE_BMSK       0x00000001
#define HWIO_ABHN_DPE_DERATE_TEMP_CTRL_TUF_OVERRIDE_VALUE_SHFT              0x0

//// Register WR_DATA_CTRL ////

#define HWIO_ABHN_DPE_WR_DATA_CTRL_ADDR(x)                           (x+0x000006e4)
#define HWIO_ABHN_DPE_WR_DATA_CTRL_PHYS(x)                           (x+0x000006e4)
#define HWIO_ABHN_DPE_WR_DATA_CTRL_RMSK                              0x00000001
#define HWIO_ABHN_DPE_WR_DATA_CTRL_SHFT                                       0
#define HWIO_ABHN_DPE_WR_DATA_CTRL_IN(x)                             \
	in_dword_masked ( HWIO_ABHN_DPE_WR_DATA_CTRL_ADDR(x), HWIO_ABHN_DPE_WR_DATA_CTRL_RMSK)
#define HWIO_ABHN_DPE_WR_DATA_CTRL_INM(x, mask)                      \
	in_dword_masked ( HWIO_ABHN_DPE_WR_DATA_CTRL_ADDR(x), mask) 
#define HWIO_ABHN_DPE_WR_DATA_CTRL_OUT(x, val)                       \
	out_dword( HWIO_ABHN_DPE_WR_DATA_CTRL_ADDR(x), val)
#define HWIO_ABHN_DPE_WR_DATA_CTRL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DPE_WR_DATA_CTRL_ADDR(x), mask, val, HWIO_ABHN_DPE_WR_DATA_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DPE_WR_DATA_CTRL_ALIGN_DQ_EN_BMSK                  0x00000001
#define HWIO_ABHN_DPE_WR_DATA_CTRL_ALIGN_DQ_EN_SHFT                         0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block ABHN_DTE
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_INFO ////

#define HWIO_ABHN_DTE_HW_INFO_ADDR(x)                                (x+0x00000000)
#define HWIO_ABHN_DTE_HW_INFO_PHYS(x)                                (x+0x00000000)
#define HWIO_ABHN_DTE_HW_INFO_RMSK                                   0xffffffff
#define HWIO_ABHN_DTE_HW_INFO_SHFT                                            0
#define HWIO_ABHN_DTE_HW_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_ABHN_DTE_HW_INFO_ADDR(x), HWIO_ABHN_DTE_HW_INFO_RMSK)
#define HWIO_ABHN_DTE_HW_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_ABHN_DTE_HW_INFO_ADDR(x), mask) 
#define HWIO_ABHN_DTE_HW_INFO_OUT(x, val)                            \
	out_dword( HWIO_ABHN_DTE_HW_INFO_ADDR(x), val)
#define HWIO_ABHN_DTE_HW_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_HW_INFO_ADDR(x), mask, val, HWIO_ABHN_DTE_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_HW_INFO_MAJOR_REVISION_BMSK                    0xff000000
#define HWIO_ABHN_DTE_HW_INFO_MAJOR_REVISION_SHFT                          0x18

#define HWIO_ABHN_DTE_HW_INFO_BRANCH_REVISION_BMSK                   0x00ff0000
#define HWIO_ABHN_DTE_HW_INFO_BRANCH_REVISION_SHFT                         0x10

#define HWIO_ABHN_DTE_HW_INFO_MINOR_REVISION_BMSK                    0x0000ff00
#define HWIO_ABHN_DTE_HW_INFO_MINOR_REVISION_SHFT                           0x8

#define HWIO_ABHN_DTE_HW_INFO_ECO_REVISION_BMSK                      0x000000ff
#define HWIO_ABHN_DTE_HW_INFO_ECO_REVISION_SHFT                             0x0

//// Register GLOBAL_CNTL ////

#define HWIO_ABHN_DTE_GLOBAL_CNTL_ADDR(x)                            (x+0x00000004)
#define HWIO_ABHN_DTE_GLOBAL_CNTL_PHYS(x)                            (x+0x00000004)
#define HWIO_ABHN_DTE_GLOBAL_CNTL_RMSK                               0x00000007
#define HWIO_ABHN_DTE_GLOBAL_CNTL_SHFT                                        0
#define HWIO_ABHN_DTE_GLOBAL_CNTL_IN(x)                              \
	in_dword_masked ( HWIO_ABHN_DTE_GLOBAL_CNTL_ADDR(x), HWIO_ABHN_DTE_GLOBAL_CNTL_RMSK)
#define HWIO_ABHN_DTE_GLOBAL_CNTL_INM(x, mask)                       \
	in_dword_masked ( HWIO_ABHN_DTE_GLOBAL_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_DTE_GLOBAL_CNTL_OUT(x, val)                        \
	out_dword( HWIO_ABHN_DTE_GLOBAL_CNTL_ADDR(x), val)
#define HWIO_ABHN_DTE_GLOBAL_CNTL_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_GLOBAL_CNTL_ADDR(x), mask, val, HWIO_ABHN_DTE_GLOBAL_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_GLOBAL_CNTL_TARGET_DDR_CHANNEL_BMSK            0x00000004
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TARGET_DDR_CHANNEL_SHFT                   0x2
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TARGET_DDR_CHANNEL_DDR_CHANNEL_0_FVAL       0x0u
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TARGET_DDR_CHANNEL_DDR_CHANNEL_1_FVAL       0x1u

#define HWIO_ABHN_DTE_GLOBAL_CNTL_TARGET_DOMAIN_BMSK                 0x00000002
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TARGET_DOMAIN_SHFT                        0x1
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TARGET_DOMAIN_REGISTERS_IN_DDR_DOMAIN_FVAL       0x0u
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TARGET_DOMAIN_REGISTERS_IN_QSB_DOMAIN_FVAL       0x1u

#define HWIO_ABHN_DTE_GLOBAL_CNTL_TEST_EN_BMSK                       0x00000001
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TEST_EN_SHFT                              0x0
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TEST_EN_DISABLE_DTE_FVAL                 0x0u
#define HWIO_ABHN_DTE_GLOBAL_CNTL_TEST_EN_ENABLE_DTE_FVAL                  0x1u

//// Register PROGRAM_CNTL ////

#define HWIO_ABHN_DTE_PROGRAM_CNTL_ADDR(x)                           (x+0x0000000c)
#define HWIO_ABHN_DTE_PROGRAM_CNTL_PHYS(x)                           (x+0x0000000c)
#define HWIO_ABHN_DTE_PROGRAM_CNTL_RMSK                              0x0003ffff
#define HWIO_ABHN_DTE_PROGRAM_CNTL_SHFT                                       0
#define HWIO_ABHN_DTE_PROGRAM_CNTL_IN(x)                             \
	in_dword_masked ( HWIO_ABHN_DTE_PROGRAM_CNTL_ADDR(x), HWIO_ABHN_DTE_PROGRAM_CNTL_RMSK)
#define HWIO_ABHN_DTE_PROGRAM_CNTL_INM(x, mask)                      \
	in_dword_masked ( HWIO_ABHN_DTE_PROGRAM_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_DTE_PROGRAM_CNTL_OUT(x, val)                       \
	out_dword( HWIO_ABHN_DTE_PROGRAM_CNTL_ADDR(x), val)
#define HWIO_ABHN_DTE_PROGRAM_CNTL_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_PROGRAM_CNTL_ADDR(x), mask, val, HWIO_ABHN_DTE_PROGRAM_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_PROGRAM_CNTL_LOAD_ADDR_BMSK                    0x00020000
#define HWIO_ABHN_DTE_PROGRAM_CNTL_LOAD_ADDR_SHFT                          0x11
#define HWIO_ABHN_DTE_PROGRAM_CNTL_LOAD_ADDR_NO_ACTION_FVAL                0x0u
#define HWIO_ABHN_DTE_PROGRAM_CNTL_LOAD_ADDR_LOAD_PROGRAM_COUNTER_FVAL       0x1u

#define HWIO_ABHN_DTE_PROGRAM_CNTL_GO_BMSK                           0x00010000
#define HWIO_ABHN_DTE_PROGRAM_CNTL_GO_SHFT                                 0x10
#define HWIO_ABHN_DTE_PROGRAM_CNTL_GO_STOP_EXECUTING_THE_CURRENT_RUNNING_TEST_PROGRAM_FVAL       0x0u
#define HWIO_ABHN_DTE_PROGRAM_CNTL_GO_CONTINUE_EXECUTING_A_TEST_PROGRAM_FROM_CURRENT_LOCATION_FVAL       0x1u

#define HWIO_ABHN_DTE_PROGRAM_CNTL_START_ADDR_BMSK                   0x0000ffff
#define HWIO_ABHN_DTE_PROGRAM_CNTL_START_ADDR_SHFT                          0x0

//// Register REG_CNTL ////

#define HWIO_ABHN_DTE_REG_CNTL_ADDR(x)                               (x+0x00000010)
#define HWIO_ABHN_DTE_REG_CNTL_PHYS(x)                               (x+0x00000010)
#define HWIO_ABHN_DTE_REG_CNTL_RMSK                                  0x01f7ffff
#define HWIO_ABHN_DTE_REG_CNTL_SHFT                                           0
#define HWIO_ABHN_DTE_REG_CNTL_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DTE_REG_CNTL_ADDR(x), HWIO_ABHN_DTE_REG_CNTL_RMSK)
#define HWIO_ABHN_DTE_REG_CNTL_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DTE_REG_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_DTE_REG_CNTL_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DTE_REG_CNTL_ADDR(x), val)
#define HWIO_ABHN_DTE_REG_CNTL_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_REG_CNTL_ADDR(x), mask, val, HWIO_ABHN_DTE_REG_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_REG_CNTL_MODE_BMSK                             0x01f00000
#define HWIO_ABHN_DTE_REG_CNTL_MODE_SHFT                                   0x14

#define HWIO_ABHN_DTE_REG_CNTL_SET_MODE_BMSK                         0x00040000
#define HWIO_ABHN_DTE_REG_CNTL_SET_MODE_SHFT                               0x12
#define HWIO_ABHN_DTE_REG_CNTL_SET_MODE_NO_SET_MODE_FVAL                   0x0u
#define HWIO_ABHN_DTE_REG_CNTL_SET_MODE_SET_MODE_FVAL                      0x1u

#define HWIO_ABHN_DTE_REG_CNTL_RD_BMSK                               0x00020000
#define HWIO_ABHN_DTE_REG_CNTL_RD_SHFT                                     0x11
#define HWIO_ABHN_DTE_REG_CNTL_RD_NO_READ_FVAL                             0x0u
#define HWIO_ABHN_DTE_REG_CNTL_RD_READ_FVAL                                0x1u

#define HWIO_ABHN_DTE_REG_CNTL_WR_BMSK                               0x00010000
#define HWIO_ABHN_DTE_REG_CNTL_WR_SHFT                                     0x10
#define HWIO_ABHN_DTE_REG_CNTL_WR_NO_WRITE_FVAL                            0x0u
#define HWIO_ABHN_DTE_REG_CNTL_WR_WRITE_FVAL                               0x1u

#define HWIO_ABHN_DTE_REG_CNTL_REG_LIST_BMSK                         0x0000ffff
#define HWIO_ABHN_DTE_REG_CNTL_REG_LIST_SHFT                                0x0

//// Register REG_DATA ////

#define HWIO_ABHN_DTE_REG_DATA_ADDR(x)                               (x+0x00000014)
#define HWIO_ABHN_DTE_REG_DATA_PHYS(x)                               (x+0x00000014)
#define HWIO_ABHN_DTE_REG_DATA_RMSK                                  0xffffffff
#define HWIO_ABHN_DTE_REG_DATA_SHFT                                           0
#define HWIO_ABHN_DTE_REG_DATA_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_DTE_REG_DATA_ADDR(x), HWIO_ABHN_DTE_REG_DATA_RMSK)
#define HWIO_ABHN_DTE_REG_DATA_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_DTE_REG_DATA_ADDR(x), mask) 
#define HWIO_ABHN_DTE_REG_DATA_OUT(x, val)                           \
	out_dword( HWIO_ABHN_DTE_REG_DATA_ADDR(x), val)
#define HWIO_ABHN_DTE_REG_DATA_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_REG_DATA_ADDR(x), mask, val, HWIO_ABHN_DTE_REG_DATA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_REG_DATA_DATA_BMSK                             0xffffffff
#define HWIO_ABHN_DTE_REG_DATA_DATA_SHFT                                    0x0

//// Register TEST_STATUS_DDR ////

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_ADDR(x)                        (x+0x00000020)
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_PHYS(x)                        (x+0x00000020)
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_RMSK                           0xc000f03f
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_SHFT                                    0
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_IN(x)                          \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_STATUS_DDR_ADDR(x), HWIO_ABHN_DTE_TEST_STATUS_DDR_RMSK)
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_INM(x, mask)                   \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_STATUS_DDR_ADDR(x), mask) 
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_OUT(x, val)                    \
	out_dword( HWIO_ABHN_DTE_TEST_STATUS_DDR_ADDR(x), val)
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_TEST_STATUS_DDR_ADDR(x), mask, val, HWIO_ABHN_DTE_TEST_STATUS_DDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_OUT_BMSK                  0xc0000000
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_OUT_SHFT                        0x1e

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_DMA_IN_PROGRESS_BMSK           0x00008000
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_DMA_IN_PROGRESS_SHFT                  0xf
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_DMA_IN_PROGRESS_DMA_ENGINE_IS_NOT_RUNNING_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_DMA_IN_PROGRESS_DMA_ENGINE_IS_RUNNING_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_PROGRAM_FINISHED_BMSK          0x00004000
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_PROGRAM_FINISHED_SHFT                 0xe
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_PROGRAM_FINISHED_PROGRAM_IN_NOT_FINISHED_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_PROGRAM_FINISHED_PROGRAM_IS_FINISHED_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_IN1_BMSK                  0x00002000
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_IN1_SHFT                         0xd
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_IN1_CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_IN1_CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_IN0_BMSK                  0x00001000
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_IN0_SHFT                         0xc
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_IN0_CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_GPIO_IN0_CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_EQUAL_MRD_MWD_BMSK         0x00000020
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_EQUAL_MRD_MWD_SHFT                0x5
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_EQUAL_MRD_MWD_CONTENT_OF_TGR_MRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD0_OR_CONTENT_OF_TGR_MRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD1_OR_CONTENT_OF_TGR_MRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD2_OR_CONTENT_OF_TGR_MRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_MWD3_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_EQUAL_MRD_MWD_CONTENT_OF_TGR_MRD0_EQUALS_TO_CONTENT_OF_TGR_MWD0_AND_CONTENT_OF_TGR_MRD1_EQUALS_TO_CONTENT_OF_TGR_MWD1_AND_CONTENT_OF_TGR_MRD2_EQUALS_TO_CONTENT_OF_TGR_MWD2_AND_CONTENT_OF_TGR_MRD3_EQUALS_TO_CONTENT_OF_TGR_MWD3_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_EQUAL_MIA_BMSK             0x00000010
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_EQUAL_MIA_SHFT                    0x4
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_EQUAL_MIA_CONTENTS_OF_TGR_MIA0_NOT_EQUAL_TO_TGR_MIA1_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_EQUAL_MIA_CONTENTS_OF_TGR_MIA0_EQUALS_TO_TGR_MIA1_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA1_BMSK          0x00000008
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA1_SHFT                 0x3
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA1_CONTENTS_OF_TGR_MIA1_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA1_CONTENTS_OF_TGR_MIA1_IS_ZERO_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA0_BMSK          0x00000004
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA0_SHFT                 0x2
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA0_CONTENTS_OF_TGR_MIA0_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIA0_CONTENTS_OF_TGR_MIA0_IS_ZERO_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIC_BMSK           0x00000002
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIC_SHFT                  0x1
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIC_CONTENTS_OF_TGR_MIC_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MIC_CONTENTS_OF_TGR_MIC_IS_ZERO_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MRD_BMSK           0x00000001
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MRD_SHFT                  0x0
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MRD_CONTENTS_OF_TGR_MRD0_OR_TGR_MRD1OR_TGR_MRD2_OR_TGR_MRD3_ARE_NOT_ZERO_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_DDR_TGR_IS_ZERO_MRD_CONTENTS_OF_TGR_MRD0_AND_TGR_MRD1_AND_TGR_MRD2_AND_TGR_MRD3_ARE_ZERO_FVAL       0x1u

//// Register TEST_STATUS_QSB ////

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_ADDR(x)                        (x+0x00000024)
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_PHYS(x)                        (x+0x00000024)
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_RMSK                           0xc000ffff
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_SHFT                                    0
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_IN(x)                          \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_STATUS_QSB_ADDR(x), HWIO_ABHN_DTE_TEST_STATUS_QSB_RMSK)
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_INM(x, mask)                   \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_STATUS_QSB_ADDR(x), mask) 
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_OUT(x, val)                    \
	out_dword( HWIO_ABHN_DTE_TEST_STATUS_QSB_ADDR(x), val)
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_TEST_STATUS_QSB_ADDR(x), mask, val, HWIO_ABHN_DTE_TEST_STATUS_QSB_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_OUT_BMSK                  0xc0000000
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_OUT_SHFT                        0x1e

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_DMA_IN_PROGRESS_BMSK           0x00008000
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_DMA_IN_PROGRESS_SHFT                  0xf
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_DMA_IN_PROGRESS_DMA_ENGINE_IS_NOT_RUNNING_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_DMA_IN_PROGRESS_DMA_ENGINE_IS_RUNNING_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_PROGRAM_FINISHED_BMSK          0x00004000
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_PROGRAM_FINISHED_SHFT                 0xe
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_PROGRAM_FINISHED_PROGRAM_IN_NOT_FINISHED_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_PROGRAM_FINISHED_PROGRAM_IS_FINISHED_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_IN1_BMSK                  0x00002000
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_IN1_SHFT                         0xd
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_IN1_CURRENT_VALUE_OF_GPIO_INPUT_1_IS_0_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_IN1_CURRENT_VALUE_OF_GPIO_INPUT_1_IS_1_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_IN0_BMSK                  0x00001000
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_IN0_SHFT                         0xc
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_IN0_CURRENT_VALUE_OF_GPIO_INPUT_0_IS_0_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_GPIO_IN0_CURRENT_VALUE_OF_GPIO_INPUT_0_IS_1_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QSB_RRESP_BMSK                 0x00000c00
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QSB_RRESP_SHFT                        0xa

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QSB_BRESP_BMSK                 0x00000300
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QSB_BRESP_SHFT                        0x8

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QTG_WDATA_DONE_BMSK            0x00000080
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QTG_WDATA_DONE_SHFT                   0x7
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QTG_WDATA_DONE_CURRENT_QSB_WRITE_DATA_HAS_BEEN_SENT_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QTG_WDATA_DONE_CURRENT_QSB_WRITE_DATA_IS_STILL_BEING_SENT_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QTG_CMD_DONE_BMSK              0x00000040
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QTG_CMD_DONE_SHFT                     0x6
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QTG_CMD_DONE_CURRENT_COMMAND_IS_FINISHED_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_QTG_CMD_DONE_CURRENT_COMMAND_IS_STILL_BEING_EXECUTED_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_EQUAL_QRD_QWD_BMSK         0x00000020
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_EQUAL_QRD_QWD_SHFT                0x5
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_EQUAL_QRD_QWD_CONTENT_OF_TGR_QRD0_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD0_OR_CONTENT_OF_TGR_QRD1_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD1_OR_CONTENT_OF_TGR_QRD2_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD2_OR_CONTENT_OF_TGR_QRD3_NOT_EQUAL_TO_CONTENT_OF_TGR_QWD3_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_EQUAL_QRD_QWD_CONTENT_OF_TGR_QRD0_EQUALS_TO_CONTENT_OF_TGR_QWD0_AND_CONTENT_OF_TGR_QRD1_EQUALS_TO_CONTENT_OF_TGR_QWD1_AND_CONTENT_OF_TGR_QRD2_EQUALS_TO_CONTENT_OF_TGR_QWD2_AND_CONTENT_OF_TGR_QRD3_EQUALS_TO_CONTENT_OF_TGR_QWD3_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_EQUAL_QIA_BMSK             0x00000010
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_EQUAL_QIA_SHFT                    0x4
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_EQUAL_QIA_CONTENTS_OF_TGR_QIA0_NOT_EQUAL_TO_TGR_QIA1_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_EQUAL_QIA_CONTENTS_OF_TGR_QIA0_EQUALS_TO_TGR_QIA1_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA1_BMSK          0x00000008
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA1_SHFT                 0x3
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA1_CONTENTS_OF_TGR_QIA1_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA1_CONTENTS_OF_TGR_QIA1_IS_ZERO_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA0_BMSK          0x00000004
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA0_SHFT                 0x2
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA0_CONTENTS_OF_TGR_QIA0_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIA0_CONTENTS_OF_TGR_QIA0_IS_ZERO_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIC_BMSK           0x00000002
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIC_SHFT                  0x1
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIC_CONTENTS_OF_TGR_QIC_IS_NOT_ZERO_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QIC_CONTENTS_OF_TGR_QIC_IS_ZERO_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QRD_BMSK           0x00000001
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QRD_SHFT                  0x0
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QRD_CONTENTS_OF_TGR_QRD0_OR_TGR_QRD1_OR_TGR_QRD2_OR_TGR_QRD3_ARE_NOT_ZERO_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_STATUS_QSB_TGR_IS_ZERO_QRD_CONTENTS_OF_TGR_QRD0_AND_TGR_QRD1_AND_TGR_QRD2_AND_TGR_QRD3_ARE_ZERO_FVAL       0x1u

//// Register TEST_MEM_CNTL ////

#define HWIO_ABHN_DTE_TEST_MEM_CNTL_ADDR(x)                          (x+0x00000030)
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_PHYS(x)                          (x+0x00000030)
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_RMSK                             0x0007ffff
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_SHFT                                      0
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_MEM_CNTL_ADDR(x), HWIO_ABHN_DTE_TEST_MEM_CNTL_RMSK)
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_MEM_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_OUT(x, val)                      \
	out_dword( HWIO_ABHN_DTE_TEST_MEM_CNTL_ADDR(x), val)
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_TEST_MEM_CNTL_ADDR(x), mask, val, HWIO_ABHN_DTE_TEST_MEM_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_TEST_MEM_CNTL_AUTO_ADDR_INC_BMSK               0x00040000
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_AUTO_ADDR_INC_SHFT                     0x12
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_AUTO_ADDR_INC_REGULAR_MEMORY_ACCESS_MODE_FVAL       0x0u
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_AUTO_ADDR_INC_AUTO_ADDRESS_INCREMENTING_MODE_FVAL       0x1u

#define HWIO_ABHN_DTE_TEST_MEM_CNTL_WR_BMSK                          0x00020000
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_WR_SHFT                                0x11
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_WR_NO_WRITE_FVAL                       0x0u
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_WR_WRITE_FVAL                          0x1u

#define HWIO_ABHN_DTE_TEST_MEM_CNTL_RD_BMSK                          0x00010000
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_RD_SHFT                                0x10
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_RD_NO_READ_FVAL                        0x0u
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_RD_READ_FVAL                           0x1u

#define HWIO_ABHN_DTE_TEST_MEM_CNTL_ADDR_BMSK                        0x0000ffff
#define HWIO_ABHN_DTE_TEST_MEM_CNTL_ADDR_SHFT                               0x0

//// Register TEST_MEM_DATA_0 ////

#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_ADDR(x)                        (x+0x00000038)
#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_PHYS(x)                        (x+0x00000038)
#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_RMSK                           0xffffffff
#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_SHFT                                    0
#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_IN(x)                          \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_MEM_DATA_0_ADDR(x), HWIO_ABHN_DTE_TEST_MEM_DATA_0_RMSK)
#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_INM(x, mask)                   \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_MEM_DATA_0_ADDR(x), mask) 
#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_OUT(x, val)                    \
	out_dword( HWIO_ABHN_DTE_TEST_MEM_DATA_0_ADDR(x), val)
#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_TEST_MEM_DATA_0_ADDR(x), mask, val, HWIO_ABHN_DTE_TEST_MEM_DATA_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_DATA_BMSK                      0xffffffff
#define HWIO_ABHN_DTE_TEST_MEM_DATA_0_DATA_SHFT                             0x0

//// Register TEST_MEM_DATA_1 ////

#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_ADDR(x)                        (x+0x0000003c)
#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_PHYS(x)                        (x+0x0000003c)
#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_RMSK                           0xffffffff
#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_SHFT                                    0
#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_IN(x)                          \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_MEM_DATA_1_ADDR(x), HWIO_ABHN_DTE_TEST_MEM_DATA_1_RMSK)
#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_INM(x, mask)                   \
	in_dword_masked ( HWIO_ABHN_DTE_TEST_MEM_DATA_1_ADDR(x), mask) 
#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_OUT(x, val)                    \
	out_dword( HWIO_ABHN_DTE_TEST_MEM_DATA_1_ADDR(x), val)
#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_DTE_TEST_MEM_DATA_1_ADDR(x), mask, val, HWIO_ABHN_DTE_TEST_MEM_DATA_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_DATA_BMSK                      0xffffffff
#define HWIO_ABHN_DTE_TEST_MEM_DATA_1_DATA_SHFT                             0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block ABHN_SHKE
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_INFO ////

#define HWIO_ABHN_SHKE_HW_INFO_ADDR(x)                               (x+0x00000000)
#define HWIO_ABHN_SHKE_HW_INFO_PHYS(x)                               (x+0x00000000)
#define HWIO_ABHN_SHKE_HW_INFO_RMSK                                  0xffffffff
#define HWIO_ABHN_SHKE_HW_INFO_SHFT                                           0
#define HWIO_ABHN_SHKE_HW_INFO_IN(x)                                 \
	in_dword_masked ( HWIO_ABHN_SHKE_HW_INFO_ADDR(x), HWIO_ABHN_SHKE_HW_INFO_RMSK)
#define HWIO_ABHN_SHKE_HW_INFO_INM(x, mask)                          \
	in_dword_masked ( HWIO_ABHN_SHKE_HW_INFO_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_HW_INFO_OUT(x, val)                           \
	out_dword( HWIO_ABHN_SHKE_HW_INFO_ADDR(x), val)
#define HWIO_ABHN_SHKE_HW_INFO_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_HW_INFO_ADDR(x), mask, val, HWIO_ABHN_SHKE_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_HW_INFO_MAJOR_REVISION_BMSK                   0xff000000
#define HWIO_ABHN_SHKE_HW_INFO_MAJOR_REVISION_SHFT                         0x18

#define HWIO_ABHN_SHKE_HW_INFO_BRANCH_REVISION_BMSK                  0x00ff0000
#define HWIO_ABHN_SHKE_HW_INFO_BRANCH_REVISION_SHFT                        0x10

#define HWIO_ABHN_SHKE_HW_INFO_MINOR_REVISION_BMSK                   0x0000ff00
#define HWIO_ABHN_SHKE_HW_INFO_MINOR_REVISION_SHFT                          0x8

#define HWIO_ABHN_SHKE_HW_INFO_ECO_REVISION_BMSK                     0x000000ff
#define HWIO_ABHN_SHKE_HW_INFO_ECO_REVISION_SHFT                            0x0

//// Register CONFIG ////

#define HWIO_ABHN_SHKE_CONFIG_ADDR(x)                                (x+0x00000004)
#define HWIO_ABHN_SHKE_CONFIG_PHYS(x)                                (x+0x00000004)
#define HWIO_ABHN_SHKE_CONFIG_RMSK                                   0x333f8001
#define HWIO_ABHN_SHKE_CONFIG_SHFT                                            0
#define HWIO_ABHN_SHKE_CONFIG_IN(x)                                  \
	in_dword_masked ( HWIO_ABHN_SHKE_CONFIG_ADDR(x), HWIO_ABHN_SHKE_CONFIG_RMSK)
#define HWIO_ABHN_SHKE_CONFIG_INM(x, mask)                           \
	in_dword_masked ( HWIO_ABHN_SHKE_CONFIG_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_CONFIG_OUT(x, val)                            \
	out_dword( HWIO_ABHN_SHKE_CONFIG_ADDR(x), val)
#define HWIO_ABHN_SHKE_CONFIG_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_CONFIG_ADDR(x), mask, val, HWIO_ABHN_SHKE_CONFIG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_CONFIG_RANK1_EN_BMSK                          0x20000000
#define HWIO_ABHN_SHKE_CONFIG_RANK1_EN_SHFT                                0x1d
#define HWIO_ABHN_SHKE_CONFIG_RANK1_EN_DISABLE_FVAL                        0x0u
#define HWIO_ABHN_SHKE_CONFIG_RANK1_EN_ENABLE_FVAL                         0x1u

#define HWIO_ABHN_SHKE_CONFIG_RANK0_EN_BMSK                          0x10000000
#define HWIO_ABHN_SHKE_CONFIG_RANK0_EN_SHFT                                0x1c
#define HWIO_ABHN_SHKE_CONFIG_RANK0_EN_DISABLE_FVAL                        0x0u
#define HWIO_ABHN_SHKE_CONFIG_RANK0_EN_ENABLE_FVAL                         0x1u

#define HWIO_ABHN_SHKE_CONFIG_RANK1_INITCOMPLETE_BMSK                0x02000000
#define HWIO_ABHN_SHKE_CONFIG_RANK1_INITCOMPLETE_SHFT                      0x19
#define HWIO_ABHN_SHKE_CONFIG_RANK1_INITCOMPLETE_INIT_INCOMPLETE_FVAL       0x0u
#define HWIO_ABHN_SHKE_CONFIG_RANK1_INITCOMPLETE_INIT_COMPLETE_FVAL        0x1u

#define HWIO_ABHN_SHKE_CONFIG_RANK0_INITCOMPLETE_BMSK                0x01000000
#define HWIO_ABHN_SHKE_CONFIG_RANK0_INITCOMPLETE_SHFT                      0x18
#define HWIO_ABHN_SHKE_CONFIG_RANK0_INITCOMPLETE_INIT_INCOMPLETE_FVAL       0x0u
#define HWIO_ABHN_SHKE_CONFIG_RANK0_INITCOMPLETE_INIT_COMPLETE_FVAL        0x1u

#define HWIO_ABHN_SHKE_CONFIG_NUM_BANKS_BMSK                         0x00300000
#define HWIO_ABHN_SHKE_CONFIG_NUM_BANKS_SHFT                               0x14
#define HWIO_ABHN_SHKE_CONFIG_NUM_BANKS_ENUM_4_BANKS_FVAL                  0x0u
#define HWIO_ABHN_SHKE_CONFIG_NUM_BANKS_ENUM_8_BANKS_FVAL                  0x1u

#define HWIO_ABHN_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_BMSK          0x000f0000
#define HWIO_ABHN_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_SHFT                0x10
#define HWIO_ABHN_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_INVALID_FVAL        0x0u

#define HWIO_ABHN_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_BMSK     0x00008000
#define HWIO_ABHN_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_SHFT            0xf
#define HWIO_ABHN_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_1X_FVAL       0x0u
#define HWIO_ABHN_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_MULT_MULT_2X_FVAL       0x1u

#define HWIO_ABHN_SHKE_CONFIG_CLK_ON_EN_BMSK                         0x00000001
#define HWIO_ABHN_SHKE_CONFIG_CLK_ON_EN_SHFT                                0x0
#define HWIO_ABHN_SHKE_CONFIG_CLK_ON_EN_DISABLE_FVAL                       0x0u
#define HWIO_ABHN_SHKE_CONFIG_CLK_ON_EN_ENABLE_FVAL                        0x1u

//// Register CGC_CNTL ////

#define HWIO_ABHN_SHKE_CGC_CNTL_ADDR(x)                              (x+0x00000010)
#define HWIO_ABHN_SHKE_CGC_CNTL_PHYS(x)                              (x+0x00000010)
#define HWIO_ABHN_SHKE_CGC_CNTL_RMSK                                 0x00000001
#define HWIO_ABHN_SHKE_CGC_CNTL_SHFT                                          0
#define HWIO_ABHN_SHKE_CGC_CNTL_IN(x)                                \
	in_dword_masked ( HWIO_ABHN_SHKE_CGC_CNTL_ADDR(x), HWIO_ABHN_SHKE_CGC_CNTL_RMSK)
#define HWIO_ABHN_SHKE_CGC_CNTL_INM(x, mask)                         \
	in_dword_masked ( HWIO_ABHN_SHKE_CGC_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_CGC_CNTL_OUT(x, val)                          \
	out_dword( HWIO_ABHN_SHKE_CGC_CNTL_ADDR(x), val)
#define HWIO_ABHN_SHKE_CGC_CNTL_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_CGC_CNTL_ADDR(x), mask, val, HWIO_ABHN_SHKE_CGC_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_CGC_CNTL_CSR_ACCESS_BMSK                      0x00000001
#define HWIO_ABHN_SHKE_CGC_CNTL_CSR_ACCESS_SHFT                             0x0
#define HWIO_ABHN_SHKE_CGC_CNTL_CSR_ACCESS_DISABLE_FVAL                    0x0u
#define HWIO_ABHN_SHKE_CGC_CNTL_CSR_ACCESS_ENABLE_FVAL                     0x1u

//// Register DRAM_MANUAL_0 ////

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ADDR(x)                         (x+0x00000020)
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_PHYS(x)                         (x+0x00000020)
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RMSK                            0x3ffffbf0
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_SHFT                                     4
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_MANUAL_0_ADDR(x), HWIO_ABHN_SHKE_DRAM_MANUAL_0_RMSK)
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_MANUAL_0_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_OUT(x, val)                     \
	out_dword( HWIO_ABHN_SHKE_DRAM_MANUAL_0_ADDR(x), val)
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_DRAM_MANUAL_0_ADDR(x), mask, val, HWIO_ABHN_SHKE_DRAM_MANUAL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RANK_SEL_BMSK                   0x30000000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RANK_SEL_SHFT                         0x1c
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RANK_SEL_INVALID_FVAL                 0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RANK_SEL_CS0_ONLY_FVAL                0x1u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RANK_SEL_CS1_ONLY_FVAL                0x2u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RANK_SEL_CS0_AND_CS1_FVAL             0x3u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CK_ON_BMSK                      0x08000000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CK_ON_SHFT                            0x1b
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CK_ON_NOP_FVAL                        0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CK_ON_EXECUTE_FVAL                    0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CKE_ON_BMSK                     0x04000000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CKE_ON_SHFT                           0x1a
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CKE_ON_NOP_FVAL                       0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CKE_ON_EXECUTE_FVAL                   0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESETN_ON_BMSK                  0x02000000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESETN_ON_SHFT                        0x19
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESETN_ON_NOP_FVAL                    0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESETN_ON_EXECUTE_FVAL                0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CK_OFF_BMSK                     0x01000000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CK_OFF_SHFT                           0x18
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CK_OFF_NOP_FVAL                       0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CK_OFF_EXECUTE_FVAL                   0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CKE_OFF_BMSK                    0x00800000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CKE_OFF_SHFT                          0x17
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CKE_OFF_NOP_FVAL                      0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CKE_OFF_EXECUTE_FVAL                  0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESETN_OFF_BMSK                 0x00400000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESETN_OFF_SHFT                       0x16
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESETN_OFF_NOP_FVAL                   0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESETN_OFF_EXECUTE_FVAL               0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_BMSK              0x00200000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_SHFT                    0x15
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_NOP_FVAL                0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_EXECUTE_FVAL            0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_BMSK               0x00100000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_SHFT                     0x14
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_NOP_FVAL                 0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_EXECUTE_FVAL             0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_BMSK                0x00080000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_SHFT                      0x13
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_NOP_FVAL                  0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_EXECUTE_FVAL              0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_BMSK                 0x00040000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_SHFT                       0x12
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_NOP_FVAL                   0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_EXECUTE_FVAL               0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_BMSK               0x00020000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_SHFT                     0x11
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_NOP_FVAL                 0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_EXECUTE_FVAL             0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_BMSK              0x00010000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_SHFT                    0x10
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_NOP_FVAL                0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_EXECUTE_FVAL            0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_BMSK    0x00008000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_SHFT           0xf
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_NOP_FVAL       0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_EXECUTE_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_BMSK    0x00004000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_SHFT           0xe
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_NOP_FVAL       0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_EXECUTE_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_BMSK          0x00002000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_SHFT                 0xd
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_NOP_FVAL            0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_EXECUTE_FVAL        0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_BMSK         0x00001000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_SHFT                0xc
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_NOP_FVAL           0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_EXECUTE_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_BMSK        0x00000800
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_SHFT               0xb
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_NOP_FVAL          0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_EXECUTE_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_BMSK             0x00000200
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_SHFT                    0x9
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_NOP_FVAL               0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_EXECUTE_FVAL           0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_STALL_CMDS_BMSK                 0x00000100
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_STALL_CMDS_SHFT                        0x8
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_STALL_CMDS_NOP_FVAL                   0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_STALL_CMDS_EXECUTE_FVAL               0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESUME_CMDS_BMSK                0x00000080
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESUME_CMDS_SHFT                       0x7
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESUME_CMDS_NOP_FVAL                  0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RESUME_CMDS_EXECUTE_FVAL              0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_BMSK  0x00000040
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_SHFT         0x6
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_NOP_FVAL       0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_EXECUTE_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_BMSK       0x00000020
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_SHFT              0x5
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_NOP_FVAL         0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_EXECUTE_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RD_DQCAL_BMSK                   0x00000010
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RD_DQCAL_SHFT                          0x4
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RD_DQCAL_NOP_FVAL                     0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_0_RD_DQCAL_EXECUTE_FVAL                 0x1u

//// Register DRAM_MANUAL_1 ////

#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_ADDR(x)                         (x+0x00000024)
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_PHYS(x)                         (x+0x00000024)
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_RMSK                            0x0001ffff
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_SHFT                                     0
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_IN(x)                           \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_MANUAL_1_ADDR(x), HWIO_ABHN_SHKE_DRAM_MANUAL_1_RMSK)
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_INM(x, mask)                    \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_MANUAL_1_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_OUT(x, val)                     \
	out_dword( HWIO_ABHN_SHKE_DRAM_MANUAL_1_ADDR(x), val)
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_DRAM_MANUAL_1_ADDR(x), mask, val, HWIO_ABHN_SHKE_DRAM_MANUAL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_BMSK          0x00010000
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_SHFT                0x10
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_TIMER_CLOCK_FVAL       0x0u
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_XO_CLOCK_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_WAIT_TIMER_BEFORE_HW_CLEAR_BMSK 0x0000ffff
#define HWIO_ABHN_SHKE_DRAM_MANUAL_1_WAIT_TIMER_BEFORE_HW_CLEAR_SHFT        0x0

//// Register MREG_ADDR_WDATA_CNTL ////

#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x)                  (x+0x00000030)
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_PHYS(x)                  (x+0x00000030)
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_RMSK                     0x0ff0ffff
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_SHFT                              0
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_IN(x)                    \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x), HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_RMSK)
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_INM(x, mask)             \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_OUT(x, val)              \
	out_dword( HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x), val)
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_ADDR(x), mask, val, HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_MREG_ADDR_BMSK           0x0ff00000
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_MREG_ADDR_SHFT                 0x14

#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_MREG_WDATA_BMSK          0x0000ffff
#define HWIO_ABHN_SHKE_MREG_ADDR_WDATA_CNTL_MREG_WDATA_SHFT                 0x0

//// Register MREG_RDATA_RANK1_U ////

#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_ADDR(x)                    (x+0x00000050)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_PHYS(x)                    (x+0x00000050)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_RMSK                       0xffffffff
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_SHFT                                0
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_ADDR(x), HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_RMSK)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_OUT(x, val)                \
	out_dword( HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_ADDR(x), val)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_ADDR(x), mask, val, HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_MREG_RDATA_BMSK            0xffffffff
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_U_MREG_RDATA_SHFT                   0x0

//// Register MREG_RDATA_RANK1_L ////

#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_ADDR(x)                    (x+0x00000054)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_PHYS(x)                    (x+0x00000054)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_RMSK                       0xffffffff
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_SHFT                                0
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_ADDR(x), HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_RMSK)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_OUT(x, val)                \
	out_dword( HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_ADDR(x), val)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_ADDR(x), mask, val, HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_MREG_RDATA_BMSK            0xffffffff
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK1_L_MREG_RDATA_SHFT                   0x0

//// Register MREG_RDATA_RANK0_U ////

#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_ADDR(x)                    (x+0x00000060)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_PHYS(x)                    (x+0x00000060)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_RMSK                       0xffffffff
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_SHFT                                0
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_ADDR(x), HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_RMSK)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_OUT(x, val)                \
	out_dword( HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_ADDR(x), val)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_ADDR(x), mask, val, HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_MREG_RDATA_BMSK            0xffffffff
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_U_MREG_RDATA_SHFT                   0x0

//// Register MREG_RDATA_RANK0_L ////

#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_ADDR(x)                    (x+0x00000064)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_PHYS(x)                    (x+0x00000064)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_RMSK                       0xffffffff
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_SHFT                                0
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_IN(x)                      \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_ADDR(x), HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_RMSK)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_INM(x, mask)               \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_OUT(x, val)                \
	out_dword( HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_ADDR(x), val)
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_ADDR(x), mask, val, HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_MREG_RDATA_BMSK            0xffffffff
#define HWIO_ABHN_SHKE_MREG_RDATA_RANK0_L_MREG_RDATA_SHFT                   0x0

//// Register MREG_RDATA_STATUS ////

#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_ADDR(x)                     (x+0x00000070)
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_PHYS(x)                     (x+0x00000070)
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_RMSK                        0x00000001
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_SHFT                                 0
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_STATUS_ADDR(x), HWIO_ABHN_SHKE_MREG_RDATA_STATUS_RMSK)
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_SHKE_MREG_RDATA_STATUS_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_OUT(x, val)                 \
	out_dword( HWIO_ABHN_SHKE_MREG_RDATA_STATUS_ADDR(x), val)
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_MREG_RDATA_STATUS_ADDR(x), mask, val, HWIO_ABHN_SHKE_MREG_RDATA_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_BMSK           0x00000001
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_SHFT                  0x0
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_NO_TIMEOUT_FVAL       0x0u
#define HWIO_ABHN_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_TIMEOUT_FVAL         0x1u

//// Register DRAM_STATUS ////

#define HWIO_ABHN_SHKE_DRAM_STATUS_ADDR(x)                           (x+0x00000074)
#define HWIO_ABHN_SHKE_DRAM_STATUS_PHYS(x)                           (x+0x00000074)
#define HWIO_ABHN_SHKE_DRAM_STATUS_RMSK                              0x00000007
#define HWIO_ABHN_SHKE_DRAM_STATUS_SHFT                                       0
#define HWIO_ABHN_SHKE_DRAM_STATUS_IN(x)                             \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_STATUS_ADDR(x), HWIO_ABHN_SHKE_DRAM_STATUS_RMSK)
#define HWIO_ABHN_SHKE_DRAM_STATUS_INM(x, mask)                      \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_STATUS_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_DRAM_STATUS_OUT(x, val)                       \
	out_dword( HWIO_ABHN_SHKE_DRAM_STATUS_ADDR(x), val)
#define HWIO_ABHN_SHKE_DRAM_STATUS_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_DRAM_STATUS_ADDR(x), mask, val, HWIO_ABHN_SHKE_DRAM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_BMSK               0x00000004
#define HWIO_ABHN_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_SHFT                      0x2
#define HWIO_ABHN_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_NOT_IN_SELF_REFRESH_FVAL       0x0u
#define HWIO_ABHN_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_IN_SELF_REFRESH_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_STATUS_SW_SELF_RFSH_BMSK                 0x00000002
#define HWIO_ABHN_SHKE_DRAM_STATUS_SW_SELF_RFSH_SHFT                        0x1
#define HWIO_ABHN_SHKE_DRAM_STATUS_SW_SELF_RFSH_NOT_IN_SELF_REFRESH_FVAL       0x0u
#define HWIO_ABHN_SHKE_DRAM_STATUS_SW_SELF_RFSH_IN_SELF_REFRESH_FVAL       0x1u

#define HWIO_ABHN_SHKE_DRAM_STATUS_STALL_BMSK                        0x00000001
#define HWIO_ABHN_SHKE_DRAM_STATUS_STALL_SHFT                               0x0
#define HWIO_ABHN_SHKE_DRAM_STATUS_STALL_NOT_STALLED_FVAL                  0x0u
#define HWIO_ABHN_SHKE_DRAM_STATUS_STALL_STALLED_FVAL                      0x1u

//// Register DRAM_DEBUG_CMD_0 ////

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_ADDR(x)                      (x+0x00000080)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_PHYS(x)                      (x+0x00000080)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_RMSK                         0x0000ffff
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_SHFT                                  0
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_ADDR(x), HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_RMSK)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_OUT(x, val)                  \
	out_dword( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_ADDR(x), val)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_ADDR(x), mask, val, HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_DDR_CA_EVEN_BMSK             0x0000ffff
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_0_DDR_CA_EVEN_SHFT                    0x0

//// Register DRAM_DEBUG_CMD_1 ////

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_ADDR(x)                      (x+0x00000084)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_PHYS(x)                      (x+0x00000084)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_RMSK                         0x0000ffff
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_SHFT                                  0
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_ADDR(x), HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_RMSK)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_OUT(x, val)                  \
	out_dword( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_ADDR(x), val)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_ADDR(x), mask, val, HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_DDR_CA_ODD_BMSK              0x0000ffff
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_1_DDR_CA_ODD_SHFT                     0x0

//// Register DRAM_DEBUG_CMD_2 ////

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_ADDR(x)                      (x+0x00000088)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_PHYS(x)                      (x+0x00000088)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_RMSK                         0x3ff00000
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_SHFT                                 20
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_ADDR(x), HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_RMSK)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_OUT(x, val)                  \
	out_dword( HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_ADDR(x), val)
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_ADDR(x), mask, val, HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_CS_N_BMSK                0x30000000
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_CS_N_SHFT                      0x1c

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_RAS_N_BMSK               0x08000000
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_RAS_N_SHFT                     0x1b

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_CAS_N_BMSK               0x04000000
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_CAS_N_SHFT                     0x1a

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_WE_N_BMSK                0x02000000
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_WE_N_SHFT                      0x19

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_CKE_BMSK                 0x01000000
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_CKE_SHFT                       0x18

#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_BA_BMSK                  0x00f00000
#define HWIO_ABHN_SHKE_DRAM_DEBUG_CMD_2_DDR_BA_SHFT                        0x14

//// Register PERIODIC_MRR ////

#define HWIO_ABHN_SHKE_PERIODIC_MRR_ADDR(x)                          (x+0x000000a0)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_PHYS(x)                          (x+0x000000a0)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RMSK                             0x0ff3ffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_SHFT                                      0
#define HWIO_ABHN_SHKE_PERIODIC_MRR_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_ADDR(x), HWIO_ABHN_SHKE_PERIODIC_MRR_RMSK)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_PERIODIC_MRR_OUT(x, val)                      \
	out_dword( HWIO_ABHN_SHKE_PERIODIC_MRR_ADDR(x), val)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_PERIODIC_MRR_ADDR(x), mask, val, HWIO_ABHN_SHKE_PERIODIC_MRR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_ADDR_BMSK                    0x0ff00000
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_ADDR_SHFT                          0x14

#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_RANK_SEL_BMSK                0x00030000
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_RANK_SEL_SHFT                      0x10
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_RANK_SEL_NOT_VALID_FVAL            0x0u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_RANK_SEL_RANK_0_ONLY_FVAL          0x1u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_RANK_SEL_RANK_1_ONLY_FVAL          0x2u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_RANK_SEL_BOTH_RANKS_0_AND_1_FVAL       0x3u

#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_BMSK                0x0000ffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_SHFT                       0x0
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_DISABLED_FVAL             0x0u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_10MS_FVAL       0x100u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_20MS_FVAL       0x200u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_30MS_FVAL       0x400u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_60MS_FVAL       0x800u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_130MS_FVAL     0x1000u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_260MS_FVAL     0x2000u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_510MS_FVAL     0x4000u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_1030MS_FVAL    0x8000u
#define HWIO_ABHN_SHKE_PERIODIC_MRR_MRR_INTERVAL_TIME_OF_2050MS_FVAL    0xffffu

//// Register PERIODIC_MRR_RDATA_RANK1_U ////

#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x)            (x+0x000000b0)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_PHYS(x)            (x+0x000000b0)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_RMSK               0xffffffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_SHFT                        0
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_IN(x)              \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x), HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_RMSK)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_INM(x, mask)       \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_OUT(x, val)        \
	out_dword( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x), val)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR(x), mask, val, HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_MREG_DATA_BMSK     0xffffffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_U_MREG_DATA_SHFT            0x0

//// Register PERIODIC_MRR_RDATA_RANK1_L ////

#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x)            (x+0x000000b4)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_PHYS(x)            (x+0x000000b4)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_RMSK               0xffffffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_SHFT                        0
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_IN(x)              \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x), HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_RMSK)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_INM(x, mask)       \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_OUT(x, val)        \
	out_dword( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x), val)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR(x), mask, val, HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_MREG_DATA_BMSK     0xffffffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK1_L_MREG_DATA_SHFT            0x0

//// Register PERIODIC_MRR_RDATA_RANK0_U ////

#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x)            (x+0x000000b8)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_PHYS(x)            (x+0x000000b8)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_RMSK               0xffffffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_SHFT                        0
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_IN(x)              \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x), HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_RMSK)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_INM(x, mask)       \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_OUT(x, val)        \
	out_dword( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x), val)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR(x), mask, val, HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_MREG_DATA_BMSK     0xffffffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_U_MREG_DATA_SHFT            0x0

//// Register PERIODIC_MRR_RDATA_RANK0_L ////

#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x)            (x+0x000000bc)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_PHYS(x)            (x+0x000000bc)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_RMSK               0xffffffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_SHFT                        0
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_IN(x)              \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x), HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_RMSK)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_INM(x, mask)       \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_OUT(x, val)        \
	out_dword( HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x), val)
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR(x), mask, val, HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_MREG_DATA_BMSK     0xffffffff
#define HWIO_ABHN_SHKE_PERIODIC_MRR_RDATA_RANK0_L_MREG_DATA_SHFT            0x0

//// Register PERIODIC_ZQCAL ////

#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ADDR(x)                        (x+0x000000d0)
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_PHYS(x)                        (x+0x000000d0)
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_RMSK                           0x3000ffff
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_SHFT                                    0
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_IN(x)                          \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ADDR(x), HWIO_ABHN_SHKE_PERIODIC_ZQCAL_RMSK)
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_INM(x, mask)                   \
	in_dword_masked ( HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_OUT(x, val)                    \
	out_dword( HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ADDR(x), val)
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ADDR(x), mask, val, HWIO_ABHN_SHKE_PERIODIC_ZQCAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_RANK_SEL_BMSK                  0x30000000
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_RANK_SEL_SHFT                        0x1c
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_RANK_SEL_NOT_VALID_FVAL              0x0u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_RANK_SEL_RANK_0_ONLY_FVAL            0x1u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_RANK_SEL_RANK_1_ONLY_FVAL            0x2u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_RANK_SEL_BOTH_RANKS_0_AND_1_FVAL       0x3u

#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_BMSK            0x0000ffff
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_SHFT                   0x0
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_DISABLED_FVAL         0x0u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_10MS_FVAL     0x100u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_20MS_FVAL     0x200u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_30MS_FVAL     0x400u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_60MS_FVAL     0x800u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_130MS_FVAL    0x1000u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_260MS_FVAL    0x2000u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_510MS_FVAL    0x4000u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_1030MS_FVAL    0x8000u
#define HWIO_ABHN_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_TIME_OF_2050MS_FVAL    0xffffu

//// Register AUTO_REFRESH_CNTL ////

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_ADDR(x)                     (x+0x000000f0)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_PHYS(x)                     (x+0x000000f0)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_RMSK                        0x33c103ff
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_SHFT                                 0
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_ADDR(x), HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_RMSK)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_OUT(x, val)                 \
	out_dword( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_ADDR(x), val)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_ADDR(x), mask, val, HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_BMSK 0x20000000
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_SHFT       0x1d
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_DISABLE_FVAL       0x0u
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_ENABLE_FVAL       0x1u

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_BMSK 0x10000000
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_SHFT       0x1c
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_DISABLE_FVAL       0x0u
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_ENABLE_FVAL       0x1u

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_BMSK      0x03000000
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_SHFT            0x18
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_ALL_BANK_REFRESH_FVAL       0x0u
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_PER_BANK_REFRESH_FVAL       0x1u

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_BMSK 0x00c00000
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_SHFT       0x16
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_DISABLE_FVAL       0x0u
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_TREFI_0_5X_OR_TREFI_0_25X_FVAL       0x1u
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_TREFI_0_25X_FVAL       0x2u
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_NOT_VALID_FVAL       0x3u

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_BMSK 0x00010000
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_SHFT       0x10
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_ENABLE_FVAL       0x0u
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_DISABLE_FVAL       0x1u

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_TREFI_BMSK                  0x000003ff
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_TREFI_SHFT                         0x0

//// Register SELF_REFRESH_CNTL ////

#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_ADDR(x)                     (x+0x000000f4)
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_PHYS(x)                     (x+0x000000f4)
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_RMSK                        0x30fff100
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_SHFT                                 8
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_IN(x)                       \
	in_dword_masked ( HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_ADDR(x), HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_RMSK)
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_INM(x, mask)                \
	in_dword_masked ( HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_OUT(x, val)                 \
	out_dword( HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_ADDR(x), val)
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_ADDR(x), mask, val, HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_BMSK 0x20000000
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_SHFT       0x1d
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_DISABLE_FVAL       0x0u
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_ENABLE_FVAL       0x1u

#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_BMSK 0x10000000
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_SHFT       0x1c
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_DISABLE_FVAL       0x0u
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_ENABLE_FVAL       0x1u

#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_IDLE_TIMER_BMSK 0x00fff000
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_IDLE_TIMER_SHFT        0xc

#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_CONCURRENT_SELF_RFSH_EN_BMSK 0x00000100
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_CONCURRENT_SELF_RFSH_EN_SHFT        0x8
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_CONCURRENT_SELF_RFSH_EN_DISABLE_FVAL       0x0u
#define HWIO_ABHN_SHKE_SELF_REFRESH_CNTL_CONCURRENT_SELF_RFSH_EN_ENABLE_FVAL       0x1u

//// Register AUTO_REFRESH_CNTL_1 ////

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x)                   (x+0x00000100)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_PHYS(x)                   (x+0x00000100)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_RMSK                      0x000003ff
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_SHFT                               0
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_IN(x)                     \
	in_dword_masked ( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x), HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_RMSK)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_INM(x, mask)              \
	in_dword_masked ( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_OUT(x, val)               \
	out_dword( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x), val)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_ADDR(x), mask, val, HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_TREFI_BMSK                0x000003ff
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_1_TREFI_SHFT                       0x0

//// Register AUTO_REFRESH_CNTL_2 ////

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x)                   (x+0x00000104)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_PHYS(x)                   (x+0x00000104)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_RMSK                      0xffff0001
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_SHFT                               0
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_IN(x)                     \
	in_dword_masked ( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x), HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_RMSK)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_INM(x, mask)              \
	in_dword_masked ( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_OUT(x, val)               \
	out_dword( HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x), val)
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_ADDR(x), mask, val, HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_RFSH_UPDATE_TIMER_BMSK    0xffff0000
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_RFSH_UPDATE_TIMER_SHFT          0x10

#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_DLY_RFSH_CONDN_BMSK       0x00000001
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_DLY_RFSH_CONDN_SHFT              0x0
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_DLY_RFSH_CONDN_TREFI_0_5X_OR_LESS_FVAL       0x0u
#define HWIO_ABHN_SHKE_AUTO_REFRESH_CNTL_2_DLY_RFSH_CONDN_TREFI_0_25X_FVAL       0x1u

//// Register TESTBUS_CNTL ////

#define HWIO_ABHN_SHKE_TESTBUS_CNTL_ADDR(x)                          (x+0x00000114)
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_PHYS(x)                          (x+0x00000114)
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_RMSK                             0x000000f1
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_SHFT                                      0
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_IN(x)                            \
	in_dword_masked ( HWIO_ABHN_SHKE_TESTBUS_CNTL_ADDR(x), HWIO_ABHN_SHKE_TESTBUS_CNTL_RMSK)
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_INM(x, mask)                     \
	in_dword_masked ( HWIO_ABHN_SHKE_TESTBUS_CNTL_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_OUT(x, val)                      \
	out_dword( HWIO_ABHN_SHKE_TESTBUS_CNTL_ADDR(x), val)
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_TESTBUS_CNTL_ADDR(x), mask, val, HWIO_ABHN_SHKE_TESTBUS_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_BMSK                 0x000000f0
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SHFT                        0x4
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_ARBITER_FVAL               0x0u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_AUTO_REFRESH0_FVAL         0x1u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_AUTO_REFRESH1_FVAL         0x2u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_AUTO_REFRESH2_FVAL         0x3u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_COMMAND_IF_FVAL            0x4u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_CSR_FVAL                   0x5u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_FREQ_SWITCH_FVAL           0x6u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_IOCAL_FVAL                 0x7u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SELF_REFRESH0_FVAL         0x8u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SELF_REFRESH1_FVAL         0x9u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SRR_FVAL                   0xau
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SW_COMMAND_FVAL            0xbu
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_SEL_ZQ_FVAL                    0xcu

#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_EN_BMSK                  0x00000001
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_EN_SHFT                         0x0
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_EN_DISABLE_FVAL                0x0u
#define HWIO_ABHN_SHKE_TESTBUS_CNTL_TESTBUS_EN_ENABLE_FVAL                 0x1u

//// Register SPARE_REG ////

#define HWIO_ABHN_SHKE_SPARE_REG_ADDR(x)                             (x+0x00000130)
#define HWIO_ABHN_SHKE_SPARE_REG_PHYS(x)                             (x+0x00000130)
#define HWIO_ABHN_SHKE_SPARE_REG_RMSK                                0xffffffff
#define HWIO_ABHN_SHKE_SPARE_REG_SHFT                                         0
#define HWIO_ABHN_SHKE_SPARE_REG_IN(x)                               \
	in_dword_masked ( HWIO_ABHN_SHKE_SPARE_REG_ADDR(x), HWIO_ABHN_SHKE_SPARE_REG_RMSK)
#define HWIO_ABHN_SHKE_SPARE_REG_INM(x, mask)                        \
	in_dword_masked ( HWIO_ABHN_SHKE_SPARE_REG_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_SPARE_REG_OUT(x, val)                         \
	out_dword( HWIO_ABHN_SHKE_SPARE_REG_ADDR(x), val)
#define HWIO_ABHN_SHKE_SPARE_REG_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_SPARE_REG_ADDR(x), mask, val, HWIO_ABHN_SHKE_SPARE_REG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_SPARE_REG_SPARE_BITS_BMSK                     0xffffffff
#define HWIO_ABHN_SHKE_SPARE_REG_SPARE_BITS_SHFT                            0x0

//// Register DERATE_REF_RANK0 ////

#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_ADDR(x)                      (x+0x000000c0)
#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_PHYS(x)                      (x+0x000000c0)
#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_RMSK                         0x00000007
#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_SHFT                                  0
#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_SHKE_DERATE_REF_RANK0_ADDR(x), HWIO_ABHN_SHKE_DERATE_REF_RANK0_RMSK)
#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_SHKE_DERATE_REF_RANK0_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_OUT(x, val)                  \
	out_dword( HWIO_ABHN_SHKE_DERATE_REF_RANK0_ADDR(x), val)
#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_DERATE_REF_RANK0_ADDR(x), mask, val, HWIO_ABHN_SHKE_DERATE_REF_RANK0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_DERATE_REF_VALUE_BMSK        0x00000007
#define HWIO_ABHN_SHKE_DERATE_REF_RANK0_DERATE_REF_VALUE_SHFT               0x0

//// Register DERATE_REF_RANK1 ////

#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_ADDR(x)                      (x+0x000000c4)
#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_PHYS(x)                      (x+0x000000c4)
#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_RMSK                         0x00000007
#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_SHFT                                  0
#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_IN(x)                        \
	in_dword_masked ( HWIO_ABHN_SHKE_DERATE_REF_RANK1_ADDR(x), HWIO_ABHN_SHKE_DERATE_REF_RANK1_RMSK)
#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_INM(x, mask)                 \
	in_dword_masked ( HWIO_ABHN_SHKE_DERATE_REF_RANK1_ADDR(x), mask) 
#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_OUT(x, val)                  \
	out_dword( HWIO_ABHN_SHKE_DERATE_REF_RANK1_ADDR(x), val)
#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_ABHN_SHKE_DERATE_REF_RANK1_ADDR(x), mask, val, HWIO_ABHN_SHKE_DERATE_REF_RANK1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_DERATE_REF_VALUE_BMSK        0x00000007
#define HWIO_ABHN_SHKE_DERATE_REF_RANK1_DERATE_REF_VALUE_SHFT               0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block AHB2PHY_BROADCAST_SWMAN
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register AHB2PHY_BROADCAST_ADDRESS_SPACE_N ////

#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n) (base+0x4*n)
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_PHYS(base, n) (base+0x4*n)
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_RMSK 0xffffffff
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_SHFT          0
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_MAXn        255
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_INI(base, n) \
	in_dword_masked ( HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n), HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_RMSK)
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_INMI(base, n, mask) \
	in_dword_masked ( HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n), mask) 
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_OUTI(base, n, val) \
	out_dword( HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n), val)
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n), mask, val, HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_BROADCAST_SPACE_BMSK 0xffffffff
#define HWIO_AHB2PHY_BROADCAST_SWMAN_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_BROADCAST_SPACE_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block AHB2PHY_SWMAN
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x)                        (x+0x00000000)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_PHYS(x)                        (x+0x00000000)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_RMSK                           0x00ffffff
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_SHFT                                    0
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_IN(x)                          \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), HWIO_AHB2PHY_SWMAN_HW_VERSION_RMSK)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_INM(x, mask)                   \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_OUT(x, val)                    \
	out_dword( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MAJOR_BMSK                     0x00ff0000
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MAJOR_SHFT                           0x10

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MINOR_BMSK                     0x0000ff00
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MINOR_SHFT                            0x8

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_STEP_BMSK                      0x000000ff
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_STEP_SHFT                             0x0

//// Register HW_INFO ////

#define HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x)                           (x+0x00000004)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_PHYS(x)                           (x+0x00000004)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_RMSK                              0xffffffff
#define HWIO_AHB2PHY_SWMAN_HW_INFO_SHFT                                       0
#define HWIO_AHB2PHY_SWMAN_HW_INFO_IN(x)                             \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), HWIO_AHB2PHY_SWMAN_HW_INFO_RMSK)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_INM(x, mask)                      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_HW_INFO_OUT(x, val)                       \
	out_dword( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MAJOR_BMSK                     0xff000000
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MAJOR_SHFT                           0x18

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_BRANCH_BMSK                    0x00ff0000
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_BRANCH_SHFT                          0x10

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MINOR_BMSK                     0x0000ff00
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MINOR_SHFT                            0x8

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_ECO_BMSK                       0x000000ff
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_ECO_SHFT                              0x0

//// Register AHB2PHY_BROADCAST_EN_CFG_LOWER ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x)    (x+0x00000008)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_PHYS(x)    (x+0x00000008)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_RMSK       0xffffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_SHFT                0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_IN(x)      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_INM(x, mask) \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_OUT(x, val) \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_BROADCAST_EN_LOWER_BMSK 0xffffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_BROADCAST_EN_LOWER_SHFT        0x0

//// Register AHB2PHY_BROADCAST_EN_CFG_UPPER ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x)    (x+0x0000000c)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_PHYS(x)    (x+0x0000000c)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_RMSK       0x3fffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_SHFT                0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_IN(x)      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_INM(x, mask) \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_OUT(x, val) \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_BROADCAST_EN_UPPER_BMSK 0x3fffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_BROADCAST_EN_UPPER_SHFT        0x0

//// Register AHB2PHY_TOP_CFG ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x)                   (x+0x00000010)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_PHYS(x)                   (x+0x00000010)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_RMSK                      0x00000033
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_SHFT                               0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_IN(x)                     \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_OUT(x, val)               \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_BMSK    0x00000030
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_SHFT           0x4
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_NO_WAIT_STATES_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_ONE_WAIT_STATE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_TWO_WAIT_STATES_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_THREE_WAIT_STATES_FVAL       0x3u

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_BMSK     0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_SHFT            0x0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_NO_WAIT_STATES_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_ONE_WAIT_STATE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_TWO_WAIT_STATES_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_THREE_WAIT_STATES_FVAL       0x3u

//// Register AHB2PHY_DEBUG_BUS_CFG ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x)             (x+0x00000014)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_PHYS(x)             (x+0x00000014)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_RMSK                0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_SHFT                         0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_IN(x)               \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_OUT(x, val)         \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_BMSK  0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SHFT         0x0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_NONE_OUTPUT_ZERO_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_ONE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_TWO_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_THREE_FVAL       0x3u


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BIMC
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BIMC_MISC_GLOBAL_CSR
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x)                 (x+0x00000000)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_PHYS(x)                 (x+0x00000000)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_RMSK                    0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_SHFT                             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_IN(x)                   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_INM(x, mask)            \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_OUT(x, val)             \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_MAJOR_BMSK              0xf0000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_MAJOR_SHFT                    0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_MINOR_BMSK              0x0fff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_MINOR_SHFT                    0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_STEP_BMSK               0x0000ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_VERSION_STEP_SHFT                      0x0

//// Register CORE_INFO ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x)                  (x+0x00000004)
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_PHYS(x)                  (x+0x00000004)
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_RMSK                     0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_SHFT                              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_IN(x)                    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_INM(x, mask)             \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_OUT(x, val)              \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ID_BMSK                  0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_CORE_INFO_ID_SHFT                         0x0

//// Register HW_INFO ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x)                    (x+0x00000008)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_PHYS(x)                    (x+0x00000008)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_RMSK                       0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_SHFT                                0
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_IN(x)                      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_INM(x, mask)               \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_OUT(x, val)                \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_MAJOR_BMSK                 0xff000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_MAJOR_SHFT                       0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_BRANCH_BMSK                0x00ff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_BRANCH_SHFT                      0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_MINOR_BMSK                 0x0000ff00
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_MINOR_SHFT                        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ECO_BMSK                   0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_HW_INFO_ECO_SHFT                          0x0

//// Register DDR_CHN_CLK_2X_MODE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_ADDR(base, n)  (base+0x20+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_PHYS(base, n)  (base+0x20+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_RMSK           0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_SHFT                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_MAXn                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_INI(base, n)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_CLK_2X_MODE_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_2X_MODE_CLK_2X_MODE_SHFT        0x0

//// Register DDR_CHN_CLK_PERIOD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_ADDR(base, n)   (base+0x28+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_PHYS(base, n)   (base+0x28+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_RMSK            0x1001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_MAXn                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_INI(base, n)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_CLK_PERIOD_RESOLUTION_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_CLK_PERIOD_RESOLUTION_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_PERIOD_BMSK     0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CLK_PERIOD_PERIOD_SHFT            0x0

//// Register DDR_CHN_PHY_CLK_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_ADDR(base, n)  (base+0x30+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_PHYS(base, n)  (base+0x30+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_RMSK           0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_SHFT                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_MAXn                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_INI(base, n)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_SEL_2X_BMSK    0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_CLK_SEL_SEL_2X_SHFT           0x0

//// Register SCMON_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_ADDR(base, n) (base+0x100+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_PHYS(base, n) (base+0x100+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_RMSK     0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_MAXn              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register DPEN_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_ADDR(base, n) (base+0x140+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_PHYS(base, n) (base+0x140+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_RMSK      0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_MAXn               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x) (x+0x00000180)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_PHYS(x) (x+0x00000180)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_RMSK 0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_IN(x) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register MPORTN_CLK_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n) (base+0x1C0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_PHYS(base, n) (base+0x1C0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_RMSK 0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_MAXn          6
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_MPORTN_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register SWAY_LOCAL_CGC_THRESHOLD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x)   (x+0x00000200)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_PHYS(x)   (x+0x00000200)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_RMSK      0x100000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_IN(x)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT        0x0

//// Register SCMON_CGC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_ADDR(base, n)        (base+0x240+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_PHYS(base, n)        (base+0x240+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_RMSK                 0x110000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_SHFT                          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_MAXn                          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_INI(base, n)         \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_INMI(base, n, mask)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_OUTI(base, n, val)   \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_CLK_DIS_BMSK         0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_CLK_DIS_SHFT               0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_THRESHOLD_ENA_BMSK   0x01000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_THRESHOLD_ENA_SHFT         0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_THRESHOLD_VAL_BMSK   0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_SCMON_CGC_CFG_THRESHOLD_VAL_SHFT          0x0

//// Register DPEN_CGC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_ADDR(base, n)         (base+0x280+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_PHYS(base, n)         (base+0x280+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_RMSK                  0x110000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_SHFT                           0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_MAXn                           0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_INI(base, n)          \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_INMI(base, n, mask)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_OUTI(base, n, val)    \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_CLK_DIS_BMSK          0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_CLK_DIS_SHFT                0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_THRESHOLD_ENA_BMSK    0x01000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_THRESHOLD_ENA_SHFT          0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_THRESHOLD_VAL_BMSK    0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DPEN_CGC_CFG_THRESHOLD_VAL_SHFT           0x0

//// Register DDR_CHN_CAL_CFG_0 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_ADDR(base, n)    (base+0x400+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_PHYS(base, n)    (base+0x400+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_RMSK             0x10ffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_MAXn                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_CAL_PERIODIC_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_CAL_PERIODIC_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_CAL_PERIODIC_COUNT_VAL_BMSK 0x00ffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_0_CAL_PERIODIC_COUNT_VAL_SHFT        0x0

//// Register DDR_CHN_CAL_CFG_1 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_ADDR(base, n)    (base+0x410+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_PHYS(base, n)    (base+0x410+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_RMSK             0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_MAXn                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_CAL_PERIODIC_EXTEND_CYCLES_BMSK 0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_1_CAL_PERIODIC_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHN_CAL_CFG_2 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_ADDR(base, n)    (base+0x420+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_PHYS(base, n)    (base+0x420+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_RMSK             0x100003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_MAXn                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_CAL_CLK_SWITCH_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_CAL_CLK_SWITCH_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_CAL_CLK_SWITCH_EXTEND_CYCLES_BMSK 0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_2_CAL_CLK_SWITCH_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHN_CAL_CFG_3 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_ADDR(base, n)    (base+0x428+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_PHYS(base, n)    (base+0x428+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_RMSK             0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_MAXn                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_CAL_CLK_COUNT_VAL_BMSK 0x000003ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAL_CFG_3_CAL_CLK_COUNT_VAL_SHFT        0x0

//// Register DDR_CHN_SW_CAL_ENA ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_ADDR(base, n)   (base+0x430+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_PHYS(base, n)   (base+0x430+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_RMSK            0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_MAXn                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_INI(base, n)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_CAL_DDRCC_ENA_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_CAL_DDRCC_ENA_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_CAL_CAPHY_ENA_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_CAL_CAPHY_ENA_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_CAL_DQPHY_ENA_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CAL_ENA_CAL_DQPHY_ENA_SHFT        0x0

//// Register DDR_CHN_SW_CLKEN_DDRCC ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_ADDR(base, n) (base+0x438+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_PHYS(base, n) (base+0x438+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_RMSK        0x10000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_MAXn                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_CLKEN_DDRCC_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_CLKEN_DDRCC_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_CLKEN_DDRCC_SET_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DDRCC_CLKEN_DDRCC_SET_SHFT        0x0

//// Register DDR_CHN_SW_CLKEN_CAPHY ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_ADDR(base, n) (base+0x440+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_PHYS(base, n) (base+0x440+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_RMSK        0x10000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_MAXn                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_CLKEN_CAPHY_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_CLKEN_CAPHY_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_CLKEN_CAPHY_SET_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_CAPHY_CLKEN_CAPHY_SET_SHFT        0x0

//// Register DDR_CHN_SW_CLKEN_DQPHY ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_ADDR(base, n) (base+0x448+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_PHYS(base, n) (base+0x448+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_RMSK        0x10000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_MAXn                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_CLKEN_DQPHY_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_CLKEN_DQPHY_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_CLKEN_DQPHY_SET_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLKEN_DQPHY_CLKEN_DQPHY_SET_SHFT        0x0

//// Register DDR_CHN_SW_CLK_READY_OVERRIDE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_ADDR(base, n) (base+0x450+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_PHYS(base, n) (base+0x450+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_RMSK 0x10000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_MAXn          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_CLK_READY_ENA_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_CLK_READY_ENA_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_CLK_READY_SET_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_SW_CLK_READY_OVERRIDE_CLK_READY_SET_SHFT        0x0

//// Register DDR_CHN_DDRCC_CLK_EXTEND ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_ADDR(base, n) (base+0x460+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_PHYS(base, n) (base+0x460+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_RMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_MAXn               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_CYCLES_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DDRCC_CLK_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHN_CAPHY_CLK_EXTEND ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_ADDR(base, n) (base+0x470+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_PHYS(base, n) (base+0x470+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_RMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_MAXn               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_CYCLES_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_CAPHY_CLK_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHN_DQPHY_CLK_EXTEND ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_ADDR(base, n) (base+0x480+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_PHYS(base, n) (base+0x480+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_RMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_MAXn               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_CYCLES_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHN_PHY_PIPE_CLK_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_ADDR(base, n) (base+0x490+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_PHYS(base, n) (base+0x490+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_RMSK     0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_MAXn              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_DDRCC_PIPE_CG_EN_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_DDRCC_PIPE_CG_EN_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_DQPHY_PIPE_CG_EN_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_DQPHY_PIPE_CG_EN_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_CAPHY_PIPE_CG_EN_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PHY_PIPE_CLK_CTRL_CAPHY_PIPE_CG_EN_SHFT        0x0

//// Register DDR_CHN_PIPE_CGC_EN_EXTEND ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_ADDR(base, n) (base+0x4A0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_PHYS(base, n) (base+0x4A0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_RMSK    0x00ff00ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_MAXn             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_DQPHY_PIPE_CGC_EN_EXTEND_CYCLES_BMSK 0x00ff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_DQPHY_PIPE_CGC_EN_EXTEND_CYCLES_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_CAPHY_PIPE_CGC_EN_EXTEND_CYCLES_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPE_CGC_EN_EXTEND_CAPHY_PIPE_CGC_EN_EXTEND_CYCLES_SHFT        0x0

//// Register DDR_CHN_DQPHY_CLK_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_ADDR(base, n) (base+0x4B0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_PHYS(base, n) (base+0x4B0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_RMSK        0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_MAXn                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_DQPHY_CG_EN_IN_CSPD_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_DQPHY_CG_EN_IN_CSPD_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_DQPHY_CG_EN_IN_SR_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_DQPHY_CG_EN_IN_SR_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_IOSTAGE_FORCE_CLK_ON_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_IOSTAGE_FORCE_CLK_ON_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_DQPHY_FORCE_CLK_ON_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_CTRL_DQPHY_FORCE_CLK_ON_SHFT        0x0

//// Register DDR_CHN_DQPHY_CLK_STATUS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_ADDR(base, n) (base+0x4C0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_PHYS(base, n) (base+0x4C0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_RMSK      0x00001111
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_MAXn               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_PIPESTAGES_TIMER_EXPIRED_BMSK 0x00001000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_PIPESTAGES_TIMER_EXPIRED_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_CLK_OFF_HYS_TIMER_EXPIRED_BMSK 0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_CLK_OFF_HYS_TIMER_EXPIRED_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_CLK_ON_HYS_TIMER_EXPIRED_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_CLK_ON_HYS_TIMER_EXPIRED_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_DQPHY_CLK_EN_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_STATUS_DQPHY_CLK_EN_SHFT        0x0

//// Register DDR_CHN_PIPESTAGES_TIMER ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_ADDR(base, n) (base+0x4D0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_PHYS(base, n) (base+0x4D0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_RMSK      0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_MAXn               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_PIPESTAGES_TIMER_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_PIPESTAGES_TIMER_PIPESTAGES_TIMER_VAL_SHFT        0x0

//// Register DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_ADDR(base, n) (base+0x4E0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_PHYS(base, n) (base+0x4E0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_RMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_MAXn          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_DQPHY_CLK_OFF_HYSTERESIS_TIMER_VAL_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_OFF_HYSTERESIS_DQPHY_CLK_OFF_HYSTERESIS_TIMER_VAL_SHFT        0x0

//// Register DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_ADDR(base, n) (base+0x4F0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_PHYS(base, n) (base+0x4F0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_RMSK 0xff01ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_MAXn          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_DQPHY_CLK_ON_HYSTERESIS_0_TIMER_VAL_BMSK 0xff000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_DQPHY_CLK_ON_HYSTERESIS_0_TIMER_VAL_SHFT       0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_DQPHY_CLK_ON_HYSTERESIS_0_THRESHOLD_BMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_0_DQPHY_CLK_ON_HYSTERESIS_0_THRESHOLD_SHFT        0x0

//// Register DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_ADDR(base, n) (base+0x500+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_PHYS(base, n) (base+0x500+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_RMSK 0xff01ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_MAXn          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_DQPHY_CLK_ON_HYSTERESIS_1_TIMER_VAL_BMSK 0xff000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_DQPHY_CLK_ON_HYSTERESIS_1_TIMER_VAL_SHFT       0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_DQPHY_CLK_ON_HYSTERESIS_1_THRESHOLD_BMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_1_DQPHY_CLK_ON_HYSTERESIS_1_THRESHOLD_SHFT        0x0

//// Register DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_ADDR(base, n) (base+0x510+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_PHYS(base, n) (base+0x510+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_RMSK 0xff000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_SHFT         24
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_MAXn          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_DQPHY_CLK_ON_HYSTERESIS_2_TIMER_VAL_BMSK 0xff000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_DQPHY_CLK_ON_HYSTERESIS_2_DQPHY_CLK_ON_HYSTERESIS_2_TIMER_VAL_SHFT       0x18

//// Register DFIN_LP_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_ADDR(base, n)          (base+0x600+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_PHYS(base, n)          (base+0x600+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_RMSK                   0x0000f11f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_SHFT                            0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_MAXn                            0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_INI(base, n)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_INMI(base, n, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_OUTI(base, n, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_RFU_BMSK               0x0000f000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_RFU_SHFT                      0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_LP_ACK_BMSK            0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_LP_ACK_SHFT                   0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_LP_REQ_BMSK            0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_LP_REQ_SHFT                   0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_LP_WAKEUP_BMSK         0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_DFIN_LP_CFG_LP_WAKEUP_SHFT                0x0

//// Register DDR_CHN_HFSC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_ADDR(base, n)     (base+0x800+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_PHYS(base, n)     (base+0x800+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_RMSK              0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_SHFT                       0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_MAXn                       0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_INI(base, n)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_DISABLE_BMSK      0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_CFG_DISABLE_SHFT             0x0

//// Register DDR_CHN_HFSC_STATUS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_ADDR(base, n)  (base+0x810+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_PHYS(base, n)  (base+0x810+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_RMSK           0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_SHFT                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_MAXn                    0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_INI(base, n)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_BUSY_BMSK      0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STATUS_BUSY_SHFT             0x0

//// Register DDR_CHN_HFSC_STAGE1_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_ADDR(base, n) (base+0x820+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_PHYS(base, n) (base+0x820+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_RMSK      0x00000011
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_MAXn               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_ACK_BMSK  0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_ACK_SHFT         0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_REQ_BMSK  0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_CTRL_REQ_SHFT         0x0

//// Register DDR_CHN_HFSC_STAGE2_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_ADDR(base, n) (base+0x830+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_PHYS(base, n) (base+0x830+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_RMSK      0x00000011
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_SHFT               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_MAXn               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_ACK_BMSK  0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_ACK_SHFT         0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_REQ_BMSK  0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_CTRL_REQ_SHFT         0x0

//// Register DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n) (base+0x840+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_PHYS(base, n) (base+0x840+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_RMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_MAXn          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_STAGE1_HANDSHAKE_ENA_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE1_HANDSHAKE_CTRL_STAGE1_HANDSHAKE_ENA_SHFT        0x0

//// Register DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n) (base+0x850+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_PHYS(base, n) (base+0x850+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_RMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_MAXn          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_STAGE2_HANDSHAKE_ENA_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSC_STAGE2_HANDSHAKE_CTRL_STAGE2_HANDSHAKE_ENA_SHFT        0x0

//// Register DDR_CHN_HFSPC_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_ADDR(base, n)    (base+0x8A0+0x10*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_PHYS(base, n)    (base+0x8A0+0x10*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_RMSK             0x80ff00ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_MAXn                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_INI(base, n)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_CG_EN_BMSK       0x80000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_CG_EN_SHFT             0x1f

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_MSUC_VALUE_BMSK  0x00ff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_MSUC_VALUE_SHFT        0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_PSASC_VALUE_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_CFG_PSASC_VALUE_SHFT        0x0

//// Register DDR_CHN_HFSPC_STATUS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_ADDR(base, n) (base+0x8A8+0x10*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_PHYS(base, n) (base+0x8A8+0x10*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_RMSK          0x00010001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_SHFT                   0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_MAXn                   0
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_INI(base, n)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_MSUC_EXPIRED_BMSK 0x00010000
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_MSUC_EXPIRED_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_PSASC_EXPIRED_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_DDR_CHN_HFSPC_STATUS_PSASC_EXPIRED_SHFT        0x0

//// Register QOS_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_ADDR(x)                   (x+0x00000900)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_PHYS(x)                   (x+0x00000900)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_RMSK                      0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_SHFT                               0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_OUT(x, val)               \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_QOS_AGGR_ENABLE_BMSK      0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CTRL_QOS_AGGR_ENABLE_SHFT             0x0

//// Register QOS_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_ADDR(x)                    (x+0x00000904)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_PHYS(x)                    (x+0x00000904)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_RMSK                       0x000007ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_SHFT                                0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_IN(x)                      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_OUT(x, val)                \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_QOS_ASSIST_REQ_LEGACY_SEL_BMSK 0x00000400
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_QOS_ASSIST_REQ_LEGACY_SEL_SHFT        0xa

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_QOS_ASSIST_REQ_MODE_BMSK   0x00000200
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_QOS_ASSIST_REQ_MODE_SHFT          0x9

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_CGC_BYPASS_BMSK            0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_CGC_BYPASS_SHFT                   0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_RFU_7_BMSK                 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_RFU_7_SHFT                        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_DOWNTIME_REQ_MAX_SKEW_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_DOWNTIME_REQ_MAX_SKEW_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_RFU_3_BMSK                 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_RFU_3_SHFT                        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_MSTR_DANGER_MAX_SKEW_BMSK  0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CFG_MSTR_DANGER_MAX_SKEW_SHFT         0x0

//// Register QOS_TIMEOUT_CNT_LOW_URGENCY ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_ADDR(x) (x+0x00000908)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_PHYS(x) (x+0x00000908)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_RMSK   0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_SHFT            0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_IN(x)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_POST_STALL_TIMEOUT_CNT_LO_URG_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_POST_STALL_TIMEOUT_CNT_LO_URG_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_PRE_STALL_TIMEOUT_CNT_LO_URG_BMSK 0x0000ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_LOW_URGENCY_PRE_STALL_TIMEOUT_CNT_LO_URG_SHFT        0x0

//// Register QOS_TIMEOUT_CNT_HIGH_URGENCY ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_ADDR(x) (x+0x0000090c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_PHYS(x) (x+0x0000090c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_RMSK  0xffffffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_SHFT           0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_IN(x) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_POST_STALL_TIMEOUT_CNT_HI_URG_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_POST_STALL_TIMEOUT_CNT_HI_URG_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_PRE_STALL_TIMEOUT_CNT_HI_URG_BMSK 0x0000ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMEOUT_CNT_HIGH_URGENCY_PRE_STALL_TIMEOUT_CNT_HI_URG_SHFT        0x0

//// Register QOS_STATUS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_ADDR(x)                 (x+0x00000910)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_PHYS(x)                 (x+0x00000910)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_RMSK                    0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_SHFT                             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_IN(x)                   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_INM(x, mask)            \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_OUT(x, val)             \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_PRE_STALL_TIMEOUT_BMSK  0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_PRE_STALL_TIMEOUT_SHFT         0x0

//// Register QOS_STATUS_CLR ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_ADDR(x)             (x+0x00000914)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_PHYS(x)             (x+0x00000914)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_RMSK                0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_SHFT                         0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_IN(x)               \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_INM(x, mask)        \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_OUT(x, val)         \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_PRE_STALL_TIMEOUT_CLR_BMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_STATUS_CLR_PRE_STALL_TIMEOUT_CLR_SHFT        0x0

//// Register QOS_TIMER_RATE_CFG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_ADDR(x)         (x+0x00000980)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_PHYS(x)         (x+0x00000980)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_RMSK            0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_FORCE_TIMER_CORE_CLK_RATE_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_TIMER_RATE_CFG_FORCE_TIMER_CORE_CLK_RATE_SHFT        0x0

//// Register QOS_DOWNTIME_HANDSHAKE_CFG_N ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_ADDR(base, n) (base+0x9A0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_PHYS(base, n) (base+0x9A0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_RMSK  0x00001131
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_SHFT           0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_MAXn           3
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_POST_WDW_TERM_BY_SAFE_BMSK 0x00001000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_POST_WDW_TERM_BY_SAFE_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_POST_PRE_WDW_OVERLAP_PRIORITY_BMSK 0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_POST_PRE_WDW_OVERLAP_PRIORITY_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_POST_POST_WDW_OVERLAP_PRIORITY_BMSK 0x00000030
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_POST_POST_WDW_OVERLAP_PRIORITY_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_DT_HANDSHAKE_ENABLE_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DOWNTIME_HANDSHAKE_CFG_N_DT_HANDSHAKE_ENABLE_SHFT        0x0

//// Register QOS_FREQ_BAND_BNDRY_N ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_ADDR(base, n) (base+0x9C0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_PHYS(base, n) (base+0x9C0+0x4*n)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_RMSK         0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_SHFT                  0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_MAXn                  2
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_ADDR(base, n), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_ADDR(base, n), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_ADDR(base, n), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_ADDR(base, n), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_FREQ_BAND_BNDRY_BMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FREQ_BAND_BNDRY_N_FREQ_BAND_BNDRY_SHFT        0x0

//// Register QOS_PROFILING_SIGNALS_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_ADDR(x)  (x+0x000009d8)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_PHYS(x)  (x+0x000009d8)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_RMSK     0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_IN(x)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_STM_PROFILING_SIGNALS_SEL_BMSK 0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_PROFILING_SIGNALS_SEL_STM_PROFILING_SIGNALS_SEL_SHFT        0x0

//// Register QOS_ASSIST_REQ_THRESHOLD_1 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_ADDR(x) (x+0x000009e0)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_PHYS(x) (x+0x000009e0)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_RMSK    0xfffffffb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_IN(x)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_AGG_BOOLEAN_FUNCTION_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_AGG_BOOLEAN_FUNCTION_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_FREQ_EQ_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_FREQ_EQ_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_FREQ_BMSK 0x00007000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_FREQ_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_DANGER_EQ_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_DANGER_EQ_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_DANGER_BMSK 0x00000700
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_DANGER_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_SAFE_REQ_EQ_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_SAFE_REQ_EQ_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_SAFE_REQ_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_SAFE_REQ_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_URGENT_REQ_EQ_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_URGENT_REQ_EQ_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_URGENT_REQ_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_1_THRES_URGENT_REQ_SHFT        0x0

//// Register QOS_ASSIST_REQ_THRESHOLD_2 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_ADDR(x) (x+0x000009e4)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_PHYS(x) (x+0x000009e4)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_RMSK    0xfffffffb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_IN(x)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_AGG_BOOLEAN_FUNCTION_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_AGG_BOOLEAN_FUNCTION_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_FREQ_EQ_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_FREQ_EQ_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_FREQ_BMSK 0x00007000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_FREQ_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_DANGER_EQ_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_DANGER_EQ_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_DANGER_BMSK 0x00000700
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_DANGER_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_SAFE_REQ_EQ_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_SAFE_REQ_EQ_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_SAFE_REQ_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_SAFE_REQ_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_URGENT_REQ_EQ_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_URGENT_REQ_EQ_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_URGENT_REQ_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_2_THRES_URGENT_REQ_SHFT        0x0

//// Register QOS_ASSIST_REQ_THRESHOLD_3 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_ADDR(x) (x+0x000009e8)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_PHYS(x) (x+0x000009e8)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_RMSK    0xfffffffb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_IN(x)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_AGG_BOOLEAN_FUNCTION_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_AGG_BOOLEAN_FUNCTION_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_FREQ_EQ_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_FREQ_EQ_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_FREQ_BMSK 0x00007000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_FREQ_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_DANGER_EQ_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_DANGER_EQ_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_DANGER_BMSK 0x00000700
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_DANGER_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_SAFE_REQ_EQ_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_SAFE_REQ_EQ_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_SAFE_REQ_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_SAFE_REQ_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_URGENT_REQ_EQ_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_URGENT_REQ_EQ_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_URGENT_REQ_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_3_THRES_URGENT_REQ_SHFT        0x0

//// Register QOS_ASSIST_REQ_THRESHOLD_4 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_ADDR(x) (x+0x000009ec)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_PHYS(x) (x+0x000009ec)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_RMSK    0xfffffffb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_IN(x)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_AGG_BOOLEAN_FUNCTION_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_AGG_BOOLEAN_FUNCTION_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_FREQ_EQ_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_FREQ_EQ_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_FREQ_BMSK 0x00007000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_FREQ_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_DANGER_EQ_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_DANGER_EQ_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_DANGER_BMSK 0x00000700
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_DANGER_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_SAFE_REQ_EQ_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_SAFE_REQ_EQ_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_SAFE_REQ_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_SAFE_REQ_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_URGENT_REQ_EQ_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_URGENT_REQ_EQ_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_URGENT_REQ_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_4_THRES_URGENT_REQ_SHFT        0x0

//// Register QOS_ASSIST_REQ_THRESHOLD_5 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_ADDR(x) (x+0x000009f0)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_PHYS(x) (x+0x000009f0)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_RMSK    0xfffffffb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_IN(x)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_AGG_BOOLEAN_FUNCTION_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_AGG_BOOLEAN_FUNCTION_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_FREQ_EQ_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_FREQ_EQ_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_FREQ_BMSK 0x00007000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_FREQ_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_DANGER_EQ_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_DANGER_EQ_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_DANGER_BMSK 0x00000700
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_DANGER_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_SAFE_REQ_EQ_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_SAFE_REQ_EQ_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_SAFE_REQ_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_SAFE_REQ_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_URGENT_REQ_EQ_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_URGENT_REQ_EQ_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_URGENT_REQ_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_5_THRES_URGENT_REQ_SHFT        0x0

//// Register QOS_ASSIST_REQ_THRESHOLD_6 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_ADDR(x) (x+0x000009f4)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_PHYS(x) (x+0x000009f4)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_RMSK    0xfffffffb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_IN(x)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_AGG_BOOLEAN_FUNCTION_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_AGG_BOOLEAN_FUNCTION_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_FREQ_EQ_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_FREQ_EQ_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_FREQ_BMSK 0x00007000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_FREQ_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_DANGER_EQ_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_DANGER_EQ_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_DANGER_BMSK 0x00000700
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_DANGER_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_SAFE_REQ_EQ_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_SAFE_REQ_EQ_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_SAFE_REQ_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_SAFE_REQ_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_URGENT_REQ_EQ_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_URGENT_REQ_EQ_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_URGENT_REQ_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_6_THRES_URGENT_REQ_SHFT        0x0

//// Register QOS_ASSIST_REQ_THRESHOLD_7 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_ADDR(x) (x+0x000009f8)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_PHYS(x) (x+0x000009f8)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_RMSK    0xfffffffb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_IN(x)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_AGG_BOOLEAN_FUNCTION_BMSK 0xffff0000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_AGG_BOOLEAN_FUNCTION_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_FREQ_EQ_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_FREQ_EQ_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_FREQ_BMSK 0x00007000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_FREQ_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_DANGER_EQ_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_DANGER_EQ_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_DANGER_BMSK 0x00000700
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_DANGER_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_SAFE_REQ_EQ_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_SAFE_REQ_EQ_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_SAFE_REQ_BMSK 0x00000070
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_SAFE_REQ_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_URGENT_REQ_EQ_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_URGENT_REQ_EQ_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_URGENT_REQ_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_THRESHOLD_7_THRES_URGENT_REQ_SHFT        0x0

//// Register QOS_DT_REQ_SRC_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_ADDR(x)         (x+0x00000a00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_PHYS(x)         (x+0x00000a00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_RMSK            0x00011111
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_4_BMSK 0x00010000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_4_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_3_BMSK 0x00001000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_3_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_2_BMSK 0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_2_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_1_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_1_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SEL_DT_REQ_SRC_SEL_0_SHFT        0x0

//// Register QOS_DT_REQ_SRC_SW ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_ADDR(x)          (x+0x00000a04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_PHYS(x)          (x+0x00000a04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_RMSK             0x00000009
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_SHFT                      0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_IN(x)            \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_INM(x, mask)     \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_OUT(x, val)      \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_SW_DT_REQ_0_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_SW_DT_REQ_0_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_SW_DT_URGENCY_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_SW_SW_DT_URGENCY_0_SHFT        0x0

//// Register QOS_DT_REQ_SRC_DBG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_ADDR(x)         (x+0x00000a08)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_PHYS(x)         (x+0x00000a08)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_RMSK            0x00099999
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_4_BMSK 0x00080000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_4_SHFT       0x13

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_4_BMSK 0x00010000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_4_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_3_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_3_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_3_BMSK 0x00001000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_3_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_2_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_2_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_2_BMSK 0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_2_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_1_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_1_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_1_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_1_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_0_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_REQ_0_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_REQ_SRC_DBG_DBG_DT_URGENCY_0_SHFT        0x0

//// Register QOS_DT_ACK_SRC_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_ADDR(x)         (x+0x00000a0c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_PHYS(x)         (x+0x00000a0c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_RMSK            0x00001111
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_DT_ACK_SRC_SEL_3_BMSK 0x00001000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_DT_ACK_SRC_SEL_3_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_DT_ACK_SRC_SEL_2_BMSK 0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_DT_ACK_SRC_SEL_2_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_DT_ACK_SRC_SEL_1_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_DT_ACK_SRC_SEL_1_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_DT_ACK_SRC_SEL_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_SEL_DT_ACK_SRC_SEL_0_SHFT        0x0

//// Register QOS_DT_ACK_SRC_DBG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_ADDR(x)         (x+0x00000a10)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_PHYS(x)         (x+0x00000a10)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_RMSK            0x00001111
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_SHFT                     0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_IN(x)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_INM(x, mask)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_OUT(x, val)     \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_DBG_DT_ACK_3_BMSK 0x00001000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_DBG_DT_ACK_3_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_DBG_DT_ACK_2_BMSK 0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_DBG_DT_ACK_2_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_DBG_DT_ACK_1_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_DBG_DT_ACK_1_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_DBG_DT_ACK_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_ACK_SRC_DBG_DBG_DT_ACK_0_SHFT        0x0

//// Register QOS_DANGER_SAFE_SRC_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_ADDR(x)    (x+0x00000a14)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_PHYS(x)    (x+0x00000a14)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_RMSK       0x33333333
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SHFT                0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_IN(x)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_7_BMSK 0x20000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_7_SHFT       0x1d

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_7_BMSK 0x10000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_7_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_6_BMSK 0x02000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_6_SHFT       0x19

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_6_BMSK 0x01000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_6_SHFT       0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_5_BMSK 0x00200000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_5_SHFT       0x15

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_5_BMSK 0x00100000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_5_SHFT       0x14

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_4_BMSK 0x00020000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_4_SHFT       0x11

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_4_BMSK 0x00010000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_4_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_3_BMSK 0x00002000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_3_SHFT        0xd

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_3_BMSK 0x00001000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_3_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_2_BMSK 0x00000200
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_2_SHFT        0x9

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_2_BMSK 0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_2_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_1_BMSK 0x00000020
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_1_SHFT        0x5

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_1_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_1_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_0_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_SAFE_SRC_SEL_0_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SEL_DANGER_SRC_SEL_0_SHFT        0x0

//// Register QOS_DANGER_SAFE_SRC_SW ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_ADDR(x)     (x+0x00000a18)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_PHYS(x)     (x+0x00000a18)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_RMSK        0x0000000b
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_IN(x)       \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_SW_SAFE_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_SW_SAFE_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_SW_DANGER_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_SW_SW_DANGER_SHFT        0x0

//// Register QOS_DANGER_SAFE_SRC_DBG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_ADDR(x)    (x+0x00000a1c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_PHYS(x)    (x+0x00000a1c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_RMSK       0xbbbbbbbb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_SHFT                0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_IN(x)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_7_BMSK 0x80000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_7_SHFT       0x1f

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_7_BMSK 0x30000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_7_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_6_BMSK 0x08000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_6_SHFT       0x1b

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_6_BMSK 0x03000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_6_SHFT       0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_5_BMSK 0x00800000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_5_SHFT       0x17

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_5_BMSK 0x00300000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_5_SHFT       0x14

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_4_BMSK 0x00080000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_4_SHFT       0x13

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_4_BMSK 0x00030000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_4_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_3_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_3_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_3_BMSK 0x00003000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_3_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_2_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_2_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_2_BMSK 0x00000300
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_2_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_1_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_1_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_1_BMSK 0x00000030
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_1_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_0_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_SAFE_0_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_0_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DANGER_SAFE_SRC_DBG_DBG_DANGER_0_SHFT        0x0

//// Register QOS_ASSIST_REQ_SRC_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_ADDR(x)     (x+0x00000a20)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_PHYS(x)     (x+0x00000a20)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_RMSK        0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_IN(x)       \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_ASSIST_REQ_SRC_SEL_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_SEL_ASSIST_REQ_SRC_SEL_SHFT        0x0

//// Register QOS_ASSIST_REQ_SRC_DBG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_ADDR(x)     (x+0x00000a28)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_PHYS(x)     (x+0x00000a28)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_RMSK        0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_IN(x)       \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_DBG_ASSIST_REQ_BMSK 0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_ASSIST_REQ_SRC_DBG_DBG_ASSIST_REQ_SHFT        0x0

//// Register QOS_DDRCLK_PERIOD_SRC_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_ADDR(x)  (x+0x00000b00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_PHYS(x)  (x+0x00000b00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_RMSK     0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_IN(x)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_DDRCLK_PERIOD_SRC_SEL_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_SEL_DDRCLK_PERIOD_SRC_SEL_SHFT        0x0

//// Register QOS_DDRCLK_PERIOD_SRC_DBG ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_ADDR(x)  (x+0x00000b04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_PHYS(x)  (x+0x00000b04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_RMSK     0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_IN(x)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_DBG_DDRCLK_PERIOD_BMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DDRCLK_PERIOD_SRC_DBG_DBG_DDRCLK_PERIOD_SHFT        0x0

//// Register QOS_DT_HANDSHAKE_EN_EFFECTIVE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_ADDR(x) (x+0x00000d00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_PHYS(x) (x+0x00000d00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_RMSK 0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_IN(x) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_DT_HANDSHAKE_EN_EFFECTIVE_3_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_DT_HANDSHAKE_EN_EFFECTIVE_3_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_DT_HANDSHAKE_EN_EFFECTIVE_2_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_DT_HANDSHAKE_EN_EFFECTIVE_2_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_DT_HANDSHAKE_EN_EFFECTIVE_1_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_DT_HANDSHAKE_EN_EFFECTIVE_1_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_DT_HANDSHAKE_EN_EFFECTIVE_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_DT_HANDSHAKE_EN_EFFECTIVE_DT_HANDSHAKE_EN_EFFECTIVE_0_SHFT        0x0

//// Register QOS_CURRENT_DOWNTIME_STATUS ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_ADDR(x) (x+0x00000d04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PHYS(x) (x+0x00000d04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_RMSK   0x0008ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_SHFT            0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_IN(x)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_4_BMSK 0x00080000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_4_SHFT       0x13

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_3_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_3_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_ACK_3_BMSK 0x00004000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_ACK_3_SHFT        0xe

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PRE_STALL_WDW_3_BMSK 0x00002000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PRE_STALL_WDW_3_SHFT        0xd

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_POST_STALL_WDW_3_BMSK 0x00001000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_POST_STALL_WDW_3_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_2_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_2_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_ACK_2_BMSK 0x00000400
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_ACK_2_SHFT        0xa

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PRE_STALL_WDW_2_BMSK 0x00000200
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PRE_STALL_WDW_2_SHFT        0x9

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_POST_STALL_WDW_2_BMSK 0x00000100
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_POST_STALL_WDW_2_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_1_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_1_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_ACK_1_BMSK 0x00000040
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_ACK_1_SHFT        0x6

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PRE_STALL_WDW_1_BMSK 0x00000020
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PRE_STALL_WDW_1_SHFT        0x5

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_POST_STALL_WDW_1_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_POST_STALL_WDW_1_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_0_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_REQ_0_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_ACK_0_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_DOWNTIME_ACK_0_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PRE_STALL_WDW_0_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_PRE_STALL_WDW_0_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_POST_STALL_WDW_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DOWNTIME_STATUS_POST_STALL_WDW_0_SHFT        0x0

//// Register QOS_CURRENT_DDRCLK_PERIOD ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_ADDR(x)  (x+0x00000d08)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_PHYS(x)  (x+0x00000d08)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_RMSK     0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_SHFT              0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_IN(x)    \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_DDRCLK_PERIOD_BMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DDRCLK_PERIOD_DDRCLK_PERIOD_SHFT        0x0

//// Register QOS_CURRENT_DANGER_SAFE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_ADDR(x)    (x+0x00000d0c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_PHYS(x)    (x+0x00000d0c)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_RMSK       0xbbbbbbbb
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SHFT                0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_IN(x)      \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_7_BMSK 0x80000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_7_SHFT       0x1f

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_7_BMSK 0x30000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_7_SHFT       0x1c

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_6_BMSK 0x08000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_6_SHFT       0x1b

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_6_BMSK 0x03000000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_6_SHFT       0x18

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_5_BMSK 0x00800000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_5_SHFT       0x17

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_5_BMSK 0x00300000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_5_SHFT       0x14

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_4_BMSK 0x00080000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_4_SHFT       0x13

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_4_BMSK 0x00030000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_4_SHFT       0x10

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_3_BMSK 0x00008000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_3_SHFT        0xf

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_3_BMSK 0x00003000
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_3_SHFT        0xc

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_2_BMSK 0x00000800
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_2_SHFT        0xb

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_2_BMSK 0x00000300
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_2_SHFT        0x8

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_1_BMSK 0x00000080
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_1_SHFT        0x7

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_1_BMSK 0x00000030
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_1_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_0_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_SAFE_0_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_0_BMSK 0x00000003
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_DANGER_SAFE_DANGER_0_SHFT        0x0

//// Register QOS_CURRENT_ASSIST_REQ ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_ADDR(x)     (x+0x00000e00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_PHYS(x)     (x+0x00000e00)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_RMSK        0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_IN(x)       \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_ASSIST_REQ_BMSK 0x00000007
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_CURRENT_ASSIST_REQ_ASSIST_REQ_SHFT        0x0

//// Register QOS_POST_STALL_TIMEOUT ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_ADDR(x)     (x+0x00000e04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_PHYS(x)     (x+0x00000e04)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_RMSK        0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_SHFT                 0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_IN(x)       \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_POST_STALL_TIMEOUT_3_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_POST_STALL_TIMEOUT_3_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_POST_STALL_TIMEOUT_2_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_POST_STALL_TIMEOUT_2_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_POST_STALL_TIMEOUT_1_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_POST_STALL_TIMEOUT_1_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_POST_STALL_TIMEOUT_0_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_POST_STALL_TIMEOUT_0_SHFT        0x0

//// Register QOS_POST_STALL_TIMEOUT_CLR ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_ADDR(x) (x+0x00000e08)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_PHYS(x) (x+0x00000e08)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_RMSK    0x0000000f
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_SHFT             0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_IN(x)   \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_POST_STALL_TIMEOUT_3_CLR_BMSK 0x00000008
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_POST_STALL_TIMEOUT_3_CLR_SHFT        0x3

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_POST_STALL_TIMEOUT_2_CLR_BMSK 0x00000004
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_POST_STALL_TIMEOUT_2_CLR_SHFT        0x2

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_POST_STALL_TIMEOUT_1_CLR_BMSK 0x00000002
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_POST_STALL_TIMEOUT_1_CLR_SHFT        0x1

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_POST_STALL_TIMEOUT_0_CLR_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_POST_STALL_TIMEOUT_CLR_POST_STALL_TIMEOUT_0_CLR_SHFT        0x0

//// Register QOS_RESERVE ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_ADDR(x)                (x+0x00000ff0)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_PHYS(x)                (x+0x00000ff0)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_RMSK                   0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_SHFT                            0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_IN(x)                  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_INM(x, mask)           \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_OUT(x, val)            \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_QOS_RESERVED_BITS_BMSK 0x000000ff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_RESERVE_QOS_RESERVED_BITS_SHFT        0x0

//// Register QOS_FSSH_CTRL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x)              (x+0x00000920)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_PHYS(x)              (x+0x00000920)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_RMSK                 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_SHFT                          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_IN(x)                \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_OUT(x, val)          \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_FSSH_DISABLE_BMSK    0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_CTRL_FSSH_DISABLE_SHFT           0x0

//// Register QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0 ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x) (x+0x00000930)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_PHYS(x) (x+0x00000930)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_RMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_SHFT          0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_OUT(x, val) \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_THRESHOLD_PERIOD_BMSK 0x0001ffff
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_FREQ_THRESHOLD_URGENCY_BAND0_THRESHOLD_PERIOD_SHFT        0x0

//// Register QOS_FSSH_URGENCY_SEL ////

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x)       (x+0x00000940)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_PHYS(x)       (x+0x00000940)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_RMSK          0x00000011
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_SHFT                   0
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_IN(x)         \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x), HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_RMSK)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_INM(x, mask)  \
	in_dword_masked ( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x), mask) 
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_OUT(x, val)   \
	out_dword( HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x), val)
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_ADDR(x), mask, val, HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_DIFF_BAND_URGENCY_BMSK 0x00000010
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_DIFF_BAND_URGENCY_SHFT        0x4

#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_SAME_BAND_URGENCY_BMSK 0x00000001
#define HWIO_BIMC_MISC_GLOBAL_CSR_QOS_FSSH_URGENCY_SEL_SAME_BAND_URGENCY_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register XPU_SCR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_ADDR(x) (x+0x00000000)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_PHYS(x) (x+0x00000000)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_RMSK 0x000007ff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SCLEIE_BMSK 0x00000400
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SCLEIE_SHFT        0xa

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SCFGEIE_BMSK 0x00000200
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SCFGEIE_SHFT        0x9

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_AMTE_BMSK 0x00000080
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_AMTE_SHFT        0x7

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_NSRGCLEE_BMSK 0x00000040
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_NSRGCLEE_SHFT        0x6

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_NSCFGE_BMSK 0x00000020
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_NSCFGE_SHFT        0x5

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SDCDEE_BMSK 0x00000010
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SDCDEE_SHFT        0x4

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SEIE_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SEIE_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SCLERE_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SCLERE_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SCFGERE_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_SCFGERE_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_XPUNSE_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SCR_XPUNSE_SHFT        0x0

//// Register XPU_SWDR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_ADDR(x) (x+0x00000004)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_PHYS(x) (x+0x00000004)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_RMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_SCFGWD_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SWDR_SCFGWD_SHFT        0x0

//// Register XPU_PRTN_RACR_SSHADOW ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_ADDR(x) (x+0x00000008)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_PHYS(x) (x+0x00000008)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_RE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SSHADOW_RE_SHFT        0x0

//// Register XPU_PRTN_WACR_SSHADOW ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_ADDR(x) (x+0x0000000c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_PHYS(x) (x+0x0000000c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_WE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SSHADOW_WE_SHFT        0x0

//// Register XPU_PRTN_START_SSHADOW0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_ADDR(x) (x+0x00000010)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_PHYS(x) (x+0x00000010)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_RMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_SHFT         12
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_ADDR_BMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SSHADOW0_ADDR_SHFT        0xc

//// Register XPU_PRTN_END_SSHADOW0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_ADDR(x) (x+0x00000018)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_PHYS(x) (x+0x00000018)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_RMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_SHFT         12
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_ADDR_BMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SSHADOW0_ADDR_SHFT        0xc

//// Register XPU_SEAR0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_ADDR(x) (x+0x00000040)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_PHYS(x) (x+0x00000040)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_PA_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SEAR0_PA_SHFT        0x0

//// Register XPU_SESR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_ADDR(x) (x+0x00000048)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_PHYS(x) (x+0x00000048)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_RMSK 0x8000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_MULTI_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_MULTI_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_CLMULTI_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_CLMULTI_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_CFGMULTI_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_CFGMULTI_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_CLIENT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_CLIENT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_CFG_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESR_CFG_SHFT        0x0

//// Register XPU_SESRRESTORE ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_ADDR(x) (x+0x0000004c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_PHYS(x) (x+0x0000004c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_RMSK 0x8000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_MULTI_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_MULTI_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESRRESTORE_CFG_SHFT        0x0

//// Register XPU_SESYNR0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ADDR(x) (x+0x00000050)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_PHYS(x) (x+0x00000050)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ATID_BMSK 0xff000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ATID_SHFT       0x18

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_AVMID_BMSK 0x00ff0000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_AVMID_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ABID_BMSK 0x0000e000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_ABID_SHFT        0xd

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_APID_BMSK 0x00001f00
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_APID_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_AMID_BMSK 0x000000ff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR0_AMID_SHFT        0x0

//// Register XPU_SESYNR1 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ADDR(x) (x+0x00000054)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_PHYS(x) (x+0x00000054)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_DCD_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_DCD_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AC_BMSK 0x40000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AC_SHFT       0x1e

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_BURSTLEN_BMSK 0x20000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_BURSTLEN_SHFT       0x1d

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ARDALLOCATE_BMSK 0x10000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ARDALLOCATE_SHFT       0x1c

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ABURST_BMSK 0x08000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ABURST_SHFT       0x1b

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AEXCLUSIVE_BMSK 0x04000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AEXCLUSIVE_SHFT       0x1a

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AWRITE_BMSK 0x02000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AWRITE_SHFT       0x19

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AFULL_BMSK 0x01000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AFULL_SHFT       0x18

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ARDBEADNDXEN_BMSK 0x00800000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ARDBEADNDXEN_SHFT       0x17

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AOOO_BMSK 0x00400000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AOOO_SHFT       0x16

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_APREQPRIORITY_BMSK 0x00380000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_APREQPRIORITY_SHFT       0x13

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ASIZE_BMSK 0x00070000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ASIZE_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AMSSSELFAUTH_BMSK 0x00008000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AMSSSELFAUTH_SHFT        0xf

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ALEN_BMSK 0x00007f00
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ALEN_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AINST_BMSK 0x00000080
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AINST_SHFT        0x7

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_APROTNS_BMSK 0x00000040
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_APROTNS_SHFT        0x6

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_APRIV_BMSK 0x00000020
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_APRIV_SHFT        0x5

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AINNERSHARED_BMSK 0x00000010
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AINNERSHARED_SHFT        0x4

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ASHARED_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_ASHARED_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AMEMTYPE_BMSK 0x00000007
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR1_AMEMTYPE_SHFT        0x0

//// Register XPU_SESYNR2 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_ADDR(x) (x+0x00000058)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_PHYS(x) (x+0x00000058)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_RMSK 0x0000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_SAVERESTORE_IN_PROGRESS_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_SAVERESTORE_IN_PROGRESS_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_MODEM_PRT_HIT_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_MODEM_PRT_HIT_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_SECURE_PRT_HIT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_SECURE_PRT_HIT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_NONSECURE_PRT_HIT_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_SESYNR2_NONSECURE_PRT_HIT_SHFT        0x0

//// Register XPU_MCR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_ADDR(x) (x+0x00000100)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_PHYS(x) (x+0x00000100)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_RMSK 0x0000071f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_CLEIE_BMSK 0x00000400
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_CLEIE_SHFT        0xa

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_CFGEIE_BMSK 0x00000200
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_CFGEIE_SHFT        0x9

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_DCDEE_BMSK 0x00000010
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_DCDEE_SHFT        0x4

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_EIE_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_EIE_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_CLERE_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_CLERE_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_CFGERE_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_CFGERE_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_XPUMSAE_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MCR_XPUMSAE_SHFT        0x0

//// Register XPU_MEAR0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_ADDR(x) (x+0x00000140)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_PHYS(x) (x+0x00000140)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_PA_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MEAR0_PA_SHFT        0x0

//// Register XPU_MESR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_ADDR(x) (x+0x00000148)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_PHYS(x) (x+0x00000148)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_RMSK 0x8000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_MULTI_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_MULTI_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_CLMULTI_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_CLMULTI_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_CFGMULTI_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_CFGMULTI_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_CLIENT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_CLIENT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_CFG_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESR_CFG_SHFT        0x0

//// Register XPU_MESRRESTORE ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_ADDR(x) (x+0x0000014c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_PHYS(x) (x+0x0000014c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_RMSK 0x8000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_MULTI_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_MULTI_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESRRESTORE_CFG_SHFT        0x0

//// Register XPU_MESYNR0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ADDR(x) (x+0x00000150)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_PHYS(x) (x+0x00000150)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ATID_BMSK 0xff000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ATID_SHFT       0x18

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_AVMID_BMSK 0x00ff0000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_AVMID_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ABID_BMSK 0x0000e000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_ABID_SHFT        0xd

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_APID_BMSK 0x00001f00
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_APID_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_AMID_BMSK 0x000000ff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR0_AMID_SHFT        0x0

//// Register XPU_MESYNR1 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ADDR(x) (x+0x00000154)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_PHYS(x) (x+0x00000154)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_DCD_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_DCD_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AC_BMSK 0x40000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AC_SHFT       0x1e

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_BURSTLEN_BMSK 0x20000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_BURSTLEN_SHFT       0x1d

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ARDALLOCATE_BMSK 0x10000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ARDALLOCATE_SHFT       0x1c

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ABURST_BMSK 0x08000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ABURST_SHFT       0x1b

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AEXCLUSIVE_BMSK 0x04000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AEXCLUSIVE_SHFT       0x1a

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AWRITE_BMSK 0x02000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AWRITE_SHFT       0x19

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AFULL_BMSK 0x01000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AFULL_SHFT       0x18

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ARDBEADNDXEN_BMSK 0x00800000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ARDBEADNDXEN_SHFT       0x17

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AOOO_BMSK 0x00400000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AOOO_SHFT       0x16

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_APREQPRIORITY_BMSK 0x00380000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_APREQPRIORITY_SHFT       0x13

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ASIZE_BMSK 0x00070000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ASIZE_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AMSSSELFAUTH_BMSK 0x00008000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AMSSSELFAUTH_SHFT        0xf

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ALEN_BMSK 0x00007f00
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ALEN_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AINST_BMSK 0x00000080
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AINST_SHFT        0x7

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_APROTNS_BMSK 0x00000040
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_APROTNS_SHFT        0x6

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_APRIV_BMSK 0x00000020
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_APRIV_SHFT        0x5

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AINNERSHARED_BMSK 0x00000010
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AINNERSHARED_SHFT        0x4

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ASHARED_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_ASHARED_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AMEMTYPE_BMSK 0x00000007
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR1_AMEMTYPE_SHFT        0x0

//// Register XPU_MESYNR2 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_ADDR(x) (x+0x00000158)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_PHYS(x) (x+0x00000158)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_RMSK 0x0000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_SAVERESTORE_IN_PROGRESS_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_SAVERESTORE_IN_PROGRESS_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_MODEM_PRT_HIT_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_MODEM_PRT_HIT_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_SECURE_PRT_HIT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_SECURE_PRT_HIT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_NONSECURE_PRT_HIT_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_MESYNR2_NONSECURE_PRT_HIT_SHFT        0x0

//// Register XPU_CR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_ADDR(x) (x+0x00000080)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_PHYS(x) (x+0x00000080)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_RMSK 0x0001379f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_MSAE_BMSK 0x00010000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_MSAE_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_AMT_MSACLROE_BMSK 0x00002000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_AMT_MSACLROE_SHFT        0xd

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_AMT_MSACLRWE_BMSK 0x00001000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_AMT_MSACLRWE_SHFT        0xc

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_CLEIE_BMSK 0x00000400
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_CLEIE_SHFT        0xa

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_CFGEIE_BMSK 0x00000200
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_CFGEIE_SHFT        0x9

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_DYNAMIC_CLK_EN_BMSK 0x00000100
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_DYNAMIC_CLK_EN_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_AMTE_BMSK 0x00000080
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_AMTE_SHFT        0x7

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_DCDEE_BMSK 0x00000010
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_DCDEE_SHFT        0x4

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_EIE_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_EIE_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_CLERE_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_CLERE_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_CFGERE_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_CFGERE_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_XPUVMIDE_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_CR_XPUVMIDE_SHFT        0x0

//// Register XPU_PRTN_RACR_SHADOW ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_ADDR(x) (x+0x00000088)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_PHYS(x) (x+0x00000088)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_RE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACR_SHADOW_RE_SHFT        0x0

//// Register XPU_PRTN_WACR_SHADOW ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_ADDR(x) (x+0x0000008c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_PHYS(x) (x+0x0000008c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_WE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACR_SHADOW_WE_SHFT        0x0

//// Register XPU_PRTN_START_SHADOW0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_ADDR(x) (x+0x00000090)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_PHYS(x) (x+0x00000090)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_RMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_SHFT         12
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_ADDR_BMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START_SHADOW0_ADDR_SHFT        0xc

//// Register XPU_PRTN_END_SHADOW0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_ADDR(x) (x+0x00000098)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_PHYS(x) (x+0x00000098)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_RMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_SHFT         12
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_ADDR_BMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END_SHADOW0_ADDR_SHFT        0xc

//// Register XPU_RPU_ACRN ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_ADDR(base, n) (base+0xA0+0x4*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_PHYS(base, n) (base+0xA0+0x4*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_MAXn          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_ADDR(base, n), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_ADDR(base, n), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_ADDR(base, n), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_ADDR(base, n), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_RWE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_RPU_ACRN_RWE_SHFT        0x0

//// Register XPU_EAR0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_ADDR(x) (x+0x000000c0)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_PHYS(x) (x+0x000000c0)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_PA_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_EAR0_PA_SHFT        0x0

//// Register XPU_ESR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_ADDR(x) (x+0x000000c8)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_PHYS(x) (x+0x000000c8)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_RMSK 0x8000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_MULTI_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_MULTI_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_CLMULTI_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_CLMULTI_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_CFGMULTI_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_CFGMULTI_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_CLIENT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_CLIENT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_CFG_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESR_CFG_SHFT        0x0

//// Register XPU_ESRRESTORE ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_ADDR(x) (x+0x000000cc)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_PHYS(x) (x+0x000000cc)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_RMSK 0x8000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_MULTI_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_MULTI_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_CLMULTI_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_CLMULTI_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_CFGMULTI_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_CFGMULTI_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_CLIENT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_CLIENT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_CFG_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESRRESTORE_CFG_SHFT        0x0

//// Register XPU_ESYNR0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ADDR(x) (x+0x000000d0)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_PHYS(x) (x+0x000000d0)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ATID_BMSK 0xff000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ATID_SHFT       0x18

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_AVMID_BMSK 0x00ff0000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_AVMID_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ABID_BMSK 0x0000e000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_ABID_SHFT        0xd

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_APID_BMSK 0x00001f00
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_APID_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_AMID_BMSK 0x000000ff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR0_AMID_SHFT        0x0

//// Register XPU_ESYNR1 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ADDR(x) (x+0x000000d4)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_PHYS(x) (x+0x000000d4)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_DCD_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_DCD_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AC_BMSK 0x40000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AC_SHFT       0x1e

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_BURSTLEN_BMSK 0x20000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_BURSTLEN_SHFT       0x1d

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ARDALLOCATE_BMSK 0x10000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ARDALLOCATE_SHFT       0x1c

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ABURST_BMSK 0x08000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ABURST_SHFT       0x1b

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AEXCLUSIVE_BMSK 0x04000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AEXCLUSIVE_SHFT       0x1a

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AWRITE_BMSK 0x02000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AWRITE_SHFT       0x19

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AFULL_BMSK 0x01000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AFULL_SHFT       0x18

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ARDBEADNDXEN_BMSK 0x00800000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ARDBEADNDXEN_SHFT       0x17

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AOOO_BMSK 0x00400000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AOOO_SHFT       0x16

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_APREQPRIORITY_BMSK 0x00380000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_APREQPRIORITY_SHFT       0x13

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ASIZE_BMSK 0x00070000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ASIZE_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AMSSSELFAUTH_BMSK 0x00008000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AMSSSELFAUTH_SHFT        0xf

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ALEN_BMSK 0x00007f00
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ALEN_SHFT        0x8

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AINST_BMSK 0x00000080
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AINST_SHFT        0x7

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_APROTNS_BMSK 0x00000040
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_APROTNS_SHFT        0x6

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_APRIV_BMSK 0x00000020
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_APRIV_SHFT        0x5

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AINNERSHARED_BMSK 0x00000010
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AINNERSHARED_SHFT        0x4

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ASHARED_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_ASHARED_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AMEMTYPE_BMSK 0x00000007
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR1_AMEMTYPE_SHFT        0x0

//// Register XPU_ESYNR2 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_ADDR(x) (x+0x000000d8)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_PHYS(x) (x+0x000000d8)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_RMSK 0x0000000f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_SAVERESTORE_IN_PROGRESS_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_SAVERESTORE_IN_PROGRESS_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_MODEM_PRT_HIT_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_MODEM_PRT_HIT_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_SECURE_PRT_HIT_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_SECURE_PRT_HIT_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_NONSECURE_PRT_HIT_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_ESYNR2_NONSECURE_PRT_HIT_SHFT        0x0

//// Register XPU_UMR_RACR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_ADDR(x) (x+0x000000e0)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_PHYS(x) (x+0x000000e0)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_RE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_RACR_RE_SHFT        0x0

//// Register XPU_UMR_WACR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_ADDR(x) (x+0x000000e4)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_PHYS(x) (x+0x000000e4)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_WE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_WACR_WE_SHFT        0x0

//// Register XPU_UMR_CNTL ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_ADDR(x) (x+0x000000f0)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_PHYS(x) (x+0x000000f0)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_RMSK 0x00000003
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_MSACLROE_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_MSACLROE_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_MSACLRWE_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_UMR_CNTL_MSACLRWE_SHFT        0x0

//// Register XPU_IDR0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_ADDR(x) (x+0x00000074)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_PHYS(x) (x+0x00000074)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_RMSK 0xff3fbfff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT       0x1f

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_SAVERESTORE_HW_EN_BMSK 0x40000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_SAVERESTORE_HW_EN_SHFT       0x1e

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_MSB_BMSK 0x3f000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_MSB_SHFT       0x18

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_LSB_BMSK 0x003f0000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_LSB_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_BLED_BMSK 0x00008000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_BLED_SHFT        0xf

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_XPUT_BMSK 0x00003000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_XPUT_SHFT        0xc

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_PT_BMSK 0x00000800
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_PT_SHFT        0xb

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_MV_BMSK 0x00000400
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_MV_SHFT        0xa

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_NRG_BMSK 0x000003ff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR0_NRG_SHFT        0x0

//// Register XPU_IDR1 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_ADDR(x) (x+0x00000078)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_PHYS(x) (x+0x00000078)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_RMSK 0x7f3ffeff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_AMT_HW_ENABLE_BMSK 0x40000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_AMT_HW_ENABLE_SHFT       0x1e

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_CLIENT_ADDR_WIDTH_BMSK 0x3f000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_CLIENT_ADDR_WIDTH_SHFT       0x18

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_CONFIG_ADDR_WIDTH_BMSK 0x003f0000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_CONFIG_ADDR_WIDTH_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_QRIB_EN_BMSK 0x00008000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_QRIB_EN_SHFT        0xf

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_ASYNC_MODE_BMSK 0x00004000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_ASYNC_MODE_SHFT        0xe

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_CONFIG_TYPE_BMSK 0x00002000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_CONFIG_TYPE_SHFT        0xd

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_CLIENT_PIPELINE_ENABLED_BMSK 0x00001000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_CLIENT_PIPELINE_ENABLED_SHFT        0xc

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_MSA_CHECK_HW_ENABLE_BMSK 0x00000800
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_MSA_CHECK_HW_ENABLE_SHFT        0xb

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_XPU_SYND_REG_ABSENT_BMSK 0x00000400
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_XPU_SYND_REG_ABSENT_SHFT        0xa

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_TZXPU_BMSK 0x00000200
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_TZXPU_SHFT        0x9

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_NVMID_BMSK 0x000000ff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_IDR1_NVMID_SHFT        0x0

//// Register XPU_REV ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_ADDR(x) (x+0x0000007c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_PHYS(x) (x+0x0000007c)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_MAJOR_BMSK 0xf0000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_MAJOR_SHFT       0x1c

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_MINOR_BMSK 0x0fff0000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_MINOR_SHFT       0x10

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_STEP_BMSK 0x0000ffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_REV_STEP_SHFT        0x0

//// Register XPU_PRTN_RACRM ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_ADDR(base, n, m) (base+0x200+0x80*n+0x4*m)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_PHYS(base, n, m) (base+0x200+0x80*n+0x4*m)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_MAXn         24
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_MAXm          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_INI2(base, n, m) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_ADDR(base, n, m), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_INMI2(base, n, m, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_ADDR(base, n, m), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_OUTI2(base, n, m, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_ADDR(base, n, m), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_OUTMI2(base, n, m, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_ADDR(base, n, m), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_INI2(base, n, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_RE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_RACRM_RE_SHFT        0x0

//// Register XPU_PRTN_WACRM ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_ADDR(base, n, m) (base+0x220+0x80*n+0x4*m)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_PHYS(base, n, m) (base+0x220+0x80*n+0x4*m)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_MAXn         24
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_MAXm          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_INI2(base, n, m) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_ADDR(base, n, m), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_INMI2(base, n, m, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_ADDR(base, n, m), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_OUTI2(base, n, m, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_ADDR(base, n, m), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_OUTMI2(base, n, m, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_ADDR(base, n, m), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_INI2(base, n, m)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_WE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_WACRM_WE_SHFT        0x0

//// Register XPU_PRTN_START0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_ADDR(base, n) (base+0x240+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_PHYS(base, n) (base+0x240+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_RMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_SHFT         12
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_MAXn         24
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_ADDR(base, n), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_ADDR(base, n), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_ADDR(base, n), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_ADDR(base, n), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_ADDR_BMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_START0_ADDR_SHFT        0xc

//// Register XPU_PRTN_END0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_ADDR(base, n) (base+0x248+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_PHYS(base, n) (base+0x248+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_RMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_SHFT         12
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_MAXn         24
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_ADDR(base, n), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_ADDR(base, n), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_ADDR(base, n), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_ADDR(base, n), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_ADDR_BMSK 0xfffff000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_END0_ADDR_SHFT        0xc

//// Register XPU_PRTN_SCR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_ADDR(base, n) (base+0x250+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_PHYS(base, n) (base+0x250+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_RMSK 0x0000003f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_MAXn         24
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_ADDR(base, n), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_ADDR(base, n), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_ADDR(base, n), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_ADDR(base, n), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_SCLROE_BMSK 0x00000020
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_SCLROE_SHFT        0x5

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_VMIDCLROE_BMSK 0x00000010
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_VMIDCLROE_SHFT        0x4

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_MSACLROE_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_MSACLROE_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_VMIDCLRWE_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_VMIDCLRWE_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_MSACLRWE_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_MSACLRWE_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_NS_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_SCR_NS_SHFT        0x0

//// Register XPU_PRTN_MCR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_ADDR(base, n) (base+0x254+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_PHYS(base, n) (base+0x254+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_RMSK 0x0000003f
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_MAXn         24
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_ADDR(base, n), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_ADDR(base, n), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_ADDR(base, n), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_ADDR(base, n), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_MSACLROE_BMSK 0x00000020
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_MSACLROE_SHFT        0x5

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_VMIDCLROE_BMSK 0x00000010
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_VMIDCLROE_SHFT        0x4

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_SCLROE_BMSK 0x00000008
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_SCLROE_SHFT        0x3

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_VMIDCLE_BMSK 0x00000004
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_VMIDCLE_SHFT        0x2

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_SCLE_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_SCLE_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_MSAE_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_MCR_MSAE_SHFT        0x0

//// Register XPU_PRTN_CNTL0 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_ADDR(base, n) (base+0x258+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_PHYS(base, n) (base+0x258+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_RMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_SHFT         31
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_MAXn         24
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_ADDR(base, n), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_ADDR(base, n), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_ADDR(base, n), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_ADDR(base, n), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_PD_BMSK 0x80000000
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL0_PD_SHFT       0x1f

//// Register XPU_PRTN_CNTL1 ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_ADDR(base, n) (base+0x25C+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_PHYS(base, n) (base+0x25C+0x80*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_RMSK 0x00000003
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_MAXn         24
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_ADDR(base, n), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_ADDR(base, n), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_ADDR(base, n), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_ADDR(base, n), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_ASRC_BMSK 0x00000002
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_ASRC_SHFT        0x1

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_CSRC_BMSK 0x00000001
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_PRTN_CNTL1_CSRC_SHFT        0x0

//// Register XPU_AMT_RACR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_ADDR(x) (x+0x000000e8)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_PHYS(x) (x+0x000000e8)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_RE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_RACR_RE_SHFT        0x0

//// Register XPU_AMT_WACR ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_ADDR(x) (x+0x000000ec)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_PHYS(x) (x+0x000000ec)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_IN(x) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_ADDR(x), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_INM(x, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_ADDR(x), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_OUT(x, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_ADDR(x), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_ADDR(x), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_WE_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMT_WACR_WE_SHFT        0x0

//// Register XPU_AMTRN ////

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_ADDR(base, n) (base+0x200+0x80*NUM_RES_GRP+0x4*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_PHYS(base, n) (base+0x200+0x80*NUM_RES_GRP+0x4*n)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_RMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_SHFT          0
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_MAXn        127
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_INI(base, n) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_ADDR(base, n), HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_RMSK)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_ADDR(base, n), mask) 
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_OUTI(base, n, val) \
	out_dword( HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_ADDR(base, n), val)
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_ADDR(base, n), mask, val, HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_AMTMASK_BMSK 0xffffffff
#define HWIO_BIMC_MPU1132A_25_M31L12_AXI_AMT_QR_REST_CLHLT_XPU_AMTRN_AMTMASK_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_ARBITER
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x)                     (x+0x00000000)
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_PHYS(x)                     (x+0x00000000)
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_RMSK                        0x00ffffff
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_SHFT                                 0
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_IN(x)                       \
	in_dword_masked ( HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x), HWIO_BRIC_ARBITER_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_INM(x, mask)                \
	in_dword_masked ( HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_OUT(x, val)                 \
	out_dword( HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_ARBITER_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_COMPONENT_INFO_INSTANCE_BMSK               0x00ff0000
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_INSTANCE_SHFT                     0x10

#define HWIO_BRIC_ARBITER_COMPONENT_INFO_SUB_TYPE_BMSK               0x0000ff00
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_SUB_TYPE_SHFT                      0x8
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_SUB_TYPE_ARBITER_FVAL             0x2u

#define HWIO_BRIC_ARBITER_COMPONENT_INFO_TYPE_BMSK                   0x000000ff
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_TYPE_SHFT                          0x0
#define HWIO_BRIC_ARBITER_COMPONENT_INFO_TYPE_SLAVEWAY_FVAL                0x3u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x)               (x+0x00000020)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_PHYS(x)               (x+0x00000020)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_RMSK                  0x8000ffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_SHFT                           0
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_OUT(x, val)           \
	out_dword( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ARB2SW_PIPELINE_EN_BMSK 0x80000000
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_ARB2SW_PIPELINE_EN_SHFT       0x1f

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_WGB_DEPTH_BMSK        0x0000ff00
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_WGB_DEPTH_SHFT               0x8

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK    0x000000ff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT           0x0
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_ROUND_ROBIN_FVAL       0x0u
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_FAIR_ROUND_ROBIN_FVAL       0x1u
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_PRIORITY_RR_FVAL       0x2u
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_PRIORITY_FRR_FVAL       0x3u
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_0_FUNCTIONALITY_TIERED_RR_FVAL       0x4u

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_ADDR(x)               (x+0x00000030)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_PHYS(x)               (x+0x00000030)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_RMSK                  0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_SHFT                           0
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_OUT(x, val)           \
	out_dword( HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK 0xffffffff
#define HWIO_BRIC_ARBITER_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x)                         (x+0x00000200)
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_PHYS(x)                         (x+0x00000200)
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_RMSK                            0x00000001
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_SHFT                                     0
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x), HWIO_BRIC_ARBITER_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_OUT(x, val)                     \
	out_dword( HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_ARBITER_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_CLOCK_CTRL_CORE_CLOCK_GATING_EN_BMSK       0x00000001
#define HWIO_BRIC_ARBITER_CLOCK_CTRL_CORE_CLOCK_GATING_EN_SHFT              0x0

//// Register MODE ////

#define HWIO_BRIC_ARBITER_MODE_ADDR(x)                               (x+0x00000210)
#define HWIO_BRIC_ARBITER_MODE_PHYS(x)                               (x+0x00000210)
#define HWIO_BRIC_ARBITER_MODE_RMSK                                  0xf0000001
#define HWIO_BRIC_ARBITER_MODE_SHFT                                           0
#define HWIO_BRIC_ARBITER_MODE_IN(x)                                 \
	in_dword_masked ( HWIO_BRIC_ARBITER_MODE_ADDR(x), HWIO_BRIC_ARBITER_MODE_RMSK)
#define HWIO_BRIC_ARBITER_MODE_INM(x, mask)                          \
	in_dword_masked ( HWIO_BRIC_ARBITER_MODE_ADDR(x), mask) 
#define HWIO_BRIC_ARBITER_MODE_OUT(x, val)                           \
	out_dword( HWIO_BRIC_ARBITER_MODE_ADDR(x), val)
#define HWIO_BRIC_ARBITER_MODE_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_MODE_ADDR(x), mask, val, HWIO_BRIC_ARBITER_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_MODE_WR_GRANTS_AHEAD_BMSK                  0xf0000000
#define HWIO_BRIC_ARBITER_MODE_WR_GRANTS_AHEAD_SHFT                        0x1c

#define HWIO_BRIC_ARBITER_MODE_PRIORITY_RR_EN_BMSK                   0x00000001
#define HWIO_BRIC_ARBITER_MODE_PRIORITY_RR_EN_SHFT                          0x0

//// Register MASTERN_GRANTS ////

#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_ADDR(base, n)               (base+0x220+0x4*n)
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_PHYS(base, n)               (base+0x220+0x4*n)
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_RMSK                        0x0000800f
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_SHFT                                 0
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_MAXn                                 6
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_INI(base, n)                \
	in_dword_masked ( HWIO_BRIC_ARBITER_MASTERN_GRANTS_ADDR(base, n), HWIO_BRIC_ARBITER_MASTERN_GRANTS_RMSK)
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_INMI(base, n, mask)         \
	in_dword_masked ( HWIO_BRIC_ARBITER_MASTERN_GRANTS_ADDR(base, n), mask) 
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_OUTI(base, n, val)          \
	out_dword( HWIO_BRIC_ARBITER_MASTERN_GRANTS_ADDR(base, n), val)
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_OUTMI(base, n, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_ARBITER_MASTERN_GRANTS_ADDR(base, n), mask, val, HWIO_BRIC_ARBITER_MASTERN_GRANTS_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_RESTRICT_RD_DURING_WR_BMSK  0x00008000
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_RESTRICT_RD_DURING_WR_SHFT         0xf

#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_RD_GRANTS_DURING_WR_BMSK    0x0000000f
#define HWIO_BRIC_ARBITER_MASTERN_GRANTS_RD_GRANTS_DURING_WR_SHFT           0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_GLOBAL1
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register BRIC_GLOBAL1_COMPONENT_INFO ////

#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x)        (x+0x00000000)
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_PHYS(x)        (x+0x00000000)
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_RMSK           0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_SHFT                    0
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_IN(x)          \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_OUT(x, val)    \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_SUB_TYPE_BMSK  0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_SUB_TYPE_SHFT         0x8
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_SUB_TYPE_GLOBAL1_FVAL       0x1u

#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_TYPE_BMSK      0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_TYPE_SHFT             0x0
#define HWIO_BRIC_GLOBAL1_BRIC_GLOBAL1_COMPONENT_INFO_TYPE_GLOBAL_FVAL       0x1u

//// Register BRIC_HW_INFO ////

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x)                       (x+0x00000010)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_PHYS(x)                       (x+0x00000010)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_RMSK                          0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_SHFT                                   0
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_OUT(x, val)                   \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_MAJOR_BMSK                    0xff000000
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_MAJOR_SHFT                          0x18

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_BRANCH_BMSK                   0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_BRANCH_SHFT                         0x10

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_MINOR_BMSK                    0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_MINOR_SHFT                           0x8

#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ECO_BMSK                      0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_HW_INFO_ECO_SHFT                             0x0

//// Register BRIC_HW_VERSION ////

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x)                    (x+0x00000014)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_PHYS(x)                    (x+0x00000014)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_RMSK                       0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_SHFT                                0
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_OUT(x, val)                \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_MAJOR_BMSK                 0xff000000
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_MAJOR_SHFT                       0x18

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_BRANCH_BMSK                0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_BRANCH_SHFT                      0x10

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_MINOR_BMSK                 0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_MINOR_SHFT                        0x8

#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ECO_BMSK                   0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_HW_VERSION_ECO_SHFT                          0x0

//// Register BRIC_CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x)          (x+0x00000020)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_PHYS(x)          (x+0x00000020)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_RMSK             0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR_WIDTH_BMSK  0xff000000
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_ADDR_WIDTH_SHFT        0x18

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_BUSID_BMSK       0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_BUSID_SHFT             0x10

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_NUM_SWAYS_BMSK   0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_NUM_SWAYS_SHFT          0x8

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_NUM_MPORTS_BMSK  0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_0_NUM_MPORTS_SHFT         0x0

//// Register BRIC_CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x)          (x+0x00000030)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_PHYS(x)          (x+0x00000030)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_RMSK             0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_DATA_WIDTH_BMSK  0xffff0000
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_DATA_WIDTH_SHFT        0x10

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_TID_WIDTH_BMSK   0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_TID_WIDTH_SHFT          0x8

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_MID_WIDTH_BMSK   0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_1_MID_WIDTH_SHFT          0x0

//// Register BRIC_CONFIGURATION_INFO_2A ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x)         (x+0x00000040)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_PHYS(x)         (x+0x00000040)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_RMSK            0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_SHFT                     0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_IN(x)           \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_OUT(x, val)     \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_CFG_ADDR_BASE_GLOBAL_BMSK 0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2A_CFG_ADDR_BASE_GLOBAL_SHFT        0x0

//// Register BRIC_CONFIGURATION_INFO_2B ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x)         (x+0x00000044)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_PHYS(x)         (x+0x00000044)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_RMSK            0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_SHFT                     0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_IN(x)           \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_OUT(x, val)     \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_CFG_ADDR_BASE_MPORTS_BMSK 0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2B_CFG_ADDR_BASE_MPORTS_SHFT        0x0

//// Register BRIC_CONFIGURATION_INFO_2C ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x)         (x+0x00000048)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_PHYS(x)         (x+0x00000048)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_RMSK            0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_SHFT                     0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_IN(x)           \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_OUT(x, val)     \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_CFG_ADDR_BASE_SWAYS_BMSK 0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2C_CFG_ADDR_BASE_SWAYS_SHFT        0x0

//// Register BRIC_CONFIGURATION_INFO_2D ////

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x)         (x+0x0000004c)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_PHYS(x)         (x+0x0000004c)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_RMSK            0x00ffffff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_SHFT                     0
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_IN(x)           \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_OUT(x, val)     \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_SWAYS_LARGE_BMSK 0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_SWAYS_LARGE_SHFT       0x10

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_SWAYS_BMSK 0x0000ff00
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_SWAYS_SHFT        0x8

#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_MPORTS_BMSK 0x000000ff
#define HWIO_BRIC_GLOBAL1_BRIC_CONFIGURATION_INFO_2D_CFG_NUM_MPORTS_SHFT        0x0

//// Register BRIC_INTERRUPT_0_STATUS_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x)          (x+0x00000100)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_PHYS(x)          (x+0x00000100)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_0_CLEAR_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x)           (x+0x00000108)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_PHYS(x)           (x+0x00000108)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_RMSK              0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_MPORT_BMSK        0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_0_MPORT_SHFT               0x0

//// Register BRIC_INTERRUPT_0_ENABLE_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x)          (x+0x0000010c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_PHYS(x)          (x+0x0000010c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_0_STATUS_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x)          (x+0x00000110)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_PHYS(x)          (x+0x00000110)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_SWAY_0_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_0_CLEAR_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x)           (x+0x00000118)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_PHYS(x)           (x+0x00000118)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_SWAY_0_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_1_SWAY_0_SHFT              0x0

//// Register BRIC_INTERRUPT_0_ENABLE_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x)          (x+0x0000011c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_PHYS(x)          (x+0x0000011c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_SWAY_0_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_0_STATUS_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x)          (x+0x00000120)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_PHYS(x)          (x+0x00000120)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_SWAY_1_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_0_CLEAR_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x)           (x+0x00000128)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_PHYS(x)           (x+0x00000128)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_SWAY_1_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_2_SWAY_1_SHFT              0x0

//// Register BRIC_INTERRUPT_0_ENABLE_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x)          (x+0x0000012c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_PHYS(x)          (x+0x0000012c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_SWAY_1_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_0_STATUS_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x)          (x+0x00000130)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_PHYS(x)          (x+0x00000130)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_SWAY_2_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_0_CLEAR_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x)           (x+0x00000138)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_PHYS(x)           (x+0x00000138)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_SWAY_2_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_3_SWAY_2_SHFT              0x0

//// Register BRIC_INTERRUPT_0_ENABLE_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x)          (x+0x0000013c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_PHYS(x)          (x+0x0000013c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_SWAY_2_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_0_STATUS_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x)          (x+0x00000140)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_PHYS(x)          (x+0x00000140)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ARB_BMSK         0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_STATUS_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_0_CLEAR_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x)           (x+0x00000148)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_PHYS(x)           (x+0x00000148)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ARB_BMSK          0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_CLEAR_4_ARB_SHFT                 0x0

//// Register BRIC_INTERRUPT_0_ENABLE_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x)          (x+0x0000014c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_PHYS(x)          (x+0x0000014c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ARB_BMSK         0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_0_ENABLE_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_2_STATUS_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x)          (x+0x00000180)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_PHYS(x)          (x+0x00000180)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_2_CLEAR_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x)           (x+0x00000188)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_PHYS(x)           (x+0x00000188)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_RMSK              0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_MPORT_BMSK        0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_0_MPORT_SHFT               0x0

//// Register BRIC_INTERRUPT_2_ENABLE_0 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x)          (x+0x0000018c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_PHYS(x)          (x+0x0000018c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_2_STATUS_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x)          (x+0x00000190)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_PHYS(x)          (x+0x00000190)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_SWAY_0_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_2_CLEAR_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x)           (x+0x00000198)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_PHYS(x)           (x+0x00000198)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_SWAY_0_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_1_SWAY_0_SHFT              0x0

//// Register BRIC_INTERRUPT_2_ENABLE_1 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x)          (x+0x0000019c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_PHYS(x)          (x+0x0000019c)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_SWAY_0_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_2_STATUS_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x)          (x+0x000001a0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_PHYS(x)          (x+0x000001a0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_SWAY_1_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_2_CLEAR_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x)           (x+0x000001a8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_PHYS(x)           (x+0x000001a8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_SWAY_1_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_2_SWAY_1_SHFT              0x0

//// Register BRIC_INTERRUPT_2_ENABLE_2 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x)          (x+0x000001ac)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_PHYS(x)          (x+0x000001ac)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_SWAY_1_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_2_STATUS_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x)          (x+0x000001b0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_PHYS(x)          (x+0x000001b0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_SWAY_2_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_2_CLEAR_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x)           (x+0x000001b8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_PHYS(x)           (x+0x000001b8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_SWAY_2_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_3_SWAY_2_SHFT              0x0

//// Register BRIC_INTERRUPT_2_ENABLE_3 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x)          (x+0x000001bc)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_PHYS(x)          (x+0x000001bc)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_SWAY_2_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_2_STATUS_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x)          (x+0x000001c0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_PHYS(x)          (x+0x000001c0)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ARB_BMSK         0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_STATUS_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_2_CLEAR_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x)           (x+0x000001c8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_PHYS(x)           (x+0x000001c8)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_SHFT                       0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ARB_BMSK          0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_CLEAR_4_ARB_SHFT                 0x0

//// Register BRIC_INTERRUPT_2_ENABLE_4 ////

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x)          (x+0x000001cc)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_PHYS(x)          (x+0x000001cc)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_SHFT                      0
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ARB_BMSK         0x0000000f
#define HWIO_BRIC_GLOBAL1_BRIC_INTERRUPT_2_ENABLE_4_ARB_SHFT                0x0

//// Register BRIC_REF_TIMER_INTERVAL ////

#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x)            (x+0x00000200)
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_PHYS(x)            (x+0x00000200)
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_RMSK               0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_SHFT                        0
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_IN(x)              \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_OUT(x, val)        \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_INTERVAL_BMSK      0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_REF_TIMER_INTERVAL_INTERVAL_SHFT             0x0

//// Register BRIC_DEBUG_SELECT ////

#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x)                  (x+0x00000210)
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_PHYS(x)                  (x+0x00000210)
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_RMSK                     0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_SHFT                              0
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_OUT(x, val)              \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_BMSK           0xff000000
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_SHFT                 0x18
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_RESERVED_FVAL        0x0u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_CONFIG_FVAL          0x1u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_MASTERPORT_FVAL       0x2u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_SLAVEWAY_FVAL        0x3u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_ARBITER_FVAL         0x4u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_PERFMON_FVAL         0x5u
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_COMPONENT_OTHER_FVAL           0x6u

#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_INSTANCE_BMSK            0x00ff0000
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_INSTANCE_SHFT                  0x10

#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_SELECT_BMSK              0x0000ffff
#define HWIO_BRIC_GLOBAL1_BRIC_DEBUG_SELECT_SELECT_SHFT                     0x0

//// Register BRIC_MSA_LOCKS ////

#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x)                     (x+0x00000300)
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_PHYS(x)                     (x+0x00000300)
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_RMSK                        0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_SHFT                                 0
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_IN(x)                       \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_INM(x, mask)                \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_OUT(x, val)                 \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_LOCK_BMSK                   0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_MSA_LOCKS_LOCK_SHFT                          0x0

//// Register BRIC_PROTNS_LOCKS ////

#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x)                  (x+0x00000310)
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_PHYS(x)                  (x+0x00000310)
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_RMSK                     0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_SHFT                              0
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x), HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_RMSK)
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_OUT(x, val)              \
	out_dword( HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x), val)
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_ADDR(x), mask, val, HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_LOCK_BMSK                0xffffffff
#define HWIO_BRIC_GLOBAL1_BRIC_PROTNS_LOCKS_LOCK_SHFT                       0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_GLOBAL2
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register BRIC_GLOBAL2_COMPONENT_INFO ////

#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x)        (x+0x00000000)
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_PHYS(x)        (x+0x00000000)
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_RMSK           0x0000ffff
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_SHFT                    0
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_IN(x)          \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_OUT(x, val)    \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_SUB_TYPE_BMSK  0x0000ff00
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_SUB_TYPE_SHFT         0x8
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_SUB_TYPE_GLOBAL2_FVAL       0x2u

#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_TYPE_BMSK      0x000000ff
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_TYPE_SHFT             0x0
#define HWIO_BRIC_GLOBAL2_BRIC_GLOBAL2_COMPONENT_INFO_TYPE_GLOBAL_FVAL       0x1u

//// Register BRIC_INTERRUPT_1_STATUS_0 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x)          (x+0x00000100)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_PHYS(x)          (x+0x00000100)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_1_CLEAR_0 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x)           (x+0x00000108)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_PHYS(x)           (x+0x00000108)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_RMSK              0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_MPORT_BMSK        0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_0_MPORT_SHFT               0x0

//// Register BRIC_INTERRUPT_1_ENABLE_0 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x)          (x+0x0000010c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_PHYS(x)          (x+0x0000010c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_RMSK             0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_MPORT_BMSK       0x0000007f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_0_MPORT_SHFT              0x0

//// Register BRIC_INTERRUPT_1_STATUS_1 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x)          (x+0x00000110)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_PHYS(x)          (x+0x00000110)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_SWAY_0_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_1_CLEAR_1 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x)           (x+0x00000118)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_PHYS(x)           (x+0x00000118)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_SWAY_0_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_1_SWAY_0_SHFT              0x0

//// Register BRIC_INTERRUPT_1_ENABLE_1 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x)          (x+0x0000011c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_PHYS(x)          (x+0x0000011c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_SWAY_0_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_1_SWAY_0_SHFT             0x0

//// Register BRIC_INTERRUPT_1_STATUS_2 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x)          (x+0x00000120)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_PHYS(x)          (x+0x00000120)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_SWAY_1_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_1_CLEAR_2 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x)           (x+0x00000128)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_PHYS(x)           (x+0x00000128)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_SWAY_1_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_2_SWAY_1_SHFT              0x0

//// Register BRIC_INTERRUPT_1_ENABLE_2 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x)          (x+0x0000012c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_PHYS(x)          (x+0x0000012c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_SWAY_1_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_2_SWAY_1_SHFT             0x0

//// Register BRIC_INTERRUPT_1_STATUS_3 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x)          (x+0x00000130)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_PHYS(x)          (x+0x00000130)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_SWAY_2_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_1_CLEAR_3 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x)           (x+0x00000138)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_PHYS(x)           (x+0x00000138)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_SWAY_2_BMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_3_SWAY_2_SHFT              0x0

//// Register BRIC_INTERRUPT_1_ENABLE_3 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x)          (x+0x0000013c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_PHYS(x)          (x+0x0000013c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_SWAY_2_BMSK      0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_3_SWAY_2_SHFT             0x0

//// Register BRIC_INTERRUPT_1_STATUS_4 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x)          (x+0x00000140)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_PHYS(x)          (x+0x00000140)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ARB_BMSK         0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_STATUS_4_ARB_SHFT                0x0

//// Register BRIC_INTERRUPT_1_CLEAR_4 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x)           (x+0x00000148)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_PHYS(x)           (x+0x00000148)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_RMSK              0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_SHFT                       0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_IN(x)             \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_OUT(x, val)       \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ARB_BMSK          0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_CLEAR_4_ARB_SHFT                 0x0

//// Register BRIC_INTERRUPT_1_ENABLE_4 ////

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x)          (x+0x0000014c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_PHYS(x)          (x+0x0000014c)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_RMSK             0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_SHFT                      0
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_IN(x)            \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_OUT(x, val)      \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ARB_BMSK         0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_INTERRUPT_1_ENABLE_4_ARB_SHFT                0x0

//// Register BRIC_DEFAULT_SEGMENT ////

#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x)               (x+0x000001f0)
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_PHYS(x)               (x+0x000001f0)
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_RMSK                  0x800f000f
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_SHFT                           0
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x), HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_OUT(x, val)           \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x), val)
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_ADDR(x), mask, val, HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_REDIRECT_EN_BMSK      0x80000000
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_REDIRECT_EN_SHFT            0x1f

#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_REDIRECT_BMSK         0x000f0000
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_REDIRECT_SHFT               0x10

#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_DEFAULT_BMSK          0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_DEFAULT_SEGMENT_DEFAULT_SHFT                 0x0

//// Register BRIC_SEGMENTN_ADDR_BASE_A_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_ADDR(base, n) (base+0x200+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_PHYS(base, n) (base+0x200+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_RMSK       0xfff0040f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_BASE_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_BASE_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_BASE_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_BASE_10_SHFT        0xa

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_RFU_BMSK   0x0000000c
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_RFU_SHFT          0x2

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_TYPE_BMSK  0x00000002
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_TYPE_SHFT         0x1

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_ENABLE_BMSK 0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_LOWER_ENABLE_SHFT        0x0

//// Register BRIC_SEGMENTN_ADDR_BASE_A_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_ADDR(base, n) (base+0x204+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_PHYS(base, n) (base+0x204+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_UNUSED_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_A_UPPER_UNUSED_SHFT        0x0

//// Register BRIC_SEGMENTN_ADDR_MASK_A_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_ADDR(base, n) (base+0x208+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_PHYS(base, n) (base+0x208+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_RMSK       0xfff00400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_SHFT               10
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_MASK_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_MASK_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_MASK_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_LOWER_MASK_10_SHFT        0xa

//// Register BRIC_SEGMENTN_ADDR_MASK_A_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_ADDR(base, n) (base+0x20C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_PHYS(base, n) (base+0x20C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_UNUSED_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_A_UPPER_UNUSED_SHFT        0x0

//// Register BRIC_SEGMENTN_ADDR_BASE_B_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_ADDR(base, n) (base+0x210+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_PHYS(base, n) (base+0x210+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_RMSK       0xfff0040f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_BASE_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_BASE_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_BASE_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_BASE_10_SHFT        0xa

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_RFU_BMSK   0x0000000c
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_RFU_SHFT          0x2

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_TYPE_BMSK  0x00000002
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_TYPE_SHFT         0x1

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_ENABLE_BMSK 0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_LOWER_ENABLE_SHFT        0x0

//// Register BRIC_SEGMENTN_ADDR_BASE_B_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_ADDR(base, n) (base+0x214+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_PHYS(base, n) (base+0x214+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_UNUSED_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_B_UPPER_UNUSED_SHFT        0x0

//// Register BRIC_SEGMENTN_ADDR_MASK_B_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_ADDR(base, n) (base+0x218+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_PHYS(base, n) (base+0x218+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_RMSK       0xfff00400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_SHFT               10
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_MASK_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_MASK_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_MASK_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_LOWER_MASK_10_SHFT        0xa

//// Register BRIC_SEGMENTN_ADDR_MASK_B_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_ADDR(base, n) (base+0x21C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_PHYS(base, n) (base+0x21C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_UNUSED_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_B_UPPER_UNUSED_SHFT        0x0

//// Register BRIC_SEGMENTN_ADDR_BASE_C_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_ADDR(base, n) (base+0x220+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_PHYS(base, n) (base+0x220+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_RMSK       0xfff0040f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_BASE_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_BASE_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_BASE_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_BASE_10_SHFT        0xa

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_RFU_BMSK   0x0000000c
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_RFU_SHFT          0x2

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_TYPE_BMSK  0x00000002
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_TYPE_SHFT         0x1

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_ENABLE_BMSK 0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_LOWER_ENABLE_SHFT        0x0

//// Register BRIC_SEGMENTN_ADDR_BASE_C_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_ADDR(base, n) (base+0x224+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_PHYS(base, n) (base+0x224+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_UNUSED_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_BASE_C_UPPER_UNUSED_SHFT        0x0

//// Register BRIC_SEGMENTN_ADDR_MASK_C_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_ADDR(base, n) (base+0x228+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_PHYS(base, n) (base+0x228+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_RMSK       0xfff00400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_SHFT               10
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_MASK_31_20_BMSK 0xfff00000
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_MASK_31_20_SHFT       0x14

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_MASK_10_BMSK 0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_LOWER_MASK_10_SHFT        0xa

//// Register BRIC_SEGMENTN_ADDR_MASK_C_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_ADDR(base, n) (base+0x22C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_PHYS(base, n) (base+0x22C+0x80*n)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_RMSK       0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_SHFT                0
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_MAXn                3
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_INI(base, n) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_UNUSED_BMSK 0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_SEGMENTN_ADDR_MASK_C_UPPER_UNUSED_SHFT        0x0

//// Register BRIC_REMAPN_ADDR_BASE_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_ADDR(base, n)  (base+0xA00+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_PHYS(base, n)  (base+0xA00+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_RMSK           0xf000040f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_SHFT                    0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_MAXn                    3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_INI(base, n)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_BASE_31_28_BMSK 0xf0000000
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_BASE_31_28_SHFT       0x1c

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_BASE_10_BMSK   0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_BASE_10_SHFT          0xa

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_RFU_BMSK       0x0000000e
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_RFU_SHFT              0x1

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_ENABLE_BMSK    0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_LOWER_ENABLE_SHFT           0x0

//// Register BRIC_REMAPN_ADDR_BASE_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_ADDR(base, n)  (base+0xA04+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_PHYS(base, n)  (base+0xA04+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_RMSK           0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_SHFT                    0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_MAXn                    3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_INI(base, n)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_UNUSED_BMSK    0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_BASE_UPPER_UNUSED_SHFT           0x0

//// Register BRIC_REMAPN_ADDR_MASK_LOWER ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_ADDR(base, n)  (base+0xA08+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_PHYS(base, n)  (base+0xA08+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_RMSK           0xf0000400
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_SHFT                   10
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_MAXn                    3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_INI(base, n)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_MASK_31_28_BMSK 0xf0000000
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_MASK_31_28_SHFT       0x1c

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_MASK_10_BMSK   0x00000400
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_LOWER_MASK_10_SHFT          0xa

//// Register BRIC_REMAPN_ADDR_MASK_UPPER ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_ADDR(base, n)  (base+0xA0C+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_PHYS(base, n)  (base+0xA0C+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_RMSK           0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_SHFT                    0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_MAXn                    3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_INI(base, n)   \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_UNUSED_BMSK    0x0000000f
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_ADDR_MASK_UPPER_UNUSED_SHFT           0x0

//// Register BRIC_REMAPN_OP0 ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_ADDR(base, n)              (base+0xA20+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_PHYS(base, n)              (base+0xA20+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_RMSK                       0x00ff0011
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_SHFT                                0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_MAXn                                3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_INI(base, n)               \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OUTI(base, n, val)         \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OPERAND_BMSK               0x00ff0000
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OPERAND_SHFT                     0x10
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OPERAND_GRANULARITY_1KB_FVAL       0xau

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OPCODE_BMSK                0x00000010
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OPCODE_SHFT                       0x4
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OPCODE_DE_INTERLEAVE_FVAL        0x0u

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OPCODE_ENABLE_BMSK         0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP0_OPCODE_ENABLE_SHFT                0x0

//// Register BRIC_REMAPN_OP1 ////

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_ADDR(base, n)              (base+0xA24+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_PHYS(base, n)              (base+0xA24+0x40*n)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_RMSK                       0x00ff0011
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_SHFT                                0
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_MAXn                                3
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_INI(base, n)               \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_ADDR(base, n), HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_RMSK)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_ADDR(base, n), mask) 
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OUTI(base, n, val)         \
	out_dword( HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_ADDR(base, n), val)
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_ADDR(base, n), mask, val, HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OPERAND_BMSK               0x00ff0000
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OPERAND_SHFT                     0x10

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OPCODE_BMSK                0x00000010
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OPCODE_SHFT                       0x4
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OPCODE_OFFSET_FVAL               0x1u

#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OPCODE_ENABLE_BMSK         0x00000001
#define HWIO_BRIC_GLOBAL2_BRIC_REMAPN_OP1_OPCODE_ENABLE_SHFT                0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_MASTERPORT_XR
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x)               (x+0x00000000)
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_PHYS(x)               (x+0x00000000)
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_RMSK                  0x00ffffff
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_SHFT                           0
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x), HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_OUT(x, val)           \
	out_dword( HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_INSTANCE_BMSK         0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_INSTANCE_SHFT               0x10

#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_SUB_TYPE_BMSK         0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_SUB_TYPE_SHFT                0x8
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_SUB_TYPE_MASTERPORT_XR_FVAL       0x3u

#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_TYPE_BMSK             0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_TYPE_SHFT                    0x0
#define HWIO_BRIC_MASTERPORT_XR_COMPONENT_INFO_TYPE_MASTERPORT_FVAL        0x2u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x)         (x+0x00000020)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PHYS(x)         (x+0x00000020)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_RMSK            0x3f00ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_BMSK 0x30000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_SHFT       0x1c
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_ASYNC_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_SYNC_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE2_SYNC_MODE_ISOSYNC_FVAL       0x2u

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_BMSK 0x0c000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_SHFT       0x1a
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_ASYNC_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_SYNC_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE1_SYNC_MODE_ISOSYNC_FVAL       0x2u

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_BMSK 0x03000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_SHFT       0x18
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_ASYNC_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_SYNC_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_PIPE0_SYNC_MODE_ISOSYNC_FVAL       0x2u

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_CONNECTION_TYPE_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_CONNECTION_TYPE_SHFT        0x8
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_CONNECTION_TYPE_DIRECT_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_CONNECTION_TYPE_CASCADE_FVAL       0x1u

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT        0x0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_STUB_FVAL       0x0u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_OOO_ONLY_FVAL       0x1u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_INORDER_FVAL       0x2u
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_0_FUNCTIONALITY_REORDER_FVAL       0x3u

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x)         (x+0x00000030)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_PHYS(x)         (x+0x00000030)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_RMSK            0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_SWAY_CONNECTIVITY_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_1_SWAY_CONNECTIVITY_SHFT        0x0

//// Register CONFIGURATION_INFO_2A ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x)        (x+0x00000040)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_PHYS(x)        (x+0x00000040)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_DATA_WIDTH_BMSK 0xffff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_DATA_WIDTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_TID_WIDTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_TID_WIDTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_MID_WIDTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2A_M_MID_WIDTH_SHFT        0x0

//// Register CONFIGURATION_INFO_2B ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x)        (x+0x00000044)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PHYS(x)        (x+0x00000044)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PIPE1_DATA_WIDTH_BMSK 0xffff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PIPE1_DATA_WIDTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PIPE0_DATA_WIDTH_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2B_PIPE0_DATA_WIDTH_SHFT        0x0

//// Register CONFIGURATION_INFO_2C ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x)        (x+0x00000048)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_PHYS(x)        (x+0x00000048)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_RMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_PIPE2_DATA_WIDTH_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_2C_PIPE2_DATA_WIDTH_SHFT        0x0

//// Register CONFIGURATION_INFO_3A ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x)        (x+0x00000050)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PHYS(x)        (x+0x00000050)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_RCH_DEPTH_BMSK 0xff000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_RCH_DEPTH_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_BCH_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_BCH_DEPTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_WCH_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_WCH_DEPTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_ACH_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3A_PIPE0_ACH_DEPTH_SHFT        0x0

//// Register CONFIGURATION_INFO_3B ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x)        (x+0x00000054)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PHYS(x)        (x+0x00000054)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_RCH_DEPTH_BMSK 0xff000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_RCH_DEPTH_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_BCH_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_BCH_DEPTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_WCH_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_WCH_DEPTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_ACH_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3B_PIPE1_ACH_DEPTH_SHFT        0x0

//// Register CONFIGURATION_INFO_3C ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x)        (x+0x00000058)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PHYS(x)        (x+0x00000058)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_RCH_DEPTH_BMSK 0xff000000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_RCH_DEPTH_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_BCH_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_BCH_DEPTH_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_WCH_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_WCH_DEPTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_ACH_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_3C_PIPE2_ACH_DEPTH_SHFT        0x0

//// Register CONFIGURATION_INFO_4 ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x)         (x+0x00000060)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_PHYS(x)         (x+0x00000060)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_RMSK            0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_REORDER_BUFFER_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_REORDER_BUFFER_DEPTH_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_REORDER_TABLE_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_4_REORDER_TABLE_DEPTH_SHFT        0x0

//// Register CONFIGURATION_INFO_5A ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x)        (x+0x00000070)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_PHYS(x)        (x+0x00000070)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ACH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5A_ACH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_5B ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x)        (x+0x00000074)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_PHYS(x)        (x+0x00000074)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_WCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5B_WCH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_5C ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x)        (x+0x00000078)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_PHYS(x)        (x+0x00000078)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_BCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5C_BCH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_5D ////

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x)        (x+0x0000007c)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_PHYS(x)        (x+0x0000007c)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_RMSK           0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_RCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_CONFIGURATION_INFO_5D_RCH_PIPELINE_STAGES_SHFT        0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x)             (x+0x00000100)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_PHYS(x)             (x+0x00000100)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_RMSK                0x00000003
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x), HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON_OVERFLOW_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON_OVERFLOW_SHFT        0x1

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_STATUS_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x)              (x+0x00000108)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_PHYS(x)              (x+0x00000108)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_RMSK                 0x00000003
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x), HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON_OVERFLOW_BMSK  0x00000002
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON_OVERFLOW_SHFT         0x1

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_CLEAR_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x)             (x+0x0000010c)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_PHYS(x)             (x+0x0000010c)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_RMSK                0x00000003
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON_OVERFLOW_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON_OVERFLOW_SHFT        0x1

#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON_THRESHOLD_CROSSED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_INTERRUPT_ENABLE_BWMON_THRESHOLD_CROSSED_SHFT        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x)                   (x+0x00000200)
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PHYS(x)                   (x+0x00000200)
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_RMSK                      0x0000001e
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_SHFT                               1
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_OUT(x, val)               \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE2_CLOCK_GATING_EN_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE2_CLOCK_GATING_EN_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE1_CLOCK_GATING_EN_BMSK 0x00000008
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE1_CLOCK_GATING_EN_SHFT        0x3

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE0_CLOCK_GATING_EN_BMSK 0x00000004
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_PIPE0_CLOCK_GATING_EN_SHFT        0x2

#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_MASTER_CLOCK_GATING_EN_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_CLOCK_CTRL_MASTER_CLOCK_GATING_EN_SHFT        0x1

//// Register CDC_CTRL ////

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x)                     (x+0x00000208)
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PHYS(x)                     (x+0x00000208)
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_RMSK                        0x0000001e
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_SHFT                                 1
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x), HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_OUT(x, val)                 \
	out_dword( HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE2_CLOCK_DEMETA_SEL_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE2_CLOCK_DEMETA_SEL_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE1_CLOCK_DEMETA_SEL_BMSK 0x00000008
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE1_CLOCK_DEMETA_SEL_SHFT        0x3

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE0_CLOCK_DEMETA_SEL_BMSK 0x00000004
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_PIPE0_CLOCK_DEMETA_SEL_SHFT        0x2

#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_MASTER_CLOCK_DEMETA_SEL_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_CDC_CTRL_MASTER_CLOCK_DEMETA_SEL_SHFT        0x1

//// Register MODE ////

#define HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x)                         (x+0x00000210)
#define HWIO_BRIC_MASTERPORT_XR_MODE_PHYS(x)                         (x+0x00000210)
#define HWIO_BRIC_MASTERPORT_XR_MODE_RMSK                            0x0000ff17
#define HWIO_BRIC_MASTERPORT_XR_MODE_SHFT                                     0
#define HWIO_BRIC_MASTERPORT_XR_MODE_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_MODE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_MODE_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_MODE_OUT(x, val)                     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_MODE_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_MODE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_MODE_RCSSH_BMSK                      0x00008000
#define HWIO_BRIC_MASTERPORT_XR_MODE_RCSSH_SHFT                             0xf

#define HWIO_BRIC_MASTERPORT_XR_MODE_RCOSH_BMSK                      0x00004000
#define HWIO_BRIC_MASTERPORT_XR_MODE_RCOSH_SHFT                             0xe

#define HWIO_BRIC_MASTERPORT_XR_MODE_RCISH_BMSK                      0x00002000
#define HWIO_BRIC_MASTERPORT_XR_MODE_RCISH_SHFT                             0xd

#define HWIO_BRIC_MASTERPORT_XR_MODE_RCNSH_BMSK                      0x00001000
#define HWIO_BRIC_MASTERPORT_XR_MODE_RCNSH_SHFT                             0xc

#define HWIO_BRIC_MASTERPORT_XR_MODE_RNCSSH_BMSK                     0x00000800
#define HWIO_BRIC_MASTERPORT_XR_MODE_RNCSSH_SHFT                            0xb

#define HWIO_BRIC_MASTERPORT_XR_MODE_RNCOSH_BMSK                     0x00000400
#define HWIO_BRIC_MASTERPORT_XR_MODE_RNCOSH_SHFT                            0xa

#define HWIO_BRIC_MASTERPORT_XR_MODE_RNCISH_BMSK                     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_MODE_RNCISH_SHFT                            0x9

#define HWIO_BRIC_MASTERPORT_XR_MODE_RNCNSH_BMSK                     0x00000100
#define HWIO_BRIC_MASTERPORT_XR_MODE_RNCNSH_SHFT                            0x8

#define HWIO_BRIC_MASTERPORT_XR_MODE_NARROW_WRITES_BMSK              0x00000010
#define HWIO_BRIC_MASTERPORT_XR_MODE_NARROW_WRITES_SHFT                     0x4

#define HWIO_BRIC_MASTERPORT_XR_MODE_FIODV_BMSK                      0x00000004
#define HWIO_BRIC_MASTERPORT_XR_MODE_FIODV_SHFT                             0x2

#define HWIO_BRIC_MASTERPORT_XR_MODE_FIOSO_BMSK                      0x00000002
#define HWIO_BRIC_MASTERPORT_XR_MODE_FIOSO_SHFT                             0x1

#define HWIO_BRIC_MASTERPORT_XR_MODE_ORDERING_MODEL_BMSK             0x00000001
#define HWIO_BRIC_MASTERPORT_XR_MODE_ORDERING_MODEL_SHFT                    0x0
#define HWIO_BRIC_MASTERPORT_XR_MODE_ORDERING_MODEL_RELAXED_FVAL           0x0u
#define HWIO_BRIC_MASTERPORT_XR_MODE_ORDERING_MODEL_STRICT_FVAL            0x1u

//// Register WR_WAY_CROSSING ////

#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x)              (x+0x00000220)
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_PHYS(x)              (x+0x00000220)
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_RMSK                 0x0000000f
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_REG_BMSK             0x0000000f
#define HWIO_BRIC_MASTERPORT_XR_WR_WAY_CROSSING_REG_SHFT                    0x0

//// Register PRIORITYLVL_OVERRIDE ////

#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x)         (x+0x00000230)
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_PHYS(x)         (x+0x00000230)
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_RMSK            0x00000301
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_PRIORITYLVL_BMSK 0x00000300
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_PRIORITYLVL_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_OVERRIDE_PRIORITYLVL_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_PRIORITYLVL_OVERRIDE_OVERRIDE_PRIORITYLVL_SHFT        0x0

//// Register READ_COMMAND_OVERRIDE ////

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x)        (x+0x00000240)
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_PHYS(x)        (x+0x00000240)
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_RMSK           0x03071f7f
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AREQPRIORITY_BMSK 0x03000000
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AREQPRIORITY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AMEMTYPE_BMSK  0x00070000
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AMEMTYPE_SHFT        0x10

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ATRANSIENT_BMSK 0x00001000
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ATRANSIENT_SHFT        0xc

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ASHARED_BMSK   0x00000800
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_ASHARED_SHFT          0xb

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AREDIRECT_BMSK 0x00000400
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AREDIRECT_SHFT        0xa

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AOOO_BMSK      0x00000200
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AOOO_SHFT             0x9

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AINNERSHARED_BMSK 0x00000100
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_AINNERSHARED_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AREQPRIORITY_BMSK 0x00000040
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AREQPRIORITY_SHFT        0x6

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_BMSK 0x00000020
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_SHFT        0x5

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_ATRANSIENT_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_ATRANSIENT_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_ASHARED_BMSK 0x00000008
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_ASHARED_SHFT        0x3

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AREDIRECT_BMSK 0x00000004
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AREDIRECT_SHFT        0x2

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AOOO_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AOOO_SHFT        0x1

#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_READ_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_SHFT        0x0

//// Register WRITE_COMMAND_OVERRIDE ////

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ADDR(x)       (x+0x00000250)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_PHYS(x)       (x+0x00000250)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_RMSK          0x03071f7f
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_SHFT                   0
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_IN(x)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_INM(x, mask)  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OUT(x, val)   \
	out_dword( HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AREQPRIORITY_BMSK 0x03000000
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AREQPRIORITY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AMEMTYPE_BMSK 0x00070000
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AMEMTYPE_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ATRANSIENT_BMSK 0x00001000
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ATRANSIENT_SHFT        0xc

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ASHARED_BMSK  0x00000800
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_ASHARED_SHFT         0xb

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AREDIRECT_BMSK 0x00000400
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AREDIRECT_SHFT        0xa

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AOOO_BMSK     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AOOO_SHFT            0x9

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AINNERSHARED_BMSK 0x00000100
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_AINNERSHARED_SHFT        0x8

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AREQPRIORITY_BMSK 0x00000040
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AREQPRIORITY_SHFT        0x6

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_BMSK 0x00000020
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_SHFT        0x5

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_ATRANSIENT_BMSK 0x00000010
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_ATRANSIENT_SHFT        0x4

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASHARED_BMSK 0x00000008
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASHARED_SHFT        0x3

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AREDIRECT_BMSK 0x00000004
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AREDIRECT_SHFT        0x2

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AOOO_BMSK 0x00000002
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AOOO_SHFT        0x1

#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_BMSK 0x00000001
#define HWIO_BRIC_MASTERPORT_XR_WRITE_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_SHFT        0x0

//// Register PIPE0_GATHERING ////

#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x)              (x+0x00000260)
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_PHYS(x)              (x+0x00000260)
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RMSK                 0x000f000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_WR_GATHER_BEATS_BMSK 0x000f0000
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_WR_GATHER_BEATS_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RD_GATHER_BEATS_BMSK 0x0000000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE0_GATHERING_RD_GATHER_BEATS_SHFT        0x0

//// Register PIPE1_GATHERING ////

#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x)              (x+0x00000264)
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_PHYS(x)              (x+0x00000264)
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RMSK                 0x000f000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_WR_GATHER_BEATS_BMSK 0x000f0000
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_WR_GATHER_BEATS_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RD_GATHER_BEATS_BMSK 0x0000000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE1_GATHERING_RD_GATHER_BEATS_SHFT        0x0

//// Register PIPE2_GATHERING ////

#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x)              (x+0x00000268)
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_PHYS(x)              (x+0x00000268)
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RMSK                 0x000f000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x), HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_WR_GATHER_BEATS_BMSK 0x000f0000
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_WR_GATHER_BEATS_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RD_GATHER_BEATS_BMSK 0x0000000f
#define HWIO_BRIC_MASTERPORT_XR_PIPE2_GATHERING_RD_GATHER_BEATS_SHFT        0x0

//// Register RD_TRACKING_INDEX ////

#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x)            (x+0x00000270)
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_PHYS(x)            (x+0x00000270)
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_RMSK               0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x), HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_INDEX_BMSK         0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_RD_TRACKING_INDEX_INDEX_SHFT                0x0

//// Register WR_TRACKING_INDEX ////

#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x)            (x+0x00000274)
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_PHYS(x)            (x+0x00000274)
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_RMSK               0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x), HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_INDEX_BMSK         0x000fffff
#define HWIO_BRIC_MASTERPORT_XR_WR_TRACKING_INDEX_INDEX_SHFT                0x0

//// Register BWMON_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x)                 (x+0x00000280)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_PHYS(x)                 (x+0x00000280)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_RMSK                    0x80000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_CLEAR_ON_INTR_BMSK      0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_CLEAR_ON_INTR_SHFT            0x1f

#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ENABLE_BMSK             0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON_ENABLE_ENABLE_SHFT                    0x0

//// Register BWMON_CLEAR ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x)                  (x+0x00000284)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_PHYS(x)                  (x+0x00000284)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_RMSK                     0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_SHFT                              0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_OUT(x, val)              \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_CLEAR_BMSK               0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BWMON_CLEAR_CLEAR_SHFT                      0x0

//// Register BWMON_BYTE_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x)             (x+0x00000288)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_PHYS(x)             (x+0x00000288)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_RMSK                0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_BYTE_COUNT_BMSK     0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_BYTE_COUNT_BYTE_COUNT_SHFT            0x0

//// Register BWMON_THRESHOLD ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x)              (x+0x00000290)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_PHYS(x)              (x+0x00000290)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_RMSK                 0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_THRESHOLD_BMSK       0xffffffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_THRESHOLD_THRESHOLD_SHFT              0x0

//// Register BWMON_MID_MASK ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x)               (x+0x00000298)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_PHYS(x)               (x+0x00000298)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_RMSK                  0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_SHFT                           0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_OUT(x, val)           \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_MASK_BMSK             0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MASK_MASK_SHFT                    0x0

//// Register BWMON_MID_MATCH ////

#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x)              (x+0x0000029c)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_PHYS(x)              (x+0x0000029c)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_RMSK                 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_MATCH_BMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BWMON_MID_MATCH_MATCH_SHFT                  0x0

//// Register BKE_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x)                   (x+0x00000300)
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_PHYS(x)                   (x+0x00000300)
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_RMSK                      0xff0f0001
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_SHFT                               0
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_OUT(x, val)               \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_QOS_POLICY_SEL_BMSK       0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_QOS_POLICY_SEL_SHFT             0x18

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_QOS_POLICY_SYNC_RATE_BMSK 0x000f0000
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_QOS_POLICY_SYNC_RATE_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ENABLE_BMSK               0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BKE_ENABLE_ENABLE_SHFT                      0x0

//// Register BKE_GRANT_PERIOD ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x)             (x+0x00000304)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_PHYS(x)             (x+0x00000304)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_RMSK                0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_GRANT_PERIOD_BMSK   0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_PERIOD_GRANT_PERIOD_SHFT          0x0

//// Register BKE_GRANT_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x)              (x+0x00000308)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_PHYS(x)              (x+0x00000308)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_RMSK                 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_SHFT                          0
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_IN(x)                \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_OUT(x, val)          \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_GRANT_COUNT_BMSK     0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_GRANT_COUNT_GRANT_COUNT_SHFT            0x0

//// Register BKE_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x)           (x+0x00000320)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_PHYS(x)           (x+0x00000320)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_RMSK              0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_SHFT                       0
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_IN(x)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_OUT(x, val)       \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_THRESHOLD_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_HIGH_THRESHOLD_SHFT           0x0

//// Register BKE_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x)         (x+0x00000324)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_PHYS(x)         (x+0x00000324)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_RMSK            0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_SHFT                     0
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_IN(x)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_OUT(x, val)     \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_THRESHOLD_BMSK  0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_MEDIUM_THRESHOLD_SHFT         0x0

//// Register BKE_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x)            (x+0x00000328)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_PHYS(x)            (x+0x00000328)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_RMSK               0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_THRESHOLD_BMSK     0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE_THRESHOLD_LOW_THRESHOLD_SHFT            0x0

//// Register BKE_HEALTH_0 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x)                 (x+0x00000340)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_PHYS(x)                 (x+0x00000340)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_RMSK                    0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_LIMIT_COMMANDS_BMSK     0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_LIMIT_COMMANDS_SHFT           0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_AREQPRIORITY_BMSK       0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_AREQPRIORITY_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_PRIORITYLVL_BMSK        0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_0_PRIORITYLVL_SHFT               0x0

//// Register BKE_HEALTH_1 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x)                 (x+0x00000344)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_PHYS(x)                 (x+0x00000344)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_RMSK                    0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_LIMIT_COMMANDS_BMSK     0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_LIMIT_COMMANDS_SHFT           0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_AREQPRIORITY_BMSK       0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_AREQPRIORITY_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_PRIORITYLVL_BMSK        0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_1_PRIORITYLVL_SHFT               0x0

//// Register BKE_HEALTH_2 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x)                 (x+0x00000348)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_PHYS(x)                 (x+0x00000348)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_RMSK                    0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_LIMIT_COMMANDS_BMSK     0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_LIMIT_COMMANDS_SHFT           0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_AREQPRIORITY_BMSK       0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_AREQPRIORITY_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_PRIORITYLVL_BMSK        0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_2_PRIORITYLVL_SHFT               0x0

//// Register BKE_HEALTH_3 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x)                 (x+0x0000034c)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_PHYS(x)                 (x+0x0000034c)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_RMSK                    0x00000303
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_SHFT                             0
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_OUT(x, val)             \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_AREQPRIORITY_BMSK       0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_AREQPRIORITY_SHFT              0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_PRIORITYLVL_BMSK        0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE_HEALTH_3_PRIORITYLVL_SHFT               0x0

//// Register STATUS_0A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x)                    (x+0x00000400)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_PHYS(x)                    (x+0x00000400)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_0A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_0A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_0A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_FRONTEND_WR_PENDING_BMSK   0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_FRONTEND_WR_PENDING_SHFT         0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_FRONTEND_RD_PENDING_BMSK   0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_0A_FRONTEND_RD_PENDING_SHFT          0x0

//// Register STATUS_2A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x)                    (x+0x00000420)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PHYS(x)                    (x+0x00000420)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_2A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_2A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_2A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PIPE0_WR_PENDING_PRE_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PIPE0_WR_PENDING_PRE_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PIPE0_RD_PENDING_PRE_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2A_PIPE0_RD_PENDING_PRE_BUF_SHFT        0x0

//// Register STATUS_2B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x)                    (x+0x00000424)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PHYS(x)                    (x+0x00000424)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_2B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_2B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_2B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PIPE0_WR_PENDING_POST_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PIPE0_WR_PENDING_POST_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PIPE0_RD_PENDING_POST_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_2B_PIPE0_RD_PENDING_POST_BUF_SHFT        0x0

//// Register STATUS_3A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x)                    (x+0x00000430)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PHYS(x)                    (x+0x00000430)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_RMSK                       0xff333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_3A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_3A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_3A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_RD_FULL_BMSK 0x80000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_RD_FULL_SHFT       0x1f

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_RD_EMPTY_BMSK 0x40000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_RD_EMPTY_SHFT       0x1e

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_RD_FULL_BMSK 0x20000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_RD_FULL_SHFT       0x1d

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_RD_EMPTY_BMSK 0x10000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_RD_EMPTY_SHFT       0x1c

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_WR_FULL_BMSK 0x08000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_WR_FULL_SHFT       0x1b

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_WR_EMPTY_BMSK 0x04000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_DATA_WR_EMPTY_SHFT       0x1a

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_WR_FULL_BMSK 0x02000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_WR_FULL_SHFT       0x19

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_WR_EMPTY_BMSK 0x01000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_RCB_CTRL_WR_EMPTY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_BCB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_RD_FULL_BMSK     0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_RD_FULL_SHFT            0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_RD_EMPTY_BMSK    0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_RD_EMPTY_SHFT           0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_WR_FULL_BMSK     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_WR_FULL_SHFT            0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_WR_EMPTY_BMSK    0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_WCB_WR_EMPTY_SHFT           0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_RD_FULL_BMSK     0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_RD_FULL_SHFT            0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_RD_EMPTY_BMSK    0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_RD_EMPTY_SHFT           0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_WR_FULL_BMSK     0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_WR_FULL_SHFT            0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_WR_EMPTY_BMSK    0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3A_PIPE0_ACB_WR_EMPTY_SHFT           0x0

//// Register STATUS_3B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x)                    (x+0x00000434)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PHYS(x)                    (x+0x00000434)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_RMSK                       0x00333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_3B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_3B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_3B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_RGB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_RD_FULL_BMSK    0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_RD_FULL_SHFT           0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_RD_EMPTY_BMSK   0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_RD_EMPTY_SHFT          0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_WR_FULL_BMSK    0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_WR_FULL_SHFT           0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_WR_EMPTY_BMSK   0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_W2AB_WR_EMPTY_SHFT          0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_RD_FULL_BMSK    0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_RD_FULL_SHFT           0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_RD_EMPTY_BMSK   0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_RD_EMPTY_SHFT          0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_WR_FULL_BMSK    0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_WR_FULL_SHFT           0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_WR_EMPTY_BMSK   0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_3B_PIPE0_A2WB_WR_EMPTY_SHFT          0x0

//// Register STATUS_4A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x)                    (x+0x00000440)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PHYS(x)                    (x+0x00000440)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_4A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_4A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_4A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PIPE1_WR_PENDING_PRE_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PIPE1_WR_PENDING_PRE_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PIPE1_RD_PENDING_PRE_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4A_PIPE1_RD_PENDING_PRE_BUF_SHFT        0x0

//// Register STATUS_4B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x)                    (x+0x00000444)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PHYS(x)                    (x+0x00000444)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_4B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_4B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_4B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PIPE1_WR_PENDING_POST_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PIPE1_WR_PENDING_POST_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PIPE1_RD_PENDING_POST_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_4B_PIPE1_RD_PENDING_POST_BUF_SHFT        0x0

//// Register STATUS_5A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x)                    (x+0x00000450)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PHYS(x)                    (x+0x00000450)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_RMSK                       0xff333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_5A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_5A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_5A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_RD_FULL_BMSK 0x80000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_RD_FULL_SHFT       0x1f

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_RD_EMPTY_BMSK 0x40000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_RD_EMPTY_SHFT       0x1e

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_RD_FULL_BMSK 0x20000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_RD_FULL_SHFT       0x1d

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_RD_EMPTY_BMSK 0x10000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_RD_EMPTY_SHFT       0x1c

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_WR_FULL_BMSK 0x08000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_WR_FULL_SHFT       0x1b

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_WR_EMPTY_BMSK 0x04000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_DATA_WR_EMPTY_SHFT       0x1a

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_WR_FULL_BMSK 0x02000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_WR_FULL_SHFT       0x19

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_WR_EMPTY_BMSK 0x01000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_RCB_CTRL_WR_EMPTY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_BCB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_RD_FULL_BMSK     0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_RD_FULL_SHFT            0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_RD_EMPTY_BMSK    0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_RD_EMPTY_SHFT           0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_WR_FULL_BMSK     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_WR_FULL_SHFT            0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_WR_EMPTY_BMSK    0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_WCB_WR_EMPTY_SHFT           0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_RD_FULL_BMSK     0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_RD_FULL_SHFT            0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_RD_EMPTY_BMSK    0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_RD_EMPTY_SHFT           0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_WR_FULL_BMSK     0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_WR_FULL_SHFT            0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_WR_EMPTY_BMSK    0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5A_PIPE1_ACB_WR_EMPTY_SHFT           0x0

//// Register STATUS_5B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x)                    (x+0x00000454)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PHYS(x)                    (x+0x00000454)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_RMSK                       0x00333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_5B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_5B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_5B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_RGB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_RD_FULL_BMSK    0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_RD_FULL_SHFT           0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_RD_EMPTY_BMSK   0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_RD_EMPTY_SHFT          0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_WR_FULL_BMSK    0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_WR_FULL_SHFT           0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_WR_EMPTY_BMSK   0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_W2AB_WR_EMPTY_SHFT          0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_RD_FULL_BMSK    0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_RD_FULL_SHFT           0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_RD_EMPTY_BMSK   0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_RD_EMPTY_SHFT          0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_WR_FULL_BMSK    0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_WR_FULL_SHFT           0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_WR_EMPTY_BMSK   0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_5B_PIPE1_A2WB_WR_EMPTY_SHFT          0x0

//// Register STATUS_6A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x)                    (x+0x00000460)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PHYS(x)                    (x+0x00000460)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_6A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_6A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_6A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PIPE2_WR_PENDING_PRE_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PIPE2_WR_PENDING_PRE_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PIPE2_RD_PENDING_PRE_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6A_PIPE2_RD_PENDING_PRE_BUF_SHFT        0x0

//// Register STATUS_6B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x)                    (x+0x00000464)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PHYS(x)                    (x+0x00000464)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_RMSK                       0x00ff00ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_6B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_6B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_6B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PIPE2_WR_PENDING_POST_BUF_BMSK 0x00ff0000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PIPE2_WR_PENDING_POST_BUF_SHFT       0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PIPE2_RD_PENDING_POST_BUF_BMSK 0x000000ff
#define HWIO_BRIC_MASTERPORT_XR_STATUS_6B_PIPE2_RD_PENDING_POST_BUF_SHFT        0x0

//// Register STATUS_7A ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x)                    (x+0x00000470)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PHYS(x)                    (x+0x00000470)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_RMSK                       0xff333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_7A_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_7A_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_7A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_RD_FULL_BMSK 0x80000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_RD_FULL_SHFT       0x1f

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_RD_EMPTY_BMSK 0x40000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_RD_EMPTY_SHFT       0x1e

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_RD_FULL_BMSK 0x20000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_RD_FULL_SHFT       0x1d

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_RD_EMPTY_BMSK 0x10000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_RD_EMPTY_SHFT       0x1c

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_WR_FULL_BMSK 0x08000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_WR_FULL_SHFT       0x1b

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_WR_EMPTY_BMSK 0x04000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_DATA_WR_EMPTY_SHFT       0x1a

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_WR_FULL_BMSK 0x02000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_WR_FULL_SHFT       0x19

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_WR_EMPTY_BMSK 0x01000000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_RCB_CTRL_WR_EMPTY_SHFT       0x18

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_BCB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_RD_FULL_BMSK     0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_RD_FULL_SHFT            0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_RD_EMPTY_BMSK    0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_RD_EMPTY_SHFT           0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_WR_FULL_BMSK     0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_WR_FULL_SHFT            0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_WR_EMPTY_BMSK    0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_WCB_WR_EMPTY_SHFT           0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_RD_FULL_BMSK     0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_RD_FULL_SHFT            0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_RD_EMPTY_BMSK    0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_RD_EMPTY_SHFT           0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_WR_FULL_BMSK     0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_WR_FULL_SHFT            0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_WR_EMPTY_BMSK    0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7A_PIPE2_ACB_WR_EMPTY_SHFT           0x0

//// Register STATUS_7B ////

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x)                    (x+0x00000474)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PHYS(x)                    (x+0x00000474)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_RMSK                       0x00333333
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_SHFT                                0
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x), HWIO_BRIC_MASTERPORT_XR_STATUS_7B_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_OUT(x, val)                \
	out_dword( HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_STATUS_7B_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_STATUS_7B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_RD_FULL_BMSK     0x00200000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_RD_FULL_SHFT           0x15

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_RD_EMPTY_BMSK    0x00100000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_RD_EMPTY_SHFT          0x14

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_WR_FULL_BMSK     0x00020000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_WR_FULL_SHFT           0x11

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_WR_EMPTY_BMSK    0x00010000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_RGB_WR_EMPTY_SHFT          0x10

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_RD_FULL_BMSK    0x00002000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_RD_FULL_SHFT           0xd

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_RD_EMPTY_BMSK   0x00001000
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_RD_EMPTY_SHFT          0xc

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_WR_FULL_BMSK    0x00000200
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_WR_FULL_SHFT           0x9

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_WR_EMPTY_BMSK   0x00000100
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_W2AB_WR_EMPTY_SHFT          0x8

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_RD_FULL_BMSK    0x00000020
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_RD_FULL_SHFT           0x5

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_RD_EMPTY_BMSK   0x00000010
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_RD_EMPTY_SHFT          0x4

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_WR_FULL_BMSK    0x00000002
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_WR_FULL_SHFT           0x1

#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_WR_EMPTY_BMSK   0x00000001
#define HWIO_BRIC_MASTERPORT_XR_STATUS_7B_PIPE2_A2WB_WR_EMPTY_SHFT          0x0

//// Register BKE1_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x)                  (x+0x00000800)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_PHYS(x)                  (x+0x00000800)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_RMSK                     0xff000001
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_SHFT                              0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_OUT(x, val)              \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_QOS_POLICY_SEL_BMSK      0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_QOS_POLICY_SEL_SHFT            0x18

#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ENABLE_BMSK              0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BKE1_ENABLE_ENABLE_SHFT                     0x0

//// Register BKE1_GRANT_PERIOD ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x)            (x+0x00000804)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_PHYS(x)            (x+0x00000804)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_RMSK               0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_GRANT_PERIOD_BMSK  0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_PERIOD_GRANT_PERIOD_SHFT         0x0

//// Register BKE1_GRANT_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x)             (x+0x00000808)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_PHYS(x)             (x+0x00000808)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_RMSK                0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_GRANT_COUNT_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_GRANT_COUNT_GRANT_COUNT_SHFT           0x0

//// Register BKE1_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x)          (x+0x00000820)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_PHYS(x)          (x+0x00000820)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_RMSK             0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_SHFT                      0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_IN(x)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_OUT(x, val)      \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_THRESHOLD_BMSK   0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_HIGH_THRESHOLD_SHFT          0x0

//// Register BKE1_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x)        (x+0x00000824)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_PHYS(x)        (x+0x00000824)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_RMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_THRESHOLD_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_MEDIUM_THRESHOLD_SHFT        0x0

//// Register BKE1_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x)           (x+0x00000828)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_PHYS(x)           (x+0x00000828)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_RMSK              0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_SHFT                       0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_IN(x)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_OUT(x, val)       \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_THRESHOLD_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE1_THRESHOLD_LOW_THRESHOLD_SHFT           0x0

//// Register BKE1_HEALTH_0 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x)                (x+0x00000840)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_PHYS(x)                (x+0x00000840)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_0_PRIORITYLVL_SHFT              0x0

//// Register BKE1_HEALTH_1 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x)                (x+0x00000844)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_PHYS(x)                (x+0x00000844)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_1_PRIORITYLVL_SHFT              0x0

//// Register BKE1_HEALTH_2 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x)                (x+0x00000848)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_PHYS(x)                (x+0x00000848)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_2_PRIORITYLVL_SHFT              0x0

//// Register BKE1_HEALTH_3 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x)                (x+0x0000084c)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_PHYS(x)                (x+0x0000084c)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_RMSK                   0x00000303
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE1_HEALTH_3_PRIORITYLVL_SHFT              0x0

//// Register BKE2_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x)                  (x+0x00000900)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_PHYS(x)                  (x+0x00000900)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_RMSK                     0xff000001
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_SHFT                              0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_OUT(x, val)              \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_QOS_POLICY_SEL_BMSK      0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_QOS_POLICY_SEL_SHFT            0x18

#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ENABLE_BMSK              0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BKE2_ENABLE_ENABLE_SHFT                     0x0

//// Register BKE2_GRANT_PERIOD ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x)            (x+0x00000904)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_PHYS(x)            (x+0x00000904)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_RMSK               0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_GRANT_PERIOD_BMSK  0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_PERIOD_GRANT_PERIOD_SHFT         0x0

//// Register BKE2_GRANT_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x)             (x+0x00000908)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_PHYS(x)             (x+0x00000908)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_RMSK                0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_GRANT_COUNT_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_GRANT_COUNT_GRANT_COUNT_SHFT           0x0

//// Register BKE2_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x)          (x+0x00000920)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_PHYS(x)          (x+0x00000920)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_RMSK             0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_SHFT                      0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_IN(x)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_OUT(x, val)      \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_THRESHOLD_BMSK   0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_HIGH_THRESHOLD_SHFT          0x0

//// Register BKE2_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x)        (x+0x00000924)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_PHYS(x)        (x+0x00000924)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_RMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_THRESHOLD_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_MEDIUM_THRESHOLD_SHFT        0x0

//// Register BKE2_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x)           (x+0x00000928)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_PHYS(x)           (x+0x00000928)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_RMSK              0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_SHFT                       0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_IN(x)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_OUT(x, val)       \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_THRESHOLD_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE2_THRESHOLD_LOW_THRESHOLD_SHFT           0x0

//// Register BKE2_HEALTH_0 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x)                (x+0x00000940)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_PHYS(x)                (x+0x00000940)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_0_PRIORITYLVL_SHFT              0x0

//// Register BKE2_HEALTH_1 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x)                (x+0x00000944)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_PHYS(x)                (x+0x00000944)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_1_PRIORITYLVL_SHFT              0x0

//// Register BKE2_HEALTH_2 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x)                (x+0x00000948)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_PHYS(x)                (x+0x00000948)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_2_PRIORITYLVL_SHFT              0x0

//// Register BKE2_HEALTH_3 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x)                (x+0x0000094c)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_PHYS(x)                (x+0x0000094c)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_RMSK                   0x00000303
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE2_HEALTH_3_PRIORITYLVL_SHFT              0x0

//// Register BKE3_ENABLE ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x)                  (x+0x00000a00)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_PHYS(x)                  (x+0x00000a00)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_RMSK                     0xff000001
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_SHFT                              0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_OUT(x, val)              \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_QOS_POLICY_SEL_BMSK      0xff000000
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_QOS_POLICY_SEL_SHFT            0x18

#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ENABLE_BMSK              0x00000001
#define HWIO_BRIC_MASTERPORT_XR_BKE3_ENABLE_ENABLE_SHFT                     0x0

//// Register BKE3_GRANT_PERIOD ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x)            (x+0x00000a04)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_PHYS(x)            (x+0x00000a04)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_RMSK               0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_SHFT                        0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_IN(x)              \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_OUT(x, val)        \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_GRANT_PERIOD_BMSK  0x000003ff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_PERIOD_GRANT_PERIOD_SHFT         0x0

//// Register BKE3_GRANT_COUNT ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x)             (x+0x00000a08)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_PHYS(x)             (x+0x00000a08)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_RMSK                0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_SHFT                         0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_IN(x)               \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_OUT(x, val)         \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_GRANT_COUNT_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_GRANT_COUNT_GRANT_COUNT_SHFT           0x0

//// Register BKE3_THRESHOLD_HIGH ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x)          (x+0x00000a20)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_PHYS(x)          (x+0x00000a20)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_RMSK             0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_SHFT                      0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_IN(x)            \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_OUT(x, val)      \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_THRESHOLD_BMSK   0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_HIGH_THRESHOLD_SHFT          0x0

//// Register BKE3_THRESHOLD_MEDIUM ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x)        (x+0x00000a24)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_PHYS(x)        (x+0x00000a24)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_RMSK           0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_SHFT                    0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_IN(x)          \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_OUT(x, val)    \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_THRESHOLD_BMSK 0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_MEDIUM_THRESHOLD_SHFT        0x0

//// Register BKE3_THRESHOLD_LOW ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x)           (x+0x00000a28)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_PHYS(x)           (x+0x00000a28)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_RMSK              0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_SHFT                       0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_IN(x)             \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_OUT(x, val)       \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_THRESHOLD_BMSK    0x0000ffff
#define HWIO_BRIC_MASTERPORT_XR_BKE3_THRESHOLD_LOW_THRESHOLD_SHFT           0x0

//// Register BKE3_HEALTH_0 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x)                (x+0x00000a40)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_PHYS(x)                (x+0x00000a40)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_0_PRIORITYLVL_SHFT              0x0

//// Register BKE3_HEALTH_1 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x)                (x+0x00000a44)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_PHYS(x)                (x+0x00000a44)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_1_PRIORITYLVL_SHFT              0x0

//// Register BKE3_HEALTH_2 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x)                (x+0x00000a48)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_PHYS(x)                (x+0x00000a48)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_RMSK                   0x80000303
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_LIMIT_COMMANDS_BMSK    0x80000000
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_LIMIT_COMMANDS_SHFT          0x1f

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_2_PRIORITYLVL_SHFT              0x0

//// Register BKE3_HEALTH_3 ////

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x)                (x+0x00000a4c)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_PHYS(x)                (x+0x00000a4c)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_RMSK                   0x00000303
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_SHFT                            0
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_IN(x)                  \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x), HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_RMSK)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_INM(x, mask)           \
	in_dword_masked ( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x), mask) 
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_OUT(x, val)            \
	out_dword( HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x), val)
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_ADDR(x), mask, val, HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_AREQPRIORITY_BMSK      0x00000300
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_AREQPRIORITY_SHFT             0x8

#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_PRIORITYLVL_BMSK       0x00000003
#define HWIO_BRIC_MASTERPORT_XR_BKE3_HEALTH_3_PRIORITYLVL_SHFT              0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_PERFMON_MULTI
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x)               (x+0x00000000)
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_PHYS(x)               (x+0x00000000)
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_RMSK                  0x0000ffff
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_SHFT                           0
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_IN(x)                 \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x), HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_INM(x, mask)          \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_OUT(x, val)           \
	out_dword( HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_SUB_TYPE_BMSK         0x0000ff00
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_SUB_TYPE_SHFT                0x8
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_SUB_TYPE_PERFMON_FVAL       0x3u

#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_TYPE_BMSK             0x000000ff
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_TYPE_SHFT                    0x0
#define HWIO_BRIC_PERFMON_MULTI_COMPONENT_INFO_TYPE_GLOBAL_FVAL            0x1u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x)         (x+0x00000020)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_PHYS(x)         (x+0x00000020)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_RMSK            0x00ff00ff
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_SHFT                     0
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_IN(x)           \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_OUT(x, val)     \
	out_dword( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_NUM_EVENT_PORTS_BMSK 0x00ff0000
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_NUM_EVENT_PORTS_SHFT       0x10

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_NUM_COUNTERS_BMSK 0x000000ff
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_0_NUM_COUNTERS_SHFT        0x0

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x)         (x+0x00000030)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PHYS(x)         (x+0x00000030)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_RMSK            0x00ffffff
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_SHFT                     0
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_IN(x)           \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_INM(x, mask)    \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_OUT(x, val)     \
	out_dword( HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE2_COUNTERS_BMSK 0x00ff0000
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE2_COUNTERS_SHFT       0x10

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE1_COUNTERS_BMSK 0x0000ff00
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE1_COUNTERS_SHFT        0x8

#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE0_COUNTERS_BMSK 0x000000ff
#define HWIO_BRIC_PERFMON_MULTI_CONFIGURATION_INFO_1_PIPE0_COUNTERS_SHFT        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x)                   (x+0x00000200)
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_PHYS(x)                   (x+0x00000200)
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_RMSK                      0x00000003
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_SHFT                               0
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x), HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_OUT(x, val)               \
	out_dword( HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ATB_CLOCK_GATING_EN_BMSK  0x00000002
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_ATB_CLOCK_GATING_EN_SHFT         0x1

#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_PIPE_CLOCK_GATING_EN_BMSK 0x00000001
#define HWIO_BRIC_PERFMON_MULTI_CLOCK_CTRL_PIPE_CLOCK_GATING_EN_SHFT        0x0

//// Register MODE ////

#define HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x)                         (x+0x00000210)
#define HWIO_BRIC_PERFMON_MULTI_MODE_PHYS(x)                         (x+0x00000210)
#define HWIO_BRIC_PERFMON_MULTI_MODE_RMSK                            0x807f8003
#define HWIO_BRIC_PERFMON_MULTI_MODE_SHFT                                     0
#define HWIO_BRIC_PERFMON_MULTI_MODE_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x), HWIO_BRIC_PERFMON_MULTI_MODE_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_MODE_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_MODE_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_MODE_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_MODE_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_MODE_ATB_EN_BMSK                     0x80000000
#define HWIO_BRIC_PERFMON_MULTI_MODE_ATB_EN_SHFT                           0x1f

#define HWIO_BRIC_PERFMON_MULTI_MODE_ATB_ATID_BMSK                   0x007f0000
#define HWIO_BRIC_PERFMON_MULTI_MODE_ATB_ATID_SHFT                         0x10

#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_EN_BMSK                 0x00008000
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_EN_SHFT                        0xf

#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_BMSK               0x00000003
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_SHFT                      0x0
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_MANUAL_MODE_FVAL         0x0u
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_TIMED_MODE_FVAL          0x1u
#define HWIO_BRIC_PERFMON_MULTI_MODE_MONITOR_MODE_EXTERNAL_TRIGGER_MODE_FVAL       0x2u

//// Register DUMP ////

#define HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x)                         (x+0x00000214)
#define HWIO_BRIC_PERFMON_MULTI_DUMP_PHYS(x)                         (x+0x00000214)
#define HWIO_BRIC_PERFMON_MULTI_DUMP_RMSK                            0x00000001
#define HWIO_BRIC_PERFMON_MULTI_DUMP_SHFT                                     0
#define HWIO_BRIC_PERFMON_MULTI_DUMP_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x), HWIO_BRIC_PERFMON_MULTI_DUMP_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_DUMP_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_DUMP_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_DUMP_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_DUMP_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_DUMP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_DUMP_MONITOR_DUMP_BMSK               0x00000001
#define HWIO_BRIC_PERFMON_MULTI_DUMP_MONITOR_DUMP_SHFT                      0x0

//// Register TIMED_MODE_INTERVAL ////

#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x)          (x+0x00000220)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_PHYS(x)          (x+0x00000220)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_RMSK             0xffffffff
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_SHFT                      0
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_IN(x)            \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x), HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_OUT(x, val)      \
	out_dword( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_INTERVAL_BMSK    0xffffffff
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_INTERVAL_INTERVAL_SHFT           0x0

//// Register TIMED_MODE_ITERATIONS ////

#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x)        (x+0x00000230)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_PHYS(x)        (x+0x00000230)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_RMSK           0x0000ffff
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_SHFT                    0
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_IN(x)          \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x), HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_INM(x, mask)   \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_OUT(x, val)    \
	out_dword( HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ITERATIONS_BMSK 0x0000ffff
#define HWIO_BRIC_PERFMON_MULTI_TIMED_MODE_ITERATIONS_ITERATIONS_SHFT        0x0

//// Register STATUS ////

#define HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x)                       (x+0x000002f0)
#define HWIO_BRIC_PERFMON_MULTI_STATUS_PHYS(x)                       (x+0x000002f0)
#define HWIO_BRIC_PERFMON_MULTI_STATUS_RMSK                          0x33330003
#define HWIO_BRIC_PERFMON_MULTI_STATUS_SHFT                                   0
#define HWIO_BRIC_PERFMON_MULTI_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x), HWIO_BRIC_PERFMON_MULTI_STATUS_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_PERFMON_MULTI_STATUS_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x), val)
#define HWIO_BRIC_PERFMON_MULTI_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_STATUS_ADDR(x), mask, val, HWIO_BRIC_PERFMON_MULTI_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_OUT_ACK_BMSK          0x30000000
#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_OUT_ACK_SHFT                0x1c

#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_OUT_BMSK              0x03000000
#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_OUT_SHFT                    0x18

#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_IN_ACK_BMSK           0x00300000
#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_IN_ACK_SHFT                 0x14

#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_IN_BMSK               0x00030000
#define HWIO_BRIC_PERFMON_MULTI_STATUS_TRIGGER_IN_SHFT                     0x10

#define HWIO_BRIC_PERFMON_MULTI_STATUS_ATB_ACTIVE_BMSK               0x00000002
#define HWIO_BRIC_PERFMON_MULTI_STATUS_ATB_ACTIVE_SHFT                      0x1

#define HWIO_BRIC_PERFMON_MULTI_STATUS_MONITORING_ACTIVE_BMSK        0x00000001
#define HWIO_BRIC_PERFMON_MULTI_STATUS_MONITORING_ACTIVE_SHFT               0x0

//// Register COUNTER_N_CONFIG ////

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_ADDR(base, n)       (base+0x300+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_PHYS(base, n)       (base+0x300+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_RMSK                0xe01f000f
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_SHFT                         0
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_MAXn                        47
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_INI(base, n)        \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_ADDR(base, n), HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_ADDR(base, n), mask) 
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_OUTI(base, n, val)  \
	out_dword( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_ADDR(base, n), val)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_ADDR(base, n), mask, val, HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_CLEAR_ON_ENABLE_BMSK 0x80000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_CLEAR_ON_ENABLE_SHFT       0x1f

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_CLEAR_ON_DUMP_BMSK  0x40000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_CLEAR_ON_DUMP_SHFT        0x1e

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_FREEZE_ON_SATURATE_BMSK 0x20000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_FREEZE_ON_SATURATE_SHFT       0x1d

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_EVENT_SELECT_BMSK   0x001f0000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_EVENT_SELECT_SHFT         0x10

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_EVENT_PORT_SELECT_BMSK 0x0000000f
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_CONFIG_EVENT_PORT_SELECT_SHFT        0x0

//// Register COUNTER_N ////

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_ADDR(base, n)              (base+0x308+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_PHYS(base, n)              (base+0x308+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_RMSK                       0xffffffff
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_SHFT                                0
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_MAXn                               47
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_INI(base, n)               \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_ADDR(base, n), HWIO_BRIC_PERFMON_MULTI_COUNTER_N_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_INMI(base, n, mask)        \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_ADDR(base, n), mask) 
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OUTI(base, n, val)         \
	out_dword( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_ADDR(base, n), val)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OUTMI(base, n, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_COUNTER_N_ADDR(base, n), mask, val, HWIO_BRIC_PERFMON_MULTI_COUNTER_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_COUNTER_BMSK               0xffffffff
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_COUNTER_SHFT                      0x0

//// Register COUNTER_N_OVERFLOW ////

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_ADDR(base, n)     (base+0x30C+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_PHYS(base, n)     (base+0x30C+0x10*n)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_RMSK              0x80000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_SHFT                      31
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_MAXn                      47
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_INI(base, n)      \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_ADDR(base, n), HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_RMSK)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_INMI(base, n, mask) \
	in_dword_masked ( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_ADDR(base, n), mask) 
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_OUTI(base, n, val) \
	out_dword( HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_ADDR(base, n), val)
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_ADDR(base, n), mask, val, HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_OVERFLOW_BMSK     0x80000000
#define HWIO_BRIC_PERFMON_MULTI_COUNTER_N_OVERFLOW_OVERFLOW_SHFT           0x1f


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_PROFILING
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x)                   (x+0x00000000)
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_PHYS(x)                   (x+0x00000000)
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_RMSK                      0x00ffffff
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_SHFT                               0
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x), HWIO_BRIC_PROFILING_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_OUT(x, val)               \
	out_dword( HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_PROFILING_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_COMPONENT_INFO_INSTANCE_BMSK             0x00ff0000
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_INSTANCE_SHFT                   0x10

#define HWIO_BRIC_PROFILING_COMPONENT_INFO_SUB_TYPE_BMSK             0x0000ff00
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_SUB_TYPE_SHFT                    0x8
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_SUB_TYPE_PROFILING_FVAL         0x2u

#define HWIO_BRIC_PROFILING_COMPONENT_INFO_TYPE_BMSK                 0x000000ff
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_TYPE_SHFT                        0x0
#define HWIO_BRIC_PROFILING_COMPONENT_INFO_TYPE_MASTERPORT_FVAL            0x2u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x)             (x+0x00000020)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_PHYS(x)             (x+0x00000020)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_RMSK                0xffff00ff
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_SHFT                         0
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_IN(x)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_OUT(x, val)         \
	out_dword( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_TENURE_WIDTH_BMSK   0xff000000
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_TENURE_WIDTH_SHFT         0x18

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_TRACKING_TABLE_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_TRACKING_TABLE_DEPTH_SHFT       0x10

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_SCALING_FACTOR_BMSK 0x000000ff
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_0_SCALING_FACTOR_SHFT        0x0

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x)             (x+0x00000030)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PHYS(x)             (x+0x00000030)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_RMSK                0x00ffffff
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_SHFT                         0
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_IN(x)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_OUT(x, val)         \
	out_dword( HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE2_ACH_DEPTH_BMSK 0x00ff0000
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE2_ACH_DEPTH_SHFT       0x10

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE1_ACH_DEPTH_BMSK 0x0000ff00
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE1_ACH_DEPTH_SHFT        0x8

#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE0_ACH_DEPTH_BMSK 0x000000ff
#define HWIO_BRIC_PROFILING_CONFIGURATION_INFO_1_PIPE0_ACH_DEPTH_SHFT        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x)                       (x+0x00000200)
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_PHYS(x)                       (x+0x00000200)
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_RMSK                          0x00000003
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_SHFT                                   0
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x), HWIO_BRIC_PROFILING_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_PROFILING_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_CLOCK_CTRL_TENURE_CLOCK_GATING_EN_BMSK   0x00000002
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_TENURE_CLOCK_GATING_EN_SHFT          0x1

#define HWIO_BRIC_PROFILING_CLOCK_CTRL_EVENT_CLOCK_GATING_EN_BMSK    0x00000001
#define HWIO_BRIC_PROFILING_CLOCK_CTRL_EVENT_CLOCK_GATING_EN_SHFT           0x0

//// Register MODE ////

#define HWIO_BRIC_PROFILING_MODE_ADDR(x)                             (x+0x00000210)
#define HWIO_BRIC_PROFILING_MODE_PHYS(x)                             (x+0x00000210)
#define HWIO_BRIC_PROFILING_MODE_RMSK                                0x03030001
#define HWIO_BRIC_PROFILING_MODE_SHFT                                         0
#define HWIO_BRIC_PROFILING_MODE_IN(x)                               \
	in_dword_masked ( HWIO_BRIC_PROFILING_MODE_ADDR(x), HWIO_BRIC_PROFILING_MODE_RMSK)
#define HWIO_BRIC_PROFILING_MODE_INM(x, mask)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_MODE_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_MODE_OUT(x, val)                         \
	out_dword( HWIO_BRIC_PROFILING_MODE_ADDR(x), val)
#define HWIO_BRIC_PROFILING_MODE_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_MODE_ADDR(x), mask, val, HWIO_BRIC_PROFILING_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_BMSK                 0x03000000
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_SHFT                       0x18
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_WR_CMD_TO_BRESP_FVAL       0x0u
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_WR_CMD_TO_BRESP_HANDSHAKE_FVAL       0x1u
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_WR_CMD_HANDSHAKE_FVAL       0x2u
#define HWIO_BRIC_PROFILING_MODE_WR_TENURE_MODE_WR_RESP_HANDSHAKE_FVAL       0x3u

#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_BMSK                 0x00030000
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_SHFT                       0x10
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_RD_CMD_TO_FIRST_RDATA_FVAL       0x0u
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_RD_CMD_TO_LAST_RDATA_FVAL       0x1u
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_RD_CMD_HANDSHAKE_FVAL       0x2u
#define HWIO_BRIC_PROFILING_MODE_RD_TENURE_MODE_RD_DATA_HANDSHAKE_FVAL       0x3u

#define HWIO_BRIC_PROFILING_MODE_PROFILING_EN_BMSK                   0x00000001
#define HWIO_BRIC_PROFILING_MODE_PROFILING_EN_SHFT                          0x0

//// Register RD_TENURE_THRESHOLD ////

#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x)              (x+0x00000214)
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_PHYS(x)              (x+0x00000214)
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_RMSK                 0x0000ffff
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_SHFT                          0
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_IN(x)                \
	in_dword_masked ( HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x), HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_RMSK)
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_OUT(x, val)          \
	out_dword( HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x), val)
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_ADDR(x), mask, val, HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_THRESHOLD_BMSK       0x0000ffff
#define HWIO_BRIC_PROFILING_RD_TENURE_THRESHOLD_THRESHOLD_SHFT              0x0

//// Register WR_TENURE_THRESHOLD ////

#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x)              (x+0x00000218)
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_PHYS(x)              (x+0x00000218)
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_RMSK                 0x0000ffff
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_SHFT                          0
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_IN(x)                \
	in_dword_masked ( HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x), HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_RMSK)
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_OUT(x, val)          \
	out_dword( HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x), val)
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_ADDR(x), mask, val, HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_THRESHOLD_BMSK       0x0000ffff
#define HWIO_BRIC_PROFILING_WR_TENURE_THRESHOLD_THRESHOLD_SHFT              0x0

//// Register SWAY_SELECT ////

#define HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x)                      (x+0x00000220)
#define HWIO_BRIC_PROFILING_SWAY_SELECT_PHYS(x)                      (x+0x00000220)
#define HWIO_BRIC_PROFILING_SWAY_SELECT_RMSK                         0x0000000f
#define HWIO_BRIC_PROFILING_SWAY_SELECT_SHFT                                  0
#define HWIO_BRIC_PROFILING_SWAY_SELECT_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x), HWIO_BRIC_PROFILING_SWAY_SELECT_RMSK)
#define HWIO_BRIC_PROFILING_SWAY_SELECT_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_SWAY_SELECT_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x), val)
#define HWIO_BRIC_PROFILING_SWAY_SELECT_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_SWAY_SELECT_ADDR(x), mask, val, HWIO_BRIC_PROFILING_SWAY_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_SWAY_SELECT_SWAY_BMSK                    0x0000000f
#define HWIO_BRIC_PROFILING_SWAY_SELECT_SWAY_SHFT                           0x0

//// Register MID_MASK ////

#define HWIO_BRIC_PROFILING_MID_MASK_ADDR(x)                         (x+0x00000230)
#define HWIO_BRIC_PROFILING_MID_MASK_PHYS(x)                         (x+0x00000230)
#define HWIO_BRIC_PROFILING_MID_MASK_RMSK                            0x0000ffff
#define HWIO_BRIC_PROFILING_MID_MASK_SHFT                                     0
#define HWIO_BRIC_PROFILING_MID_MASK_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_MASK_ADDR(x), HWIO_BRIC_PROFILING_MID_MASK_RMSK)
#define HWIO_BRIC_PROFILING_MID_MASK_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_MASK_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_MID_MASK_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PROFILING_MID_MASK_ADDR(x), val)
#define HWIO_BRIC_PROFILING_MID_MASK_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_MID_MASK_ADDR(x), mask, val, HWIO_BRIC_PROFILING_MID_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_MID_MASK_MID_MASK_BMSK                   0x0000ffff
#define HWIO_BRIC_PROFILING_MID_MASK_MID_MASK_SHFT                          0x0

//// Register MID_MATCH ////

#define HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x)                        (x+0x00000234)
#define HWIO_BRIC_PROFILING_MID_MATCH_PHYS(x)                        (x+0x00000234)
#define HWIO_BRIC_PROFILING_MID_MATCH_RMSK                           0x0000ffff
#define HWIO_BRIC_PROFILING_MID_MATCH_SHFT                                    0
#define HWIO_BRIC_PROFILING_MID_MATCH_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x), HWIO_BRIC_PROFILING_MID_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_MID_MATCH_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_MID_MATCH_OUT(x, val)                    \
	out_dword( HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_MID_MATCH_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_MID_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_MID_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_MID_MATCH_MID_MATCH_BMSK                 0x0000ffff
#define HWIO_BRIC_PROFILING_MID_MATCH_MID_MATCH_SHFT                        0x0

//// Register MID_INV_MATCH ////

#define HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x)                    (x+0x00000238)
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_PHYS(x)                    (x+0x00000238)
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_RMSK                       0x00000001
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_SHFT                                0
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x), HWIO_BRIC_PROFILING_MID_INV_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_OUT(x, val)                \
	out_dword( HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_MID_INV_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_MID_INV_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_MID_INV_MATCH_MID_INV_MATCH_BMSK         0x00000001
#define HWIO_BRIC_PROFILING_MID_INV_MATCH_MID_INV_MATCH_SHFT                0x0

//// Register ADDR_MASK_LOWER ////

#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x)                  (x+0x00000240)
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_PHYS(x)                  (x+0x00000240)
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_RMSK                     0xfffffc00
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_SHFT                             10
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x), HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR_MASK_LOWER_BMSK     0xfffffc00
#define HWIO_BRIC_PROFILING_ADDR_MASK_LOWER_ADDR_MASK_LOWER_SHFT            0xa

//// Register ADDR_MASK_UPPER ////

#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x)                  (x+0x00000244)
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_PHYS(x)                  (x+0x00000244)
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_RMSK                     0x0000000f
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_SHFT                              0
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x), HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_UNUSED_BMSK              0x0000000f
#define HWIO_BRIC_PROFILING_ADDR_MASK_UPPER_UNUSED_SHFT                     0x0

//// Register ADDR_MATCH_LOWER ////

#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x)                 (x+0x00000248)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_PHYS(x)                 (x+0x00000248)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_RMSK                    0xfffffc00
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_SHFT                            10
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x), HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_OUT(x, val)             \
	out_dword( HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR_MATCH_LOWER_BMSK   0xfffffc00
#define HWIO_BRIC_PROFILING_ADDR_MATCH_LOWER_ADDR_MATCH_LOWER_SHFT          0xa

//// Register ADDR_MATCH_UPPER ////

#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x)                 (x+0x0000024c)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_PHYS(x)                 (x+0x0000024c)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_RMSK                    0x0000000f
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_SHFT                             0
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_IN(x)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x), HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_INM(x, mask)            \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_OUT(x, val)             \
	out_dword( HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_UNUSED_BMSK             0x0000000f
#define HWIO_BRIC_PROFILING_ADDR_MATCH_UPPER_UNUSED_SHFT                    0x0

//// Register ADDR_INV_MATCH ////

#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x)                   (x+0x00000250)
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_PHYS(x)                   (x+0x00000250)
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_RMSK                      0x00000001
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_SHFT                               0
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x), HWIO_BRIC_PROFILING_ADDR_INV_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_OUT(x, val)               \
	out_dword( HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ADDR_INV_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR_INV_MATCH_BMSK       0x00000001
#define HWIO_BRIC_PROFILING_ADDR_INV_MATCH_ADDR_INV_MATCH_SHFT              0x0

//// Register ACH_MASK_0 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x)                       (x+0x00000260)
#define HWIO_BRIC_PROFILING_ACH_MASK_0_PHYS(x)                       (x+0x00000260)
#define HWIO_BRIC_PROFILING_ACH_MASK_0_RMSK                          0x01010101
#define HWIO_BRIC_PROFILING_ACH_MASK_0_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_0_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_0_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_0_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_0_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_0_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_0_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_0_AINNERSHARED_MASK_BMSK        0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_0_AINNERSHARED_MASK_SHFT              0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_0_AFULL_MASK_BMSK               0x00010000
#define HWIO_BRIC_PROFILING_ACH_MASK_0_AFULL_MASK_SHFT                     0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_0_AEXCLUSIVE_MASK_BMSK          0x00000100
#define HWIO_BRIC_PROFILING_ACH_MASK_0_AEXCLUSIVE_MASK_SHFT                 0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_0_ABURST_MASK_BMSK              0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_0_ABURST_MASK_SHFT                     0x0

//// Register ACH_MATCH_0 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x)                      (x+0x00000264)
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_PHYS(x)                      (x+0x00000264)
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_RMSK                         0x01010101
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_0_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_0_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AINNERSHARED_MATCH_BMSK      0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AINNERSHARED_MATCH_SHFT            0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AFULL_MATCH_BMSK             0x00010000
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AFULL_MATCH_SHFT                   0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AEXCLUSIVE_MATCH_BMSK        0x00000100
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_AEXCLUSIVE_MATCH_SHFT               0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_0_ABURST_MATCH_BMSK            0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_0_ABURST_MATCH_SHFT                   0x0

//// Register ACH_MASK_1 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x)                       (x+0x00000270)
#define HWIO_BRIC_PROFILING_ACH_MASK_1_PHYS(x)                       (x+0x00000270)
#define HWIO_BRIC_PROFILING_ACH_MASK_1_RMSK                          0x01070f01
#define HWIO_BRIC_PROFILING_ACH_MASK_1_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_1_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_1_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_1_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_1_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_1_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_1_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_1_AMSSSELFAUTH_MASK_BMSK        0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_1_AMSSSELFAUTH_MASK_SHFT              0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_1_AMEMTYPE_MASK_BMSK            0x00070000
#define HWIO_BRIC_PROFILING_ACH_MASK_1_AMEMTYPE_MASK_SHFT                  0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_1_ALEN_MASK_BMSK                0x00000f00
#define HWIO_BRIC_PROFILING_ACH_MASK_1_ALEN_MASK_SHFT                       0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_1_AINST_MASK_BMSK               0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_1_AINST_MASK_SHFT                      0x0

//// Register ACH_MATCH_1 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x)                      (x+0x00000274)
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_PHYS(x)                      (x+0x00000274)
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_RMSK                         0x01070f01
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_1_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_1_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AMSSSELFAUTH_MATCH_BMSK      0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AMSSSELFAUTH_MATCH_SHFT            0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AMEMTYPE_MATCH_BMSK          0x00070000
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AMEMTYPE_MATCH_SHFT                0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_ALEN_MATCH_BMSK              0x00000f00
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_ALEN_MATCH_SHFT                     0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AINST_MATCH_BMSK             0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_1_AINST_MATCH_SHFT                    0x0

//// Register ACH_INV_MATCH_1 ////

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x)                  (x+0x00000278)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_PHYS(x)                  (x+0x00000278)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_RMSK                     0x00010100
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_SHFT                              8
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x), HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_RMSK)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_AMEMTYPE_INV_MATCH_BMSK  0x00010000
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_AMEMTYPE_INV_MATCH_SHFT        0x10

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ALEN_INV_MATCH_BMSK      0x00000100
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_1_ALEN_INV_MATCH_SHFT             0x8

//// Register ACH_MASK_2 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x)                       (x+0x00000280)
#define HWIO_BRIC_PROFILING_ACH_MASK_2_PHYS(x)                       (x+0x00000280)
#define HWIO_BRIC_PROFILING_ACH_MASK_2_RMSK                          0x01010101
#define HWIO_BRIC_PROFILING_ACH_MASK_2_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_2_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_2_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_2_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_2_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_2_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_2_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_2_APROTNS_MASK_BMSK             0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_2_APROTNS_MASK_SHFT                   0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_2_APRIV_MASK_BMSK               0x00010000
#define HWIO_BRIC_PROFILING_ACH_MASK_2_APRIV_MASK_SHFT                     0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_2_AOOO_MASK_BMSK                0x00000100
#define HWIO_BRIC_PROFILING_ACH_MASK_2_AOOO_MASK_SHFT                       0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_2_ANOALLOCATE_MASK_BMSK         0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_2_ANOALLOCATE_MASK_SHFT                0x0

//// Register ACH_MATCH_2 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x)                      (x+0x00000284)
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_PHYS(x)                      (x+0x00000284)
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_RMSK                         0x01010101
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_2_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_2_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APROTNS_MATCH_BMSK           0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APROTNS_MATCH_SHFT                 0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APRIV_MATCH_BMSK             0x00010000
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_APRIV_MATCH_SHFT                   0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_AOOO_MATCH_BMSK              0x00000100
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_AOOO_MATCH_SHFT                     0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_2_ANOALLOCATE_MATCH_BMSK       0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_2_ANOALLOCATE_MATCH_SHFT              0x0

//// Register ACH_MASK_3 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x)                       (x+0x00000290)
#define HWIO_BRIC_PROFILING_ACH_MASK_3_PHYS(x)                       (x+0x00000290)
#define HWIO_BRIC_PROFILING_ACH_MASK_3_RMSK                          0x01030101
#define HWIO_BRIC_PROFILING_ACH_MASK_3_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_3_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_3_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_3_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_3_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_3_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_3_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_3_ASHARED_MASK_BMSK             0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_3_ASHARED_MASK_SHFT                   0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_3_AREQPRIORITY_MASK_BMSK        0x00030000
#define HWIO_BRIC_PROFILING_ACH_MASK_3_AREQPRIORITY_MASK_SHFT              0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_3_AREDIRECT_MASK_BMSK           0x00000100
#define HWIO_BRIC_PROFILING_ACH_MASK_3_AREDIRECT_MASK_SHFT                  0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_3_ARDBEATNDXEN_MASK_BMSK        0x00000001
#define HWIO_BRIC_PROFILING_ACH_MASK_3_ARDBEATNDXEN_MASK_SHFT               0x0

//// Register ACH_MATCH_3 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x)                      (x+0x00000294)
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_PHYS(x)                      (x+0x00000294)
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_RMSK                         0x01030101
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_3_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_3_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ASHARED_MATCH_BMSK           0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ASHARED_MATCH_SHFT                 0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_AREQPRIORITY_MATCH_BMSK      0x00030000
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_AREQPRIORITY_MATCH_SHFT            0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_AREDIRECT_MATCH_BMSK         0x00000100
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_AREDIRECT_MATCH_SHFT                0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ARDBEATNDXEN_MATCH_BMSK      0x00000001
#define HWIO_BRIC_PROFILING_ACH_MATCH_3_ARDBEATNDXEN_MATCH_SHFT             0x0

//// Register ACH_INV_MATCH_3 ////

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x)                  (x+0x00000298)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_PHYS(x)                  (x+0x00000298)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_RMSK                     0x00010000
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_SHFT                             16
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x), HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_RMSK)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_AREQPRIORITY_INV_MATCH_BMSK 0x00010000
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_3_AREQPRIORITY_INV_MATCH_SHFT       0x10

//// Register ACH_MASK_4 ////

#define HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x)                       (x+0x000002a0)
#define HWIO_BRIC_PROFILING_ACH_MASK_4_PHYS(x)                       (x+0x000002a0)
#define HWIO_BRIC_PROFILING_ACH_MASK_4_RMSK                          0x011f0107
#define HWIO_BRIC_PROFILING_ACH_MASK_4_SHFT                                   0
#define HWIO_BRIC_PROFILING_ACH_MASK_4_IN(x)                         \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x), HWIO_BRIC_PROFILING_ACH_MASK_4_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MASK_4_INM(x, mask)                  \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MASK_4_OUT(x, val)                   \
	out_dword( HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MASK_4_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MASK_4_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MASK_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MASK_4_AWRITE_MASK_BMSK              0x01000000
#define HWIO_BRIC_PROFILING_ACH_MASK_4_AWRITE_MASK_SHFT                    0x18

#define HWIO_BRIC_PROFILING_ACH_MASK_4_AVMID_MASK_BMSK               0x001f0000
#define HWIO_BRIC_PROFILING_ACH_MASK_4_AVMID_MASK_SHFT                     0x10

#define HWIO_BRIC_PROFILING_ACH_MASK_4_ATRANSIENT_MASK_BMSK          0x00000100
#define HWIO_BRIC_PROFILING_ACH_MASK_4_ATRANSIENT_MASK_SHFT                 0x8

#define HWIO_BRIC_PROFILING_ACH_MASK_4_ASIZE_MASK_BMSK               0x00000007
#define HWIO_BRIC_PROFILING_ACH_MASK_4_ASIZE_MASK_SHFT                      0x0

//// Register ACH_MATCH_4 ////

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x)                      (x+0x000002a4)
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_PHYS(x)                      (x+0x000002a4)
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_RMSK                         0x011f0107
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_SHFT                                  0
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_IN(x)                        \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x), HWIO_BRIC_PROFILING_ACH_MATCH_4_RMSK)
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_INM(x, mask)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_OUT(x, val)                  \
	out_dword( HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_MATCH_4_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_MATCH_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_AWRITE_MATCH_BMSK            0x01000000
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_AWRITE_MATCH_SHFT                  0x18

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_AVMID_MATCH_BMSK             0x001f0000
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_AVMID_MATCH_SHFT                   0x10

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ATRANSIENT_MATCH_BMSK        0x00000100
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ATRANSIENT_MATCH_SHFT               0x8

#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ASIZE_MATCH_BMSK             0x00000007
#define HWIO_BRIC_PROFILING_ACH_MATCH_4_ASIZE_MATCH_SHFT                    0x0

//// Register ACH_INV_MATCH_4 ////

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x)                  (x+0x000002a8)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_PHYS(x)                  (x+0x000002a8)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_RMSK                     0x00010001
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_SHFT                              0
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x), HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_RMSK)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_OUT(x, val)              \
	out_dword( HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x), val)
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ADDR(x), mask, val, HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_AVMID_INV_MATCH_BMSK     0x00010000
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_AVMID_INV_MATCH_SHFT           0x10

#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ASIZE_INV_MATCH_BMSK     0x00000001
#define HWIO_BRIC_PROFILING_ACH_INV_MATCH_4_ASIZE_INV_MATCH_SHFT            0x0

//// Register BCH_MASK ////

#define HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x)                         (x+0x00000300)
#define HWIO_BRIC_PROFILING_BCH_MASK_PHYS(x)                         (x+0x00000300)
#define HWIO_BRIC_PROFILING_BCH_MASK_RMSK                            0x00000003
#define HWIO_BRIC_PROFILING_BCH_MASK_SHFT                                     0
#define HWIO_BRIC_PROFILING_BCH_MASK_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x), HWIO_BRIC_PROFILING_BCH_MASK_RMSK)
#define HWIO_BRIC_PROFILING_BCH_MASK_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_BCH_MASK_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x), val)
#define HWIO_BRIC_PROFILING_BCH_MASK_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_BCH_MASK_ADDR(x), mask, val, HWIO_BRIC_PROFILING_BCH_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_BCH_MASK_BRESP_MASK_BMSK                 0x00000003
#define HWIO_BRIC_PROFILING_BCH_MASK_BRESP_MASK_SHFT                        0x0

//// Register BCH_MATCH ////

#define HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x)                        (x+0x00000304)
#define HWIO_BRIC_PROFILING_BCH_MATCH_PHYS(x)                        (x+0x00000304)
#define HWIO_BRIC_PROFILING_BCH_MATCH_RMSK                           0x00000003
#define HWIO_BRIC_PROFILING_BCH_MATCH_SHFT                                    0
#define HWIO_BRIC_PROFILING_BCH_MATCH_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x), HWIO_BRIC_PROFILING_BCH_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_BCH_MATCH_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_BCH_MATCH_OUT(x, val)                    \
	out_dword( HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_BCH_MATCH_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_BCH_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_BCH_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_BCH_MATCH_BRESP_MATCH_BMSK               0x00000003
#define HWIO_BRIC_PROFILING_BCH_MATCH_BRESP_MATCH_SHFT                      0x0

//// Register BCH_INV_MATCH ////

#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x)                    (x+0x00000308)
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_PHYS(x)                    (x+0x00000308)
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_RMSK                       0x00000001
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_SHFT                                0
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x), HWIO_BRIC_PROFILING_BCH_INV_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_OUT(x, val)                \
	out_dword( HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_BCH_INV_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_BCH_INV_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_BRESP_INV_MATCH_BMSK       0x00000001
#define HWIO_BRIC_PROFILING_BCH_INV_MATCH_BRESP_INV_MATCH_SHFT              0x0

//// Register RCH_MASK ////

#define HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x)                         (x+0x00000340)
#define HWIO_BRIC_PROFILING_RCH_MASK_PHYS(x)                         (x+0x00000340)
#define HWIO_BRIC_PROFILING_RCH_MASK_RMSK                            0x00000103
#define HWIO_BRIC_PROFILING_RCH_MASK_SHFT                                     0
#define HWIO_BRIC_PROFILING_RCH_MASK_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x), HWIO_BRIC_PROFILING_RCH_MASK_RMSK)
#define HWIO_BRIC_PROFILING_RCH_MASK_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_RCH_MASK_OUT(x, val)                     \
	out_dword( HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x), val)
#define HWIO_BRIC_PROFILING_RCH_MASK_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RCH_MASK_ADDR(x), mask, val, HWIO_BRIC_PROFILING_RCH_MASK_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RCH_MASK_RLAST_MASK_BMSK                 0x00000100
#define HWIO_BRIC_PROFILING_RCH_MASK_RLAST_MASK_SHFT                        0x8

#define HWIO_BRIC_PROFILING_RCH_MASK_RRESP_MASK_BMSK                 0x00000003
#define HWIO_BRIC_PROFILING_RCH_MASK_RRESP_MASK_SHFT                        0x0

//// Register RCH_MATCH ////

#define HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x)                        (x+0x00000344)
#define HWIO_BRIC_PROFILING_RCH_MATCH_PHYS(x)                        (x+0x00000344)
#define HWIO_BRIC_PROFILING_RCH_MATCH_RMSK                           0x00000103
#define HWIO_BRIC_PROFILING_RCH_MATCH_SHFT                                    0
#define HWIO_BRIC_PROFILING_RCH_MATCH_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x), HWIO_BRIC_PROFILING_RCH_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_RCH_MATCH_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_RCH_MATCH_OUT(x, val)                    \
	out_dword( HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_RCH_MATCH_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RCH_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_RCH_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RCH_MATCH_RLAST_MATCH_BMSK               0x00000100
#define HWIO_BRIC_PROFILING_RCH_MATCH_RLAST_MATCH_SHFT                      0x8

#define HWIO_BRIC_PROFILING_RCH_MATCH_RRESP_MATCH_BMSK               0x00000003
#define HWIO_BRIC_PROFILING_RCH_MATCH_RRESP_MATCH_SHFT                      0x0

//// Register RCH_INV_MATCH ////

#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x)                    (x+0x00000348)
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_PHYS(x)                    (x+0x00000348)
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_RMSK                       0x00000001
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_SHFT                                0
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x), HWIO_BRIC_PROFILING_RCH_INV_MATCH_RMSK)
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x), mask) 
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_OUT(x, val)                \
	out_dword( HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x), val)
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RCH_INV_MATCH_ADDR(x), mask, val, HWIO_BRIC_PROFILING_RCH_INV_MATCH_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_RRESP_INV_MATCH_BMSK       0x00000001
#define HWIO_BRIC_PROFILING_RCH_INV_MATCH_RRESP_INV_MATCH_SHFT              0x0

//// Register RD_STATUS_N ////

#define HWIO_BRIC_PROFILING_RD_STATUS_N_ADDR(base, n)                (base+0x400+0x4*n)
#define HWIO_BRIC_PROFILING_RD_STATUS_N_PHYS(base, n)                (base+0x400+0x4*n)
#define HWIO_BRIC_PROFILING_RD_STATUS_N_RMSK                         0xc00000ff
#define HWIO_BRIC_PROFILING_RD_STATUS_N_SHFT                                  0
#define HWIO_BRIC_PROFILING_RD_STATUS_N_MAXn                                  0
#define HWIO_BRIC_PROFILING_RD_STATUS_N_INI(base, n)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_RD_STATUS_N_ADDR(base, n), HWIO_BRIC_PROFILING_RD_STATUS_N_RMSK)
#define HWIO_BRIC_PROFILING_RD_STATUS_N_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_BRIC_PROFILING_RD_STATUS_N_ADDR(base, n), mask) 
#define HWIO_BRIC_PROFILING_RD_STATUS_N_OUTI(base, n, val)           \
	out_dword( HWIO_BRIC_PROFILING_RD_STATUS_N_ADDR(base, n), val)
#define HWIO_BRIC_PROFILING_RD_STATUS_N_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_RD_STATUS_N_ADDR(base, n), mask, val, HWIO_BRIC_PROFILING_RD_STATUS_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_RD_STATUS_N_RD_OUTSTANDING_OVERFLOW_BMSK 0x80000000
#define HWIO_BRIC_PROFILING_RD_STATUS_N_RD_OUTSTANDING_OVERFLOW_SHFT       0x1f

#define HWIO_BRIC_PROFILING_RD_STATUS_N_RD_OUTSTANDING_UNDERFLOW_BMSK 0x40000000
#define HWIO_BRIC_PROFILING_RD_STATUS_N_RD_OUTSTANDING_UNDERFLOW_SHFT       0x1e

#define HWIO_BRIC_PROFILING_RD_STATUS_N_RD_OUTSTANDING_MAX_BMSK      0x000000ff
#define HWIO_BRIC_PROFILING_RD_STATUS_N_RD_OUTSTANDING_MAX_SHFT             0x0

//// Register WR_STATUS_N ////

#define HWIO_BRIC_PROFILING_WR_STATUS_N_ADDR(base, n)                (base+0x410+0x4*n)
#define HWIO_BRIC_PROFILING_WR_STATUS_N_PHYS(base, n)                (base+0x410+0x4*n)
#define HWIO_BRIC_PROFILING_WR_STATUS_N_RMSK                         0xc00000ff
#define HWIO_BRIC_PROFILING_WR_STATUS_N_SHFT                                  0
#define HWIO_BRIC_PROFILING_WR_STATUS_N_MAXn                                  0
#define HWIO_BRIC_PROFILING_WR_STATUS_N_INI(base, n)                 \
	in_dword_masked ( HWIO_BRIC_PROFILING_WR_STATUS_N_ADDR(base, n), HWIO_BRIC_PROFILING_WR_STATUS_N_RMSK)
#define HWIO_BRIC_PROFILING_WR_STATUS_N_INMI(base, n, mask)          \
	in_dword_masked ( HWIO_BRIC_PROFILING_WR_STATUS_N_ADDR(base, n), mask) 
#define HWIO_BRIC_PROFILING_WR_STATUS_N_OUTI(base, n, val)           \
	out_dword( HWIO_BRIC_PROFILING_WR_STATUS_N_ADDR(base, n), val)
#define HWIO_BRIC_PROFILING_WR_STATUS_N_OUTMI(base, n, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_PROFILING_WR_STATUS_N_ADDR(base, n), mask, val, HWIO_BRIC_PROFILING_WR_STATUS_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_PROFILING_WR_STATUS_N_WR_OUTSTANDING_OVERFLOW_BMSK 0x80000000
#define HWIO_BRIC_PROFILING_WR_STATUS_N_WR_OUTSTANDING_OVERFLOW_SHFT       0x1f

#define HWIO_BRIC_PROFILING_WR_STATUS_N_WR_OUTSTANDING_UNDERFLOW_BMSK 0x40000000
#define HWIO_BRIC_PROFILING_WR_STATUS_N_WR_OUTSTANDING_UNDERFLOW_SHFT       0x1e

#define HWIO_BRIC_PROFILING_WR_STATUS_N_WR_OUTSTANDING_MAX_BMSK      0x000000ff
#define HWIO_BRIC_PROFILING_WR_STATUS_N_WR_OUTSTANDING_MAX_SHFT             0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_SLAVEWAY
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x)                    (x+0x00000000)
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_PHYS(x)                    (x+0x00000000)
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_RMSK                       0x00ffffff
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_SHFT                                0
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_IN(x)                      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x), HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_INM(x, mask)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_OUT(x, val)                \
	out_dword( HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_INSTANCE_BMSK              0x00ff0000
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_INSTANCE_SHFT                    0x10

#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_SUB_TYPE_BMSK              0x0000ff00
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_SUB_TYPE_SHFT                     0x8
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_SUB_TYPE_SLAVEWAY_FVAL           0x1u

#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_TYPE_BMSK                  0x000000ff
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_TYPE_SHFT                         0x0
#define HWIO_BRIC_SLAVEWAY_COMPONENT_INFO_TYPE_SLAVEWAY_FVAL               0x3u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x)              (x+0x00000020)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_PHYS(x)              (x+0x00000020)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_RMSK                 0xff0000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_BMSK       0xff000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_SHFT             0x18
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_ASYNC_FVAL       0x0u
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_SYNC_FVAL        0x1u
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_SYNC_MODE_ISOSYNC_FVAL       0x2u

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK   0x000000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT          0x0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_FUNCTIONALITY_STUB_FVAL       0x0u
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_0_FUNCTIONALITY_SLAVEWAY_FVAL       0x1u

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x)              (x+0x00000030)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_PHYS(x)              (x+0x00000030)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_RMSK                 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT        0x0

//// Register CONFIGURATION_INFO_2 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x)              (x+0x00000040)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_PHYS(x)              (x+0x00000040)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_RMSK                 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_DATA_WIDTH_BMSK    0xffff0000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_DATA_WIDTH_SHFT          0x10

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_TID_WIDTH_BMSK     0x0000ff00
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_TID_WIDTH_SHFT            0x8

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_MID_WIDTH_BMSK     0x000000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_2_S_MID_WIDTH_SHFT            0x0

//// Register CONFIGURATION_INFO_3 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x)              (x+0x00000050)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_PHYS(x)              (x+0x00000050)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_RMSK                 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_RCH0_DEPTH_BMSK      0xff000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_RCH0_DEPTH_SHFT            0x18

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_BCH_DEPTH_BMSK       0x00ff0000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_BCH_DEPTH_SHFT             0x10

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_WCH_DEPTH_BMSK       0x0000ff00
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_WCH_DEPTH_SHFT              0x8

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ACH_DEPTH_BMSK       0x000000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_3_ACH_DEPTH_SHFT              0x0

//// Register CONFIGURATION_INFO_4 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x)              (x+0x00000060)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_PHYS(x)              (x+0x00000060)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_RMSK                 0x800000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_SHFT                          0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_DUAL_RCH_EN_BMSK     0x80000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_DUAL_RCH_EN_SHFT           0x1f

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_RCH1_DEPTH_BMSK      0x000000ff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_4_RCH1_DEPTH_SHFT             0x0

//// Register CONFIGURATION_INFO_5 ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x)              (x+0x00000070)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_PHYS(x)              (x+0x00000070)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_RMSK                 0x80000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_SHFT                         31
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_IN(x)                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_INM(x, mask)         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_OUT(x, val)          \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_QOS_EN_BMSK          0x80000000
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_5_QOS_EN_SHFT                0x1f

//// Register CONFIGURATION_INFO_6A ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x)             (x+0x00000080)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_PHYS(x)             (x+0x00000080)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_RMSK                0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ACH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6A_ACH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_6B ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x)             (x+0x00000084)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_PHYS(x)             (x+0x00000084)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_RMSK                0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_WCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6B_WCH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_6C ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x)             (x+0x00000088)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_PHYS(x)             (x+0x00000088)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_RMSK                0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_BCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6C_BCH_PIPELINE_STAGES_SHFT        0x0

//// Register CONFIGURATION_INFO_6D ////

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x)             (x+0x0000008c)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_PHYS(x)             (x+0x0000008c)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_RMSK                0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x), HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_RMSK)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_RCH_PIPELINE_STAGES_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_CONFIGURATION_INFO_6D_RCH_PIPELINE_STAGES_SHFT        0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x)                  (x+0x00000100)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_PHYS(x)                  (x+0x00000100)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_RMSK                     0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_SHFT                              0
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x), HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_RMSK)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_OUT(x, val)              \
	out_dword( HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_RFU_BMSK                 0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_STATUS_RFU_SHFT                        0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x)                   (x+0x00000108)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_PHYS(x)                   (x+0x00000108)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_RMSK                      0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_SHFT                               0
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_IN(x)                     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x), HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_RMSK)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_INM(x, mask)              \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_OUT(x, val)               \
	out_dword( HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_RFU_BMSK                  0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_CLEAR_RFU_SHFT                         0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x)                  (x+0x0000010c)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_PHYS(x)                  (x+0x0000010c)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_RMSK                     0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_SHFT                              0
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_IN(x)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x), HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_RMSK)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_INM(x, mask)             \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_OUT(x, val)              \
	out_dword( HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_RFU_BMSK                 0x00000003
#define HWIO_BRIC_SLAVEWAY_INTERRUPT_ENABLE_RFU_SHFT                        0x0

//// Register CLOCK_CTRL ////

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x)                        (x+0x00000200)
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_PHYS(x)                        (x+0x00000200)
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_RMSK                           0x00000003
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_SHFT                                    0
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x), HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_RMSK)
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_OUT(x, val)                    \
	out_dword( HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_SLAVE_CLOCK_GATING_EN_BMSK     0x00000002
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_SLAVE_CLOCK_GATING_EN_SHFT            0x1

#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_CORE_CLOCK_GATING_EN_BMSK      0x00000001
#define HWIO_BRIC_SLAVEWAY_CLOCK_CTRL_CORE_CLOCK_GATING_EN_SHFT             0x0

//// Register CDC_CTRL ////

#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x)                          (x+0x00000208)
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_PHYS(x)                          (x+0x00000208)
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_RMSK                             0x00000003
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_SHFT                                      0
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x), HWIO_BRIC_SLAVEWAY_CDC_CTRL_RMSK)
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_OUT(x, val)                      \
	out_dword( HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_CDC_CTRL_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_CDC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_SLAVE_CLOCK_DEMETA_SEL_BMSK      0x00000002
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_SLAVE_CLOCK_DEMETA_SEL_SHFT             0x1

#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_CORE_CLOCK_DEMETA_SEL_BMSK       0x00000001
#define HWIO_BRIC_SLAVEWAY_CDC_CTRL_CORE_CLOCK_DEMETA_SEL_SHFT              0x0

//// Register RCH_SELECT ////

#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x)                        (x+0x00000210)
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_PHYS(x)                        (x+0x00000210)
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_RMSK                           0x0000007f
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_SHFT                                    0
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_IN(x)                          \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x), HWIO_BRIC_SLAVEWAY_RCH_SELECT_RMSK)
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_INM(x, mask)                   \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_OUT(x, val)                    \
	out_dword( HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_RCH_SELECT_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_RCH_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_UNUSED_BMSK                    0x0000007f
#define HWIO_BRIC_SLAVEWAY_RCH_SELECT_UNUSED_SHFT                           0x0

//// Register MAX_OUTSTANDING_REQUESTS ////

#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x)          (x+0x00000220)
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_PHYS(x)          (x+0x00000220)
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_RMSK             0x0000ffff
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_SHFT                      0
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_IN(x)            \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x), HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_RMSK)
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_OUT(x, val)      \
	out_dword( HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_WRITE_BMSK       0x0000ff00
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_WRITE_SHFT              0x8

#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_READ_BMSK        0x000000ff
#define HWIO_BRIC_SLAVEWAY_MAX_OUTSTANDING_REQUESTS_READ_SHFT               0x0

//// Register GATHERING ////

#define HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x)                         (x+0x00000230)
#define HWIO_BRIC_SLAVEWAY_GATHERING_PHYS(x)                         (x+0x00000230)
#define HWIO_BRIC_SLAVEWAY_GATHERING_RMSK                            0x0000000f
#define HWIO_BRIC_SLAVEWAY_GATHERING_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_GATHERING_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x), HWIO_BRIC_SLAVEWAY_GATHERING_RMSK)
#define HWIO_BRIC_SLAVEWAY_GATHERING_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_GATHERING_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_GATHERING_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_GATHERING_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_GATHERING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_GATHERING_RD_GATHER_BEATS_BMSK            0x0000000f
#define HWIO_BRIC_SLAVEWAY_GATHERING_RD_GATHER_BEATS_SHFT                   0x0

//// Register MODE ////

#define HWIO_BRIC_SLAVEWAY_MODE_ADDR(x)                              (x+0x00000240)
#define HWIO_BRIC_SLAVEWAY_MODE_PHYS(x)                              (x+0x00000240)
#define HWIO_BRIC_SLAVEWAY_MODE_RMSK                                 0x00000031
#define HWIO_BRIC_SLAVEWAY_MODE_SHFT                                          0
#define HWIO_BRIC_SLAVEWAY_MODE_IN(x)                                \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_MODE_ADDR(x), HWIO_BRIC_SLAVEWAY_MODE_RMSK)
#define HWIO_BRIC_SLAVEWAY_MODE_INM(x, mask)                         \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_MODE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_MODE_OUT(x, val)                          \
	out_dword( HWIO_BRIC_SLAVEWAY_MODE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_MODE_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_MODE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_MODE_CONVERT_16BYTE_EXCL_BMSK             0x00000020
#define HWIO_BRIC_SLAVEWAY_MODE_CONVERT_16BYTE_EXCL_SHFT                    0x5

#define HWIO_BRIC_SLAVEWAY_MODE_CONVERT_ALL_EXCL_BMSK                0x00000010
#define HWIO_BRIC_SLAVEWAY_MODE_CONVERT_ALL_EXCL_SHFT                       0x4

#define HWIO_BRIC_SLAVEWAY_MODE_BURST_SPLIT_BMSK                     0x00000001
#define HWIO_BRIC_SLAVEWAY_MODE_BURST_SPLIT_SHFT                            0x0

//// Register READ_COMMAND_OVERRIDE ////

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x)             (x+0x00000250)
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_PHYS(x)             (x+0x00000250)
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_RMSK                0x0f070bcb
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_SHFT                         0
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_IN(x)               \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x), HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_RMSK)
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_INM(x, mask)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OUT(x, val)         \
	out_dword( HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ASNOOP_BMSK         0x0f000000
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ASNOOP_SHFT               0x18

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_AMEMTYPE_BMSK       0x00070000
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_AMEMTYPE_SHFT             0x10

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ANOALLOCATE_BMSK    0x00000800
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ANOALLOCATE_SHFT           0xb

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ASHARED_BMSK        0x00000200
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_ASHARED_SHFT               0x9

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_AINNERSHARED_BMSK   0x00000100
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_AINNERSHARED_SHFT          0x8

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ASNOOP_BMSK 0x00000080
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ASNOOP_SHFT        0x7

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_BMSK 0x00000040
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_SHFT        0x6

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ANOALLOCATE_BMSK 0x00000008
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ANOALLOCATE_SHFT        0x3

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ASHARED_BMSK 0x00000002
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_ASHARED_SHFT        0x1

#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_READ_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_SHFT        0x0

//// Register WRITE_COMMAND_OVERRIDE ////

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x)            (x+0x00000260)
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_PHYS(x)            (x+0x00000260)
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_RMSK               0x0f070fcf
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_SHFT                        0
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_IN(x)              \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x), HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_RMSK)
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OUT(x, val)        \
	out_dword( HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ASNOOP_BMSK        0x0f000000
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ASNOOP_SHFT              0x18

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AMEMTYPE_BMSK      0x00070000
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AMEMTYPE_SHFT            0x10

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ANOALLOCATE_BMSK   0x00000800
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ANOALLOCATE_SHFT          0xb

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AUNIQUE_BMSK       0x00000400
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AUNIQUE_SHFT              0xa

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ASHARED_BMSK       0x00000200
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_ASHARED_SHFT              0x9

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AINNERSHARED_BMSK  0x00000100
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_AINNERSHARED_SHFT         0x8

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASNOOP_BMSK 0x00000080
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASNOOP_SHFT        0x7

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_BMSK 0x00000040
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AMEMTYPE_SHFT        0x6

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ANOALLOCATE_BMSK 0x00000008
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ANOALLOCATE_SHFT        0x3

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AUNIQUE_BMSK 0x00000004
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AUNIQUE_SHFT        0x2

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASHARED_BMSK 0x00000002
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_ASHARED_SHFT        0x1

#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_WRITE_COMMAND_OVERRIDE_OVERRIDE_AINNERSHARED_SHFT        0x0

//// Register STATUS_0A ////

#define HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x)                         (x+0x00000400)
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_PHYS(x)                         (x+0x00000400)
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_RMSK                            0x00ff00ff
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_0A_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_0A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_0A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_0A_WR_PENDING_PRE_BUF_BMSK         0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_WR_PENDING_PRE_BUF_SHFT               0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_0A_RD_PENDING_PRE_BUF_BMSK         0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_0A_RD_PENDING_PRE_BUF_SHFT                0x0

//// Register STATUS_0B ////

#define HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x)                         (x+0x00000404)
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_PHYS(x)                         (x+0x00000404)
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_RMSK                            0x00ff00ff
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_0B_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_0B_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_0B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_0B_WR_PENDING_POST_BUF_BMSK        0x00ff0000
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_WR_PENDING_POST_BUF_SHFT              0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_0B_RD_PENDING_POST_BUF_BMSK        0x000000ff
#define HWIO_BRIC_SLAVEWAY_STATUS_0B_RD_PENDING_POST_BUF_SHFT               0x0

//// Register STATUS_0C ////

#define HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x)                         (x+0x00000408)
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_PHYS(x)                         (x+0x00000408)
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_RMSK                            0x007f010f
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_0C_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_0C_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_0C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_0C_RDQ_FULL_BMSK                   0x007f0000
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_RDQ_FULL_SHFT                         0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_0C_WRQ_FULL_BMSK                   0x00000100
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_WRQ_FULL_SHFT                          0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_0C_CMDQ_FULL_BMSK                  0x0000000f
#define HWIO_BRIC_SLAVEWAY_STATUS_0C_CMDQ_FULL_SHFT                         0x0

//// Register STATUS_0D ////

#define HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x)                         (x+0x0000040c)
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_PHYS(x)                         (x+0x0000040c)
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_RMSK                            0x007f010f
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_0D_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_0D_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_0D_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_0D_RDQ_ALMOST_FULL_BMSK            0x007f0000
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_RDQ_ALMOST_FULL_SHFT                  0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_0D_WRQ_ALMOST_FULL_BMSK            0x00000100
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_WRQ_ALMOST_FULL_SHFT                   0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_0D_CMDQ_ALMOST_FULL_BMSK           0x0000000f
#define HWIO_BRIC_SLAVEWAY_STATUS_0D_CMDQ_ALMOST_FULL_SHFT                  0x0

//// Register STATUS_1A ////

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x)                         (x+0x00000410)
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_PHYS(x)                         (x+0x00000410)
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RMSK                            0xff333333
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_1A_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_1A_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_1A_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_RD_FULL_BMSK          0x80000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_RD_FULL_SHFT                0x1f

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_RD_EMPTY_BMSK         0x40000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_RD_EMPTY_SHFT               0x1e

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_RD_FULL_BMSK          0x20000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_RD_FULL_SHFT                0x1d

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_RD_EMPTY_BMSK         0x10000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_RD_EMPTY_SHFT               0x1c

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_WR_FULL_BMSK          0x08000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_WR_FULL_SHFT                0x1b

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_WR_EMPTY_BMSK         0x04000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_DATA_WR_EMPTY_SHFT               0x1a

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_WR_FULL_BMSK          0x02000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_WR_FULL_SHFT                0x19

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_WR_EMPTY_BMSK         0x01000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_RCB0_CTRL_WR_EMPTY_SHFT               0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_RD_FULL_BMSK                0x00200000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_RD_FULL_SHFT                      0x15

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_RD_EMPTY_BMSK               0x00100000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_RD_EMPTY_SHFT                     0x14

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_WR_FULL_BMSK                0x00020000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_WR_FULL_SHFT                      0x11

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_WR_EMPTY_BMSK               0x00010000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_BCB_WR_EMPTY_SHFT                     0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_RD_FULL_BMSK                0x00002000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_RD_FULL_SHFT                       0xd

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_RD_EMPTY_BMSK               0x00001000
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_RD_EMPTY_SHFT                      0xc

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_WR_FULL_BMSK                0x00000200
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_WR_FULL_SHFT                       0x9

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_WR_EMPTY_BMSK               0x00000100
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_WCB_WR_EMPTY_SHFT                      0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_RD_FULL_BMSK                0x00000020
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_RD_FULL_SHFT                       0x5

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_RD_EMPTY_BMSK               0x00000010
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_RD_EMPTY_SHFT                      0x4

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_WR_FULL_BMSK                0x00000002
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_WR_FULL_SHFT                       0x1

#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_WR_EMPTY_BMSK               0x00000001
#define HWIO_BRIC_SLAVEWAY_STATUS_1A_ACB_WR_EMPTY_SHFT                      0x0

//// Register STATUS_1B ////

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x)                         (x+0x00000414)
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_PHYS(x)                         (x+0x00000414)
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RMSK                            0x33333333
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_1B_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_1B_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_1B_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_RD_FULL_BMSK                0x20000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_RD_FULL_SHFT                      0x1d

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_RD_EMPTY_BMSK               0x10000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_RD_EMPTY_SHFT                     0x1c

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_WR_FULL_BMSK                0x02000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_WR_FULL_SHFT                      0x19

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_WR_EMPTY_BMSK               0x01000000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_WIB_WR_EMPTY_SHFT                     0x18

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_RD_FULL_BMSK               0x00200000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_RD_FULL_SHFT                     0x15

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_RD_EMPTY_BMSK              0x00100000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_RD_EMPTY_SHFT                    0x14

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_WR_FULL_BMSK               0x00020000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_WR_FULL_SHFT                     0x11

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_WR_EMPTY_BMSK              0x00010000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_RGB0_WR_EMPTY_SHFT                    0x10

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_RD_FULL_BMSK               0x00002000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_RD_FULL_SHFT                      0xd

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_RD_EMPTY_BMSK              0x00001000
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_RD_EMPTY_SHFT                     0xc

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_WR_FULL_BMSK               0x00000200
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_WR_FULL_SHFT                      0x9

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_WR_EMPTY_BMSK              0x00000100
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_W2AB_WR_EMPTY_SHFT                     0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_RD_FULL_BMSK               0x00000020
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_RD_FULL_SHFT                      0x5

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_RD_EMPTY_BMSK              0x00000010
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_RD_EMPTY_SHFT                     0x4

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_WR_FULL_BMSK               0x00000002
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_WR_FULL_SHFT                      0x1

#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_WR_EMPTY_BMSK              0x00000001
#define HWIO_BRIC_SLAVEWAY_STATUS_1B_A2WB_WR_EMPTY_SHFT                     0x0

//// Register STATUS_1C ////

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x)                         (x+0x00000418)
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_PHYS(x)                         (x+0x00000418)
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RMSK                            0x000033ff
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_SHFT                                     0
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_IN(x)                           \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x), HWIO_BRIC_SLAVEWAY_STATUS_1C_RMSK)
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_INM(x, mask)                    \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_OUT(x, val)                     \
	out_dword( HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_STATUS_1C_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_STATUS_1C_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_RD_FULL_BMSK               0x00002000
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_RD_FULL_SHFT                      0xd

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_RD_EMPTY_BMSK              0x00001000
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_RD_EMPTY_SHFT                     0xc

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_WR_FULL_BMSK               0x00000200
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_WR_FULL_SHFT                      0x9

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_WR_EMPTY_BMSK              0x00000100
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RGB1_WR_EMPTY_SHFT                     0x8

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_RD_FULL_BMSK          0x00000080
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_RD_FULL_SHFT                 0x7

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_RD_EMPTY_BMSK         0x00000040
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_RD_EMPTY_SHFT                0x6

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_RD_FULL_BMSK          0x00000020
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_RD_FULL_SHFT                 0x5

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_RD_EMPTY_BMSK         0x00000010
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_RD_EMPTY_SHFT                0x4

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_WR_FULL_BMSK          0x00000008
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_WR_FULL_SHFT                 0x3

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_WR_EMPTY_BMSK         0x00000004
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_DATA_WR_EMPTY_SHFT                0x2

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_WR_FULL_BMSK          0x00000002
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_WR_FULL_SHFT                 0x1

#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_WR_EMPTY_BMSK         0x00000001
#define HWIO_BRIC_SLAVEWAY_STATUS_1C_RCB1_CTRL_WR_EMPTY_SHFT                0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block BRIC_SLAVEWAY_DEFAULT
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x)            (x+0x00000000)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_PHYS(x)            (x+0x00000000)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_RMSK               0x00ffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_SHFT                        0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_IN(x)              \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_INM(x, mask)       \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_OUT(x, val)        \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_INSTANCE_BMSK      0x00ff0000
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_INSTANCE_SHFT            0x10

#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_SUB_TYPE_BMSK      0x0000ff00
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_SUB_TYPE_SHFT             0x8
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_SUB_TYPE_SLAVEWAY_FVAL       0x1u

#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_TYPE_BMSK          0x000000ff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_TYPE_SHFT                 0x0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_COMPONENT_INFO_TYPE_SLAVEWAY_FVAL       0x3u

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x)      (x+0x00000020)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_PHYS(x)      (x+0x00000020)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_RMSK         0x000000ff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_SHFT                  0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_IN(x)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_OUT(x, val)  \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK 0x000000ff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT        0x0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_0_FUNCTIONALITY_DEFAULT_SLAVE_FVAL       0x2u

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x)      (x+0x00000030)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_PHYS(x)      (x+0x00000030)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_RMSK         0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_SHFT                  0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_IN(x)        \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_OUT(x, val)  \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT        0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x)          (x+0x00000100)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_PHYS(x)          (x+0x00000100)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_RMSK             0x00000003
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_SHFT                      0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_IN(x)            \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_OUT(x, val)      \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_RFU_BMSK         0x00000002
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_RFU_SHFT                0x1

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_DECODE_ERROR_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_STATUS_DECODE_ERROR_SHFT        0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x)           (x+0x00000108)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_PHYS(x)           (x+0x00000108)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_RMSK              0x00000003
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_SHFT                       0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_IN(x)             \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_INM(x, mask)      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_OUT(x, val)       \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_RFU_BMSK          0x00000002
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_RFU_SHFT                 0x1

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_DECODE_ERROR_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_CLEAR_DECODE_ERROR_SHFT        0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x)          (x+0x0000010c)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_PHYS(x)          (x+0x0000010c)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_RMSK             0x00000003
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_SHFT                      0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_IN(x)            \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_INM(x, mask)     \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_OUT(x, val)      \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_RFU_BMSK         0x00000002
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_RFU_SHFT                0x1

#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_DECODE_ERROR_BMSK 0x00000001
#define HWIO_BRIC_SLAVEWAY_DEFAULT_INTERRUPT_ENABLE_DECODE_ERROR_SHFT        0x0

//// Register DEFAULT_SLAVE_STATUS_0 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x)    (x+0x00000400)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_PHYS(x)    (x+0x00000400)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_RMSK       0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_SHFT                0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_IN(x)      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_OUT(x, val) \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR_LOWER_BMSK 0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_0_ADDR_LOWER_SHFT        0x0

//// Register DEFAULT_SLAVE_STATUS_1 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x)    (x+0x00000410)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_PHYS(x)    (x+0x00000410)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_RMSK       0x8000000f
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_SHFT                0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_IN(x)      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_OUT(x, val) \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_WRITE_BMSK 0x80000000
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_WRITE_SHFT       0x1f

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR_UPPER_BMSK 0x0000000f
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_1_ADDR_UPPER_SHFT        0x0

//// Register DEFAULT_SLAVE_STATUS_2 ////

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x)    (x+0x00000420)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_PHYS(x)    (x+0x00000420)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_RMSK       0xffffffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_SHFT                0
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_IN(x)      \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x), HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_RMSK)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_INM(x, mask) \
	in_dword_masked ( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x), mask) 
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_OUT(x, val) \
	out_dword( HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x), val)
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_ADDR(x), mask, val, HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_TID_BMSK   0xffff0000
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_TID_SHFT         0x10

#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_MID_BMSK   0x0000ffff
#define HWIO_BRIC_SLAVEWAY_DEFAULT_DEFAULT_SLAVE_STATUS_2_MID_SHFT          0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_CC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_DDR_CC_HW_VERSION_ADDR(x)                               (x+0x00000000)
#define HWIO_DDR_CC_HW_VERSION_PHYS(x)                               (x+0x00000000)
#define HWIO_DDR_CC_HW_VERSION_RMSK                                  0xffffffff
#define HWIO_DDR_CC_HW_VERSION_SHFT                                           0
#define HWIO_DDR_CC_HW_VERSION_IN(x)                                 \
	in_dword_masked ( HWIO_DDR_CC_HW_VERSION_ADDR(x), HWIO_DDR_CC_HW_VERSION_RMSK)
#define HWIO_DDR_CC_HW_VERSION_INM(x, mask)                          \
	in_dword_masked ( HWIO_DDR_CC_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDR_CC_HW_VERSION_OUT(x, val)                           \
	out_dword( HWIO_DDR_CC_HW_VERSION_ADDR(x), val)
#define HWIO_DDR_CC_HW_VERSION_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_HW_VERSION_ADDR(x), mask, val, HWIO_DDR_CC_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_HW_VERSION_MAJOR_BMSK                            0xf0000000
#define HWIO_DDR_CC_HW_VERSION_MAJOR_SHFT                                  0x1c

#define HWIO_DDR_CC_HW_VERSION_MINOR_BMSK                            0x0fff0000
#define HWIO_DDR_CC_HW_VERSION_MINOR_SHFT                                  0x10

#define HWIO_DDR_CC_HW_VERSION_STEP_BMSK                             0x0000ffff
#define HWIO_DDR_CC_HW_VERSION_STEP_SHFT                                    0x0

//// Register CORE_INFO ////

#define HWIO_DDR_CC_CORE_INFO_ADDR(x)                                (x+0x00000004)
#define HWIO_DDR_CC_CORE_INFO_PHYS(x)                                (x+0x00000004)
#define HWIO_DDR_CC_CORE_INFO_RMSK                                   0x000000ff
#define HWIO_DDR_CC_CORE_INFO_SHFT                                            0
#define HWIO_DDR_CC_CORE_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_DDR_CC_CORE_INFO_ADDR(x), HWIO_DDR_CC_CORE_INFO_RMSK)
#define HWIO_DDR_CC_CORE_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_DDR_CC_CORE_INFO_ADDR(x), mask) 
#define HWIO_DDR_CC_CORE_INFO_OUT(x, val)                            \
	out_dword( HWIO_DDR_CC_CORE_INFO_ADDR(x), val)
#define HWIO_DDR_CC_CORE_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CORE_INFO_ADDR(x), mask, val, HWIO_DDR_CC_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CORE_INFO_CONFIGURATION_BMSK                     0x000000ff
#define HWIO_DDR_CC_CORE_INFO_CONFIGURATION_SHFT                            0x0

//// Register HW_INFO ////

#define HWIO_DDR_CC_HW_INFO_ADDR(x)                                  (x+0x00000008)
#define HWIO_DDR_CC_HW_INFO_PHYS(x)                                  (x+0x00000008)
#define HWIO_DDR_CC_HW_INFO_RMSK                                     0xffffffff
#define HWIO_DDR_CC_HW_INFO_SHFT                                              0
#define HWIO_DDR_CC_HW_INFO_IN(x)                                    \
	in_dword_masked ( HWIO_DDR_CC_HW_INFO_ADDR(x), HWIO_DDR_CC_HW_INFO_RMSK)
#define HWIO_DDR_CC_HW_INFO_INM(x, mask)                             \
	in_dword_masked ( HWIO_DDR_CC_HW_INFO_ADDR(x), mask) 
#define HWIO_DDR_CC_HW_INFO_OUT(x, val)                              \
	out_dword( HWIO_DDR_CC_HW_INFO_ADDR(x), val)
#define HWIO_DDR_CC_HW_INFO_OUTM(x, mask, val)                       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_HW_INFO_ADDR(x), mask, val, HWIO_DDR_CC_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_HW_INFO_MAJOR_BMSK                               0xff000000
#define HWIO_DDR_CC_HW_INFO_MAJOR_SHFT                                     0x18

#define HWIO_DDR_CC_HW_INFO_BRANCH_BMSK                              0x00ff0000
#define HWIO_DDR_CC_HW_INFO_BRANCH_SHFT                                    0x10

#define HWIO_DDR_CC_HW_INFO_MINOR_BMSK                               0x0000ff00
#define HWIO_DDR_CC_HW_INFO_MINOR_SHFT                                      0x8

#define HWIO_DDR_CC_HW_INFO_ECO_BMSK                                 0x000000ff
#define HWIO_DDR_CC_HW_INFO_ECO_SHFT                                        0x0

//// Register DDR_CLK_CTRL ////

#define HWIO_DDR_CC_DDR_CLK_CTRL_ADDR(x)                             (x+0x00000020)
#define HWIO_DDR_CC_DDR_CLK_CTRL_PHYS(x)                             (x+0x00000020)
#define HWIO_DDR_CC_DDR_CLK_CTRL_RMSK                                0x0001ff33
#define HWIO_DDR_CC_DDR_CLK_CTRL_SHFT                                         0
#define HWIO_DDR_CC_DDR_CLK_CTRL_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_DDR_CLK_CTRL_ADDR(x), HWIO_DDR_CC_DDR_CLK_CTRL_RMSK)
#define HWIO_DDR_CC_DDR_CLK_CTRL_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_DDR_CLK_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDR_CLK_CTRL_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_DDR_CLK_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDR_CLK_CTRL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDR_CLK_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDR_CLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_CNT_RST_BMSK            0x00010000
#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_CNT_RST_SHFT                  0x10

#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_STB_CNT_BMSK            0x0000e000
#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_STB_CNT_SHFT                   0xd

#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_OVRD_VAL_BMSK           0x00001000
#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_OVRD_VAL_SHFT                  0xc

#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_OVRD_EN_BMSK            0x00000800
#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_OVRD_EN_SHFT                   0xb

#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_BYPASS_BMSK             0x00000400
#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_AVG_BYPASS_SHFT                    0xa

#define HWIO_DDR_CC_DDR_CLK_CTRL_SITE_DP_DATA_TEST_INPUT_BMSK        0x00000200
#define HWIO_DDR_CC_DDR_CLK_CTRL_SITE_DP_DATA_TEST_INPUT_SHFT               0x9

#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_TEST_INPUT_BMSK             0x00000100
#define HWIO_DDR_CC_DDR_CLK_CTRL_SEL_INV_TEST_INPUT_SHFT                    0x8

#define HWIO_DDR_CC_DDR_CLK_CTRL_SITE_CK_RX_CLK_CTL_EN_BMSK          0x00000020
#define HWIO_DDR_CC_DDR_CLK_CTRL_SITE_CK_RX_CLK_CTL_EN_SHFT                 0x5

#define HWIO_DDR_CC_DDR_CLK_CTRL_SITE_CK_RX_CLK_CTL_VAL_BMSK         0x00000010
#define HWIO_DDR_CC_DDR_CLK_CTRL_SITE_CK_RX_CLK_CTL_VAL_SHFT                0x4

#define HWIO_DDR_CC_DDR_CLK_CTRL_MC_CLK_MODE_1X_BMSK                 0x00000002
#define HWIO_DDR_CC_DDR_CLK_CTRL_MC_CLK_MODE_1X_SHFT                        0x1

#define HWIO_DDR_CC_DDR_CLK_CTRL_MC_CLK_MODE_STATIC_BMSK             0x00000001
#define HWIO_DDR_CC_DDR_CLK_CTRL_MC_CLK_MODE_STATIC_SHFT                    0x0

//// Register DDR_CLK_SWITCH_CTRL ////

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_ADDR(x)                      (x+0x00000024)
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_PHYS(x)                      (x+0x00000024)
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_RMSK                         0x000001ff
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_ADDR(x), HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_BMSK          0x00000100
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_SHFT                 0x8

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_LEGACY_PH_UPD_EN_BMSK        0x00000080
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_LEGACY_PH_UPD_EN_SHFT               0x7

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_PHY_REQ_BMSK              0x00000040
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_PHY_REQ_SHFT                     0x6

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_BIMC_ACK_BMSK             0x00000020
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_BIMC_ACK_SHFT                    0x5

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_BMSK       0x00000010
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_SHFT              0x4

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_RFU_3_BMSK                   0x00000008
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_RFU_3_SHFT                          0x3

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_SWITCH_ACK_BMSK           0x00000004
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_SWITCH_ACK_SHFT                  0x2

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK           0x00000002
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                  0x1

#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                   0x0

//// Register DDR_CLK_SWITCH_STATUS ////

#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_ADDR(x)                    (x+0x00000028)
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_PHYS(x)                    (x+0x00000028)
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_RMSK                       0x0000000f
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_SHFT                                0
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_ADDR(x), HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_REQ_BMSK   0x00000008
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_REQ_SHFT          0x3

#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_ACK_BMSK  0x00000004
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_ACK_SHFT         0x2

#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_ACK_BMSK 0x00000002
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_ACK_SHFT        0x1

#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_BMSK       0x00000001
#define HWIO_DDR_CC_DDR_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_SHFT              0x0

//// Register JCPLL_CTRL ////

#define HWIO_DDR_CC_JCPLL_CTRL_ADDR(x)                               (x+0x0000002c)
#define HWIO_DDR_CC_JCPLL_CTRL_PHYS(x)                               (x+0x0000002c)
#define HWIO_DDR_CC_JCPLL_CTRL_RMSK                                  0x3ff73fff
#define HWIO_DDR_CC_JCPLL_CTRL_SHFT                                           0
#define HWIO_DDR_CC_JCPLL_CTRL_IN(x)                                 \
	in_dword_masked ( HWIO_DDR_CC_JCPLL_CTRL_ADDR(x), HWIO_DDR_CC_JCPLL_CTRL_RMSK)
#define HWIO_DDR_CC_JCPLL_CTRL_INM(x, mask)                          \
	in_dword_masked ( HWIO_DDR_CC_JCPLL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL_CTRL_OUT(x, val)                           \
	out_dword( HWIO_DDR_CC_JCPLL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL_CTRL_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL_CTRL_JCPLL1_DIV_RATIO_BMSK                 0x30000000
#define HWIO_DDR_CC_JCPLL_CTRL_JCPLL1_DIV_RATIO_SHFT                       0x1c

#define HWIO_DDR_CC_JCPLL_CTRL_JCPLL0_DIV_RATIO_BMSK                 0x0c000000
#define HWIO_DDR_CC_JCPLL_CTRL_JCPLL0_DIV_RATIO_SHFT                       0x1a

#define HWIO_DDR_CC_JCPLL_CTRL_DLL_LOCK_COUNT_BMSK                   0x03f00000
#define HWIO_DDR_CC_JCPLL_CTRL_DLL_LOCK_COUNT_SHFT                         0x14

#define HWIO_DDR_CC_JCPLL_CTRL_PRE_CLK_SWITCH_CNT_BMSK               0x00070000
#define HWIO_DDR_CC_JCPLL_CTRL_PRE_CLK_SWITCH_CNT_SHFT                     0x10

#define HWIO_DDR_CC_JCPLL_CTRL_SW_CTRL_EN_BMSK                       0x00002000
#define HWIO_DDR_CC_JCPLL_CTRL_SW_CTRL_EN_SHFT                              0xd

#define HWIO_DDR_CC_JCPLL_CTRL_SELECT_BMSK                           0x00001000
#define HWIO_DDR_CC_JCPLL_CTRL_SELECT_SHFT                                  0xc

#define HWIO_DDR_CC_JCPLL_CTRL_BIAS_COUNT_BMSK                       0x00000fc0
#define HWIO_DDR_CC_JCPLL_CTRL_BIAS_COUNT_SHFT                              0x6

#define HWIO_DDR_CC_JCPLL_CTRL_LOCK_COUNT_BMSK                       0x0000003f
#define HWIO_DDR_CC_JCPLL_CTRL_LOCK_COUNT_SHFT                              0x0

//// Register JCPLL_STATUS ////

#define HWIO_DDR_CC_JCPLL_STATUS_ADDR(x)                             (x+0x00000030)
#define HWIO_DDR_CC_JCPLL_STATUS_PHYS(x)                             (x+0x00000030)
#define HWIO_DDR_CC_JCPLL_STATUS_RMSK                                0x000000ff
#define HWIO_DDR_CC_JCPLL_STATUS_SHFT                                         0
#define HWIO_DDR_CC_JCPLL_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL_STATUS_ADDR(x), HWIO_DDR_CC_JCPLL_STATUS_RMSK)
#define HWIO_DDR_CC_JCPLL_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_JCPLL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL_STATUS_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_JCPLL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL_STATUS_CLK_SWITCH_SM_BMSK                  0x000000f0
#define HWIO_DDR_CC_JCPLL_STATUS_CLK_SWITCH_SM_SHFT                         0x4

#define HWIO_DDR_CC_JCPLL_STATUS_DLL_LOCK_CNT_EXPIRE_BMSK            0x00000008
#define HWIO_DDR_CC_JCPLL_STATUS_DLL_LOCK_CNT_EXPIRE_SHFT                   0x3

#define HWIO_DDR_CC_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK              0x00000004
#define HWIO_DDR_CC_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                     0x2

#define HWIO_DDR_CC_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK              0x00000002
#define HWIO_DDR_CC_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                     0x1

#define HWIO_DDR_CC_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                   0x00000001
#define HWIO_DDR_CC_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                          0x0

//// Register TPD_CTRL ////

#define HWIO_DDR_CC_TPD_CTRL_ADDR(x)                                 (x+0x0000003c)
#define HWIO_DDR_CC_TPD_CTRL_PHYS(x)                                 (x+0x0000003c)
#define HWIO_DDR_CC_TPD_CTRL_RMSK                                    0x3fffffdf
#define HWIO_DDR_CC_TPD_CTRL_SHFT                                             0
#define HWIO_DDR_CC_TPD_CTRL_IN(x)                                   \
	in_dword_masked ( HWIO_DDR_CC_TPD_CTRL_ADDR(x), HWIO_DDR_CC_TPD_CTRL_RMSK)
#define HWIO_DDR_CC_TPD_CTRL_INM(x, mask)                            \
	in_dword_masked ( HWIO_DDR_CC_TPD_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_TPD_CTRL_OUT(x, val)                             \
	out_dword( HWIO_DDR_CC_TPD_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_TPD_CTRL_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_TPD_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_TPD_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_TPD_CTRL_TPD_DEPTH_BMSK                          0x3ff00000
#define HWIO_DDR_CC_TPD_CTRL_TPD_DEPTH_SHFT                                0x14

#define HWIO_DDR_CC_TPD_CTRL_TPD_CFG_TMR_VAL_BMSK                    0x000f0000
#define HWIO_DDR_CC_TPD_CTRL_TPD_CFG_TMR_VAL_SHFT                          0x10

#define HWIO_DDR_CC_TPD_CTRL_TPD_DDR_TMR_VAL_BMSK                    0x0000ffc0
#define HWIO_DDR_CC_TPD_CTRL_TPD_DDR_TMR_VAL_SHFT                           0x6

#define HWIO_DDR_CC_TPD_CTRL_TPD_TMR_CLK_SEL_BMSK                    0x00000010
#define HWIO_DDR_CC_TPD_CTRL_TPD_TMR_CLK_SEL_SHFT                           0x4

#define HWIO_DDR_CC_TPD_CTRL_TPD_MODE_BMSK                           0x0000000c
#define HWIO_DDR_CC_TPD_CTRL_TPD_MODE_SHFT                                  0x2

#define HWIO_DDR_CC_TPD_CTRL_TPD_SW_CTRL_EN_BMSK                     0x00000002
#define HWIO_DDR_CC_TPD_CTRL_TPD_SW_CTRL_EN_SHFT                            0x1

#define HWIO_DDR_CC_TPD_CTRL_TPD_ENABLE_BMSK                         0x00000001
#define HWIO_DDR_CC_TPD_CTRL_TPD_ENABLE_SHFT                                0x0

//// Register DLL_CTRL ////

#define HWIO_DDR_CC_DLL_CTRL_ADDR(x)                                 (x+0x00000040)
#define HWIO_DDR_CC_DLL_CTRL_PHYS(x)                                 (x+0x00000040)
#define HWIO_DDR_CC_DLL_CTRL_RMSK                                    0xffffffff
#define HWIO_DDR_CC_DLL_CTRL_SHFT                                             0
#define HWIO_DDR_CC_DLL_CTRL_IN(x)                                   \
	in_dword_masked ( HWIO_DDR_CC_DLL_CTRL_ADDR(x), HWIO_DDR_CC_DLL_CTRL_RMSK)
#define HWIO_DDR_CC_DLL_CTRL_INM(x, mask)                            \
	in_dword_masked ( HWIO_DDR_CC_DLL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DLL_CTRL_OUT(x, val)                             \
	out_dword( HWIO_DDR_CC_DLL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DLL_CTRL_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DLL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DLL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DLL_CTRL_PC_TMR_CLK_SEL_BMSK                     0x80000000
#define HWIO_DDR_CC_DLL_CTRL_PC_TMR_CLK_SEL_SHFT                           0x1f

#define HWIO_DDR_CC_DLL_CTRL_DLL_PH_UPD_CLEAR_BMSK                   0x40000000
#define HWIO_DDR_CC_DLL_CTRL_DLL_PH_UPD_CLEAR_SHFT                         0x1e

#define HWIO_DDR_CC_DLL_CTRL_DLL_SW_CTRL_OUT_EN_BMSK                 0x20000000
#define HWIO_DDR_CC_DLL_CTRL_DLL_SW_CTRL_OUT_EN_SHFT                       0x1d

#define HWIO_DDR_CC_DLL_CTRL_DLL_SW_CTRL_IN_EN_BMSK                  0x10000000
#define HWIO_DDR_CC_DLL_CTRL_DLL_SW_CTRL_IN_EN_SHFT                        0x1c

#define HWIO_DDR_CC_DLL_CTRL_CLK_SWITCH_DLY_CNT_BMSK                 0x0f000000
#define HWIO_DDR_CC_DLL_CTRL_CLK_SWITCH_DLY_CNT_SHFT                       0x18

#define HWIO_DDR_CC_DLL_CTRL_DLL_TPD_DN_PH_ERR_BMSK                  0x00f00000
#define HWIO_DDR_CC_DLL_CTRL_DLL_TPD_DN_PH_ERR_SHFT                        0x14

#define HWIO_DDR_CC_DLL_CTRL_DLL_TPD_UP_PH_ERR_BMSK                  0x000f0000
#define HWIO_DDR_CC_DLL_CTRL_DLL_TPD_UP_PH_ERR_SHFT                        0x10

#define HWIO_DDR_CC_DLL_CTRL_DDR_PC_TMR_VAL_BMSK                     0x0000ff00
#define HWIO_DDR_CC_DLL_CTRL_DDR_PC_TMR_VAL_SHFT                            0x8

#define HWIO_DDR_CC_DLL_CTRL_CFG_PC_TMR_VAL_BMSK                     0x000000ff
#define HWIO_DDR_CC_DLL_CTRL_CFG_PC_TMR_VAL_SHFT                            0x0

//// Register TX_RX_CTRL ////

#define HWIO_DDR_CC_TX_RX_CTRL_ADDR(x)                               (x+0x00000044)
#define HWIO_DDR_CC_TX_RX_CTRL_PHYS(x)                               (x+0x00000044)
#define HWIO_DDR_CC_TX_RX_CTRL_RMSK                                  0x00300ff7
#define HWIO_DDR_CC_TX_RX_CTRL_SHFT                                           0
#define HWIO_DDR_CC_TX_RX_CTRL_IN(x)                                 \
	in_dword_masked ( HWIO_DDR_CC_TX_RX_CTRL_ADDR(x), HWIO_DDR_CC_TX_RX_CTRL_RMSK)
#define HWIO_DDR_CC_TX_RX_CTRL_INM(x, mask)                          \
	in_dword_masked ( HWIO_DDR_CC_TX_RX_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_TX_RX_CTRL_OUT(x, val)                           \
	out_dword( HWIO_DDR_CC_TX_RX_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_TX_RX_CTRL_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_TX_RX_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_TX_RX_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_TX_RX_CTRL_RX_SW_CTRL_OUT_EN_BMSK                0x00200000
#define HWIO_DDR_CC_TX_RX_CTRL_RX_SW_CTRL_OUT_EN_SHFT                      0x15

#define HWIO_DDR_CC_TX_RX_CTRL_RX_SW_CTRL_IN_EN_BMSK                 0x00100000
#define HWIO_DDR_CC_TX_RX_CTRL_RX_SW_CTRL_IN_EN_SHFT                       0x14

#define HWIO_DDR_CC_TX_RX_CTRL_TX_SEL_EN_DLY_CNT_BMSK                0x00000f00
#define HWIO_DDR_CC_TX_RX_CTRL_TX_SEL_EN_DLY_CNT_SHFT                       0x8

#define HWIO_DDR_CC_TX_RX_CTRL_TX_CLK_DISABLE_CNT_BMSK               0x000000f0
#define HWIO_DDR_CC_TX_RX_CTRL_TX_CLK_DISABLE_CNT_SHFT                      0x4

#define HWIO_DDR_CC_TX_RX_CTRL_SEL_EN_BMSK                           0x00000004
#define HWIO_DDR_CC_TX_RX_CTRL_SEL_EN_SHFT                                  0x2

#define HWIO_DDR_CC_TX_RX_CTRL_SEL_EN_SW_CTRL_EN_BMSK                0x00000002
#define HWIO_DDR_CC_TX_RX_CTRL_SEL_EN_SW_CTRL_EN_SHFT                       0x1

#define HWIO_DDR_CC_TX_RX_CTRL_TX_SW_CTRL_IN_EN_BMSK                 0x00000001
#define HWIO_DDR_CC_TX_RX_CTRL_TX_SW_CTRL_IN_EN_SHFT                        0x0

//// Register TPD_STATUS ////

#define HWIO_DDR_CC_TPD_STATUS_ADDR(x)                               (x+0x00000048)
#define HWIO_DDR_CC_TPD_STATUS_PHYS(x)                               (x+0x00000048)
#define HWIO_DDR_CC_TPD_STATUS_RMSK                                  0x00000017
#define HWIO_DDR_CC_TPD_STATUS_SHFT                                           0
#define HWIO_DDR_CC_TPD_STATUS_IN(x)                                 \
	in_dword_masked ( HWIO_DDR_CC_TPD_STATUS_ADDR(x), HWIO_DDR_CC_TPD_STATUS_RMSK)
#define HWIO_DDR_CC_TPD_STATUS_INM(x, mask)                          \
	in_dword_masked ( HWIO_DDR_CC_TPD_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_TPD_STATUS_OUT(x, val)                           \
	out_dword( HWIO_DDR_CC_TPD_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_TPD_STATUS_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_TPD_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_TPD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_TPD_STATUS_TPD_DISABLED_BMSK                     0x00000010
#define HWIO_DDR_CC_TPD_STATUS_TPD_DISABLED_SHFT                            0x4

#define HWIO_DDR_CC_TPD_STATUS_TPD_SM_BMSK                           0x00000007
#define HWIO_DDR_CC_TPD_STATUS_TPD_SM_SHFT                                  0x0

//// Register DLL_STATUS ////

#define HWIO_DDR_CC_DLL_STATUS_ADDR(x)                               (x+0x0000004c)
#define HWIO_DDR_CC_DLL_STATUS_PHYS(x)                               (x+0x0000004c)
#define HWIO_DDR_CC_DLL_STATUS_RMSK                                  0x000000ff
#define HWIO_DDR_CC_DLL_STATUS_SHFT                                           0
#define HWIO_DDR_CC_DLL_STATUS_IN(x)                                 \
	in_dword_masked ( HWIO_DDR_CC_DLL_STATUS_ADDR(x), HWIO_DDR_CC_DLL_STATUS_RMSK)
#define HWIO_DDR_CC_DLL_STATUS_INM(x, mask)                          \
	in_dword_masked ( HWIO_DDR_CC_DLL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DLL_STATUS_OUT(x, val)                           \
	out_dword( HWIO_DDR_CC_DLL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DLL_STATUS_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DLL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DLL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DLL_STATUS_PH_ERR_BMSK                           0x000000f0
#define HWIO_DDR_CC_DLL_STATUS_PH_ERR_SHFT                                  0x4

#define HWIO_DDR_CC_DLL_STATUS_PH_UPD_BMSK                           0x00000008
#define HWIO_DDR_CC_DLL_STATUS_PH_UPD_SHFT                                  0x3

#define HWIO_DDR_CC_DLL_STATUS_DLL_CONTROL_SM_BMSK                   0x00000007
#define HWIO_DDR_CC_DLL_STATUS_DLL_CONTROL_SM_SHFT                          0x0

//// Register TX_RX_STATUS ////

#define HWIO_DDR_CC_TX_RX_STATUS_ADDR(x)                             (x+0x00000050)
#define HWIO_DDR_CC_TX_RX_STATUS_PHYS(x)                             (x+0x00000050)
#define HWIO_DDR_CC_TX_RX_STATUS_RMSK                                0x0000001f
#define HWIO_DDR_CC_TX_RX_STATUS_SHFT                                         0
#define HWIO_DDR_CC_TX_RX_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_TX_RX_STATUS_ADDR(x), HWIO_DDR_CC_TX_RX_STATUS_RMSK)
#define HWIO_DDR_CC_TX_RX_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_TX_RX_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_TX_RX_STATUS_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_TX_RX_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_TX_RX_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_TX_RX_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_TX_RX_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_TX_RX_STATUS_TX_SEL_EN_CNT_TC_BMSK               0x00000010
#define HWIO_DDR_CC_TX_RX_STATUS_TX_SEL_EN_CNT_TC_SHFT                      0x4

#define HWIO_DDR_CC_TX_RX_STATUS_RX_READY_BMSK                       0x00000008
#define HWIO_DDR_CC_TX_RX_STATUS_RX_READY_SHFT                              0x3

#define HWIO_DDR_CC_TX_RX_STATUS_TX_RX_CTRL_SM_BMSK                  0x00000007
#define HWIO_DDR_CC_TX_RX_STATUS_TX_RX_CTRL_SM_SHFT                         0x0

//// Register DLL_AVERAGING ////

#define HWIO_DDR_CC_DLL_AVERAGING_ADDR(x)                            (x+0x00000054)
#define HWIO_DDR_CC_DLL_AVERAGING_PHYS(x)                            (x+0x00000054)
#define HWIO_DDR_CC_DLL_AVERAGING_RMSK                               0x000003ff
#define HWIO_DDR_CC_DLL_AVERAGING_SHFT                                        0
#define HWIO_DDR_CC_DLL_AVERAGING_IN(x)                              \
	in_dword_masked ( HWIO_DDR_CC_DLL_AVERAGING_ADDR(x), HWIO_DDR_CC_DLL_AVERAGING_RMSK)
#define HWIO_DDR_CC_DLL_AVERAGING_INM(x, mask)                       \
	in_dword_masked ( HWIO_DDR_CC_DLL_AVERAGING_ADDR(x), mask) 
#define HWIO_DDR_CC_DLL_AVERAGING_OUT(x, val)                        \
	out_dword( HWIO_DDR_CC_DLL_AVERAGING_ADDR(x), val)
#define HWIO_DDR_CC_DLL_AVERAGING_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DLL_AVERAGING_ADDR(x), mask, val, HWIO_DDR_CC_DLL_AVERAGING_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DLL_AVERAGING_DLL_PD_WAIT_CNT_BMSK               0x000003f0
#define HWIO_DDR_CC_DLL_AVERAGING_DLL_PD_WAIT_CNT_SHFT                      0x4

#define HWIO_DDR_CC_DLL_AVERAGING_DLL_PD_SAMPLE_CNT_BMSK             0x0000000f
#define HWIO_DDR_CC_DLL_AVERAGING_DLL_PD_SAMPLE_CNT_SHFT                    0x0

//// Register DLL_AVERAGING_STATUS ////

#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_ADDR(x)                     (x+0x00000058)
#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_PHYS(x)                     (x+0x00000058)
#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_RMSK                        0x00000007
#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_SHFT                                 0
#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DLL_AVERAGING_STATUS_ADDR(x), HWIO_DDR_CC_DLL_AVERAGING_STATUS_RMSK)
#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DLL_AVERAGING_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DLL_AVERAGING_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DLL_AVERAGING_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DLL_AVERAGING_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_DLL_PD_SM_BMSK              0x00000007
#define HWIO_DDR_CC_DLL_AVERAGING_STATUS_DLL_PD_SM_SHFT                     0x0

//// Register HIST_CTRL1 ////

#define HWIO_DDR_CC_HIST_CTRL1_ADDR(x)                               (x+0x00000060)
#define HWIO_DDR_CC_HIST_CTRL1_PHYS(x)                               (x+0x00000060)
#define HWIO_DDR_CC_HIST_CTRL1_RMSK                                  0x00000003
#define HWIO_DDR_CC_HIST_CTRL1_SHFT                                           0
#define HWIO_DDR_CC_HIST_CTRL1_IN(x)                                 \
	in_dword_masked ( HWIO_DDR_CC_HIST_CTRL1_ADDR(x), HWIO_DDR_CC_HIST_CTRL1_RMSK)
#define HWIO_DDR_CC_HIST_CTRL1_INM(x, mask)                          \
	in_dword_masked ( HWIO_DDR_CC_HIST_CTRL1_ADDR(x), mask) 
#define HWIO_DDR_CC_HIST_CTRL1_OUT(x, val)                           \
	out_dword( HWIO_DDR_CC_HIST_CTRL1_ADDR(x), val)
#define HWIO_DDR_CC_HIST_CTRL1_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_HIST_CTRL1_ADDR(x), mask, val, HWIO_DDR_CC_HIST_CTRL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_HIST_CTRL1_CPD_HIST_EN_BMSK                      0x00000002
#define HWIO_DDR_CC_HIST_CTRL1_CPD_HIST_EN_SHFT                             0x1

#define HWIO_DDR_CC_HIST_CTRL1_TPD_HIST_EN_BMSK                      0x00000001
#define HWIO_DDR_CC_HIST_CTRL1_TPD_HIST_EN_SHFT                             0x0

//// Register HIST_CTRL2 ////

#define HWIO_DDR_CC_HIST_CTRL2_ADDR(x)                               (x+0x00000064)
#define HWIO_DDR_CC_HIST_CTRL2_PHYS(x)                               (x+0x00000064)
#define HWIO_DDR_CC_HIST_CTRL2_RMSK                                  0xffffffff
#define HWIO_DDR_CC_HIST_CTRL2_SHFT                                           0
#define HWIO_DDR_CC_HIST_CTRL2_IN(x)                                 \
	in_dword_masked ( HWIO_DDR_CC_HIST_CTRL2_ADDR(x), HWIO_DDR_CC_HIST_CTRL2_RMSK)
#define HWIO_DDR_CC_HIST_CTRL2_INM(x, mask)                          \
	in_dword_masked ( HWIO_DDR_CC_HIST_CTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_HIST_CTRL2_OUT(x, val)                           \
	out_dword( HWIO_DDR_CC_HIST_CTRL2_ADDR(x), val)
#define HWIO_DDR_CC_HIST_CTRL2_OUTM(x, mask, val)                    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_HIST_CTRL2_ADDR(x), mask, val, HWIO_DDR_CC_HIST_CTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_HIST_CTRL2_CPD_HIST_LEN_CNT_BMSK                 0xffff0000
#define HWIO_DDR_CC_HIST_CTRL2_CPD_HIST_LEN_CNT_SHFT                       0x10

#define HWIO_DDR_CC_HIST_CTRL2_TPD_HIST_LEN_CNT_BMSK                 0x0000ffff
#define HWIO_DDR_CC_HIST_CTRL2_TPD_HIST_LEN_CNT_SHFT                        0x0

//// Register HIST_STATUS ////

#define HWIO_DDR_CC_HIST_STATUS_ADDR(x)                              (x+0x00000068)
#define HWIO_DDR_CC_HIST_STATUS_PHYS(x)                              (x+0x00000068)
#define HWIO_DDR_CC_HIST_STATUS_RMSK                                 0x00000003
#define HWIO_DDR_CC_HIST_STATUS_SHFT                                          0
#define HWIO_DDR_CC_HIST_STATUS_IN(x)                                \
	in_dword_masked ( HWIO_DDR_CC_HIST_STATUS_ADDR(x), HWIO_DDR_CC_HIST_STATUS_RMSK)
#define HWIO_DDR_CC_HIST_STATUS_INM(x, mask)                         \
	in_dword_masked ( HWIO_DDR_CC_HIST_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_HIST_STATUS_OUT(x, val)                          \
	out_dword( HWIO_DDR_CC_HIST_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_HIST_STATUS_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_HIST_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_HIST_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_HIST_STATUS_CPD_HIST_READY_BMSK                  0x00000002
#define HWIO_DDR_CC_HIST_STATUS_CPD_HIST_READY_SHFT                         0x1

#define HWIO_DDR_CC_HIST_STATUS_TPD_HIST_READY_BMSK                  0x00000001
#define HWIO_DDR_CC_HIST_STATUS_TPD_HIST_READY_SHFT                         0x0

//// Register TPD_HIST_BIN_1_2 ////

#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_ADDR(x)                         (x+0x0000006c)
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_PHYS(x)                         (x+0x0000006c)
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_RMSK                            0xffffffff
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_SHFT                                     0
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_TPD_HIST_BIN_1_2_ADDR(x), HWIO_DDR_CC_TPD_HIST_BIN_1_2_RMSK)
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_TPD_HIST_BIN_1_2_ADDR(x), mask) 
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_TPD_HIST_BIN_1_2_ADDR(x), val)
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_TPD_HIST_BIN_1_2_ADDR(x), mask, val, HWIO_DDR_CC_TPD_HIST_BIN_1_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_TPD_PH_ERR_BIN2_BMSK            0xffff0000
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_TPD_PH_ERR_BIN2_SHFT                  0x10

#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_TPD_PH_ERR_BIN1_BMSK            0x0000ffff
#define HWIO_DDR_CC_TPD_HIST_BIN_1_2_TPD_PH_ERR_BIN1_SHFT                   0x0

//// Register CPD_HIST_BIN_1_2 ////

#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_ADDR(x)                         (x+0x00000070)
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_PHYS(x)                         (x+0x00000070)
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_RMSK                            0xffffffff
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_SHFT                                     0
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_CPD_HIST_BIN_1_2_ADDR(x), HWIO_DDR_CC_CPD_HIST_BIN_1_2_RMSK)
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_CPD_HIST_BIN_1_2_ADDR(x), mask) 
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_CPD_HIST_BIN_1_2_ADDR(x), val)
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CPD_HIST_BIN_1_2_ADDR(x), mask, val, HWIO_DDR_CC_CPD_HIST_BIN_1_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_CPD_PH_ERR_BIN2_BMSK            0xffff0000
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_CPD_PH_ERR_BIN2_SHFT                  0x10

#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_CPD_PH_ERR_BIN1_BMSK            0x0000ffff
#define HWIO_DDR_CC_CPD_HIST_BIN_1_2_CPD_PH_ERR_BIN1_SHFT                   0x0

//// Register CPD_HIST_BIN_3_4 ////

#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_ADDR(x)                         (x+0x00000074)
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_PHYS(x)                         (x+0x00000074)
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_RMSK                            0xffffffff
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_SHFT                                     0
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_CPD_HIST_BIN_3_4_ADDR(x), HWIO_DDR_CC_CPD_HIST_BIN_3_4_RMSK)
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_CPD_HIST_BIN_3_4_ADDR(x), mask) 
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_CPD_HIST_BIN_3_4_ADDR(x), val)
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CPD_HIST_BIN_3_4_ADDR(x), mask, val, HWIO_DDR_CC_CPD_HIST_BIN_3_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_CPD_PH_ERR_BIN4_BMSK            0xffff0000
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_CPD_PH_ERR_BIN4_SHFT                  0x10

#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_CPD_PH_ERR_BIN3_BMSK            0x0000ffff
#define HWIO_DDR_CC_CPD_HIST_BIN_3_4_CPD_PH_ERR_BIN3_SHFT                   0x0

//// Register DEBUG_SELECT ////

#define HWIO_DDR_CC_DEBUG_SELECT_ADDR(x)                             (x+0x00000080)
#define HWIO_DDR_CC_DEBUG_SELECT_PHYS(x)                             (x+0x00000080)
#define HWIO_DDR_CC_DEBUG_SELECT_RMSK                                0x000000ff
#define HWIO_DDR_CC_DEBUG_SELECT_SHFT                                         0
#define HWIO_DDR_CC_DEBUG_SELECT_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_DEBUG_SELECT_ADDR(x), HWIO_DDR_CC_DEBUG_SELECT_RMSK)
#define HWIO_DDR_CC_DEBUG_SELECT_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_DEBUG_SELECT_ADDR(x), mask) 
#define HWIO_DDR_CC_DEBUG_SELECT_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_DEBUG_SELECT_ADDR(x), val)
#define HWIO_DDR_CC_DEBUG_SELECT_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DEBUG_SELECT_ADDR(x), mask, val, HWIO_DDR_CC_DEBUG_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_BMSK                         0x000000ff
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_SHFT                                0x0
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_RESERVED_FVAL                      0x0u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_SITE_DP_FVAL                       0x1u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_JCPLL0_FVAL                        0x2u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_JCPLL1_FVAL                        0x3u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_PLL_CTLR_FVAL                      0x4u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_DLL0_FVAL                          0x5u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_DLL1_FVAL                          0x6u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_DLL_CTLR_FVAL                      0x7u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_TX_FVAL                            0x8u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_RX_FVAL                            0x9u
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_TX_RX_CTLR_FVAL                    0xau
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_TPD_FVAL                           0xbu
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_HIST_FVAL                          0xcu
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_SEL_INV_AVG_FVAL                   0xdu
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_DLL_AVG_FVAL                       0xeu
#define HWIO_DDR_CC_DEBUG_SELECT_SELECT_PLL_DLL_CHAR_FVAL                  0xfu

//// Register TEST_CLOCK_SELECT ////

#define HWIO_DDR_CC_TEST_CLOCK_SELECT_ADDR(x)                        (x+0x00000084)
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_PHYS(x)                        (x+0x00000084)
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_RMSK                           0x000007ff
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SHFT                                    0
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_TEST_CLOCK_SELECT_ADDR(x), HWIO_DDR_CC_TEST_CLOCK_SELECT_RMSK)
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_TEST_CLOCK_SELECT_ADDR(x), mask) 
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_TEST_CLOCK_SELECT_ADDR(x), val)
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_TEST_CLOCK_SELECT_ADDR(x), mask, val, HWIO_DDR_CC_TEST_CLOCK_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_BMSK           0x00000700
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_SHFT                  0x8
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_OFF0_FVAL            0x0u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_OFF1_FVAL            0x1u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_CSD_RX_DTEST_FVAL       0x2u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_CSD_TX_DTEST_FVAL       0x3u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_JCPLL0_DTEST_FVAL       0x4u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_JCPLL1_DTEST_FVAL       0x5u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_CSD_DLL0_DTEST_FVAL       0x6u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TEST_STA_CSD_DLL1_DTEST_FVAL       0x7u

#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE1_BMSK            0x000000f0
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE1_SHFT                   0x4
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE1_OFF_FVAL              0x0u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE1_CSD_DLL1_DTEST_FVAL       0x1u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE1_PLLOUT_1_LV_TEST_FVAL       0x2u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE1_CSD_TX_DTEST_FVAL       0x4u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE1_DFTC_PHY_CLK_FVAL       0x8u

#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE0_BMSK            0x0000000f
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE0_SHFT                   0x0
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE0_OFF_FVAL              0x0u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE0_CSD_RX_DTEST_FVAL       0x1u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE0_CSD_DLL0_DTEST_FVAL       0x2u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE0_PLLOUT_0_LV_TEST_FVAL       0x4u
#define HWIO_DDR_CC_TEST_CLOCK_SELECT_SELECT_TESTSE0_DFTC_MC_CLK_FVAL       0x8u

//// Register CGC_CTRL ////

#define HWIO_DDR_CC_CGC_CTRL_ADDR(x)                                 (x+0x00000088)
#define HWIO_DDR_CC_CGC_CTRL_PHYS(x)                                 (x+0x00000088)
#define HWIO_DDR_CC_CGC_CTRL_RMSK                                    0x0000f137
#define HWIO_DDR_CC_CGC_CTRL_SHFT                                             0
#define HWIO_DDR_CC_CGC_CTRL_IN(x)                                   \
	in_dword_masked ( HWIO_DDR_CC_CGC_CTRL_ADDR(x), HWIO_DDR_CC_CGC_CTRL_RMSK)
#define HWIO_DDR_CC_CGC_CTRL_INM(x, mask)                            \
	in_dword_masked ( HWIO_DDR_CC_CGC_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CGC_CTRL_OUT(x, val)                             \
	out_dword( HWIO_DDR_CC_CGC_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CGC_CTRL_OUTM(x, mask, val)                      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CGC_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CGC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CGC_CTRL_SITE_CK_CDIV_MC_RST_BMSK                0x00008000
#define HWIO_DDR_CC_CGC_CTRL_SITE_CK_CDIV_MC_RST_SHFT                       0xf

#define HWIO_DDR_CC_CGC_CTRL_SITE_CK_CDIV_MC_EN_BMSK                 0x00004000
#define HWIO_DDR_CC_CGC_CTRL_SITE_CK_CDIV_MC_EN_SHFT                        0xe

#define HWIO_DDR_CC_CGC_CTRL_SITE_DP_DDR_EN_BMSK                     0x00002000
#define HWIO_DDR_CC_CGC_CTRL_SITE_DP_DDR_EN_SHFT                            0xd

#define HWIO_DDR_CC_CGC_CTRL_SITE_DP_MC_EN_BMSK                      0x00001000
#define HWIO_DDR_CC_CGC_CTRL_SITE_DP_MC_EN_SHFT                             0xc

#define HWIO_DDR_CC_CGC_CTRL_DLL_CTRL_DDR_EN_BMSK                    0x00000100
#define HWIO_DDR_CC_CGC_CTRL_DLL_CTRL_DDR_EN_SHFT                           0x8

#define HWIO_DDR_CC_CGC_CTRL_TPD_TMR_CLK_EN_BMSK                     0x00000020
#define HWIO_DDR_CC_CGC_CTRL_TPD_TMR_CLK_EN_SHFT                            0x5

#define HWIO_DDR_CC_CGC_CTRL_TPD_MC_EN_BMSK                          0x00000010
#define HWIO_DDR_CC_CGC_CTRL_TPD_MC_EN_SHFT                                 0x4

#define HWIO_DDR_CC_CGC_CTRL_DP_CLK_EN_BMSK                          0x00000004
#define HWIO_DDR_CC_CGC_CTRL_DP_CLK_EN_SHFT                                 0x2

#define HWIO_DDR_CC_CGC_CTRL_DDR_CLK_EN_BMSK                         0x00000002
#define HWIO_DDR_CC_CGC_CTRL_DDR_CLK_EN_SHFT                                0x1

#define HWIO_DDR_CC_CGC_CTRL_CFG_CLK_EN_BMSK                         0x00000001
#define HWIO_DDR_CC_CGC_CTRL_CFG_CLK_EN_SHFT                                0x0

//// Register SITE_STATUS ////

#define HWIO_DDR_CC_SITE_STATUS_ADDR(x)                              (x+0x00000090)
#define HWIO_DDR_CC_SITE_STATUS_PHYS(x)                              (x+0x00000090)
#define HWIO_DDR_CC_SITE_STATUS_RMSK                                 0x0000ff1f
#define HWIO_DDR_CC_SITE_STATUS_SHFT                                          0
#define HWIO_DDR_CC_SITE_STATUS_IN(x)                                \
	in_dword_masked ( HWIO_DDR_CC_SITE_STATUS_ADDR(x), HWIO_DDR_CC_SITE_STATUS_RMSK)
#define HWIO_DDR_CC_SITE_STATUS_INM(x, mask)                         \
	in_dword_masked ( HWIO_DDR_CC_SITE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_SITE_STATUS_OUT(x, val)                          \
	out_dword( HWIO_DDR_CC_SITE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_SITE_STATUS_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_SITE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_SITE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_SITE_STATUS_SEL_INV_AVG_CNT_BMSK                 0x0000ff00
#define HWIO_DDR_CC_SITE_STATUS_SEL_INV_AVG_CNT_SHFT                        0x8

#define HWIO_DDR_CC_SITE_STATUS_CLK_SWITCH_DONE_BMSK                 0x00000010
#define HWIO_DDR_CC_SITE_STATUS_CLK_SWITCH_DONE_SHFT                        0x4

#define HWIO_DDR_CC_SITE_STATUS_SEL_INV_AVG_ACTIVE_BMSK              0x00000008
#define HWIO_DDR_CC_SITE_STATUS_SEL_INV_AVG_ACTIVE_SHFT                     0x3

#define HWIO_DDR_CC_SITE_STATUS_SITE_DATA_OUT_BMSK                   0x00000004
#define HWIO_DDR_CC_SITE_STATUS_SITE_DATA_OUT_SHFT                          0x2

#define HWIO_DDR_CC_SITE_STATUS_SEL_INV_OUT_BMSK                     0x00000002
#define HWIO_DDR_CC_SITE_STATUS_SEL_INV_OUT_SHFT                            0x1

#define HWIO_DDR_CC_SITE_STATUS_MC_CLK_MODE_HOLD_BMSK                0x00000001
#define HWIO_DDR_CC_SITE_STATUS_MC_CLK_MODE_HOLD_SHFT                       0x0

//// Register DLL0_MODE ////

#define HWIO_DDR_CC_DLL0_MODE_ADDR(x)                                (x+0x000000f0)
#define HWIO_DDR_CC_DLL0_MODE_PHYS(x)                                (x+0x000000f0)
#define HWIO_DDR_CC_DLL0_MODE_RMSK                                   0x00f31fff
#define HWIO_DDR_CC_DLL0_MODE_SHFT                                            0
#define HWIO_DDR_CC_DLL0_MODE_IN(x)                                  \
	in_dword_masked ( HWIO_DDR_CC_DLL0_MODE_ADDR(x), HWIO_DDR_CC_DLL0_MODE_RMSK)
#define HWIO_DDR_CC_DLL0_MODE_INM(x, mask)                           \
	in_dword_masked ( HWIO_DDR_CC_DLL0_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DLL0_MODE_OUT(x, val)                            \
	out_dword( HWIO_DDR_CC_DLL0_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DLL0_MODE_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DLL0_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DLL0_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DLL0_MODE_DLL_PH_ERR_BMSK                        0x00f00000
#define HWIO_DDR_CC_DLL0_MODE_DLL_PH_ERR_SHFT                              0x14

#define HWIO_DDR_CC_DLL0_MODE_DLL_PH_UPD_BMSK                        0x00020000
#define HWIO_DDR_CC_DLL0_MODE_DLL_PH_UPD_SHFT                              0x11

#define HWIO_DDR_CC_DLL0_MODE_DLL_LOCK_BMSK                          0x00010000
#define HWIO_DDR_CC_DLL0_MODE_DLL_LOCK_SHFT                                0x10

#define HWIO_DDR_CC_DLL0_MODE_DLL_ANA_PU_BMSK                        0x00001000
#define HWIO_DDR_CC_DLL0_MODE_DLL_ANA_PU_SHFT                               0xc

#define HWIO_DDR_CC_DLL0_MODE_DLL_PERIOD_BMSK                        0x00000ff0
#define HWIO_DDR_CC_DLL0_MODE_DLL_PERIOD_SHFT                               0x4

#define HWIO_DDR_CC_DLL0_MODE_DLL_BYPASS_BMSK                        0x00000008
#define HWIO_DDR_CC_DLL0_MODE_DLL_BYPASS_SHFT                               0x3

#define HWIO_DDR_CC_DLL0_MODE_DLL_DIFF_MODE_BMSK                     0x00000004
#define HWIO_DDR_CC_DLL0_MODE_DLL_DIFF_MODE_SHFT                            0x2

#define HWIO_DDR_CC_DLL0_MODE_DLL_CMP_EN_BMSK                        0x00000002
#define HWIO_DDR_CC_DLL0_MODE_DLL_CMP_EN_SHFT                               0x1

#define HWIO_DDR_CC_DLL0_MODE_DLL_RESET_N_BMSK                       0x00000001
#define HWIO_DDR_CC_DLL0_MODE_DLL_RESET_N_SHFT                              0x0

//// Register DLL1_MODE ////

#define HWIO_DDR_CC_DLL1_MODE_ADDR(x)                                (x+0x000000f4)
#define HWIO_DDR_CC_DLL1_MODE_PHYS(x)                                (x+0x000000f4)
#define HWIO_DDR_CC_DLL1_MODE_RMSK                                   0x00f31fff
#define HWIO_DDR_CC_DLL1_MODE_SHFT                                            0
#define HWIO_DDR_CC_DLL1_MODE_IN(x)                                  \
	in_dword_masked ( HWIO_DDR_CC_DLL1_MODE_ADDR(x), HWIO_DDR_CC_DLL1_MODE_RMSK)
#define HWIO_DDR_CC_DLL1_MODE_INM(x, mask)                           \
	in_dword_masked ( HWIO_DDR_CC_DLL1_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DLL1_MODE_OUT(x, val)                            \
	out_dword( HWIO_DDR_CC_DLL1_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DLL1_MODE_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DLL1_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DLL1_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DLL1_MODE_DLL_PH_ERR_BMSK                        0x00f00000
#define HWIO_DDR_CC_DLL1_MODE_DLL_PH_ERR_SHFT                              0x14

#define HWIO_DDR_CC_DLL1_MODE_DLL_PH_UPD_BMSK                        0x00020000
#define HWIO_DDR_CC_DLL1_MODE_DLL_PH_UPD_SHFT                              0x11

#define HWIO_DDR_CC_DLL1_MODE_DLL_LOCK_BMSK                          0x00010000
#define HWIO_DDR_CC_DLL1_MODE_DLL_LOCK_SHFT                                0x10

#define HWIO_DDR_CC_DLL1_MODE_DLL_ANA_PU_BMSK                        0x00001000
#define HWIO_DDR_CC_DLL1_MODE_DLL_ANA_PU_SHFT                               0xc

#define HWIO_DDR_CC_DLL1_MODE_DLL_PERIOD_BMSK                        0x00000ff0
#define HWIO_DDR_CC_DLL1_MODE_DLL_PERIOD_SHFT                               0x4

#define HWIO_DDR_CC_DLL1_MODE_DLL_BYPASS_BMSK                        0x00000008
#define HWIO_DDR_CC_DLL1_MODE_DLL_BYPASS_SHFT                               0x3

#define HWIO_DDR_CC_DLL1_MODE_DLL_DIFF_MODE_BMSK                     0x00000004
#define HWIO_DDR_CC_DLL1_MODE_DLL_DIFF_MODE_SHFT                            0x2

#define HWIO_DDR_CC_DLL1_MODE_DLL_CMP_EN_BMSK                        0x00000002
#define HWIO_DDR_CC_DLL1_MODE_DLL_CMP_EN_SHFT                               0x1

#define HWIO_DDR_CC_DLL1_MODE_DLL_RESET_N_BMSK                       0x00000001
#define HWIO_DDR_CC_DLL1_MODE_DLL_RESET_N_SHFT                              0x0

//// Register JCPLL0_MODE ////

#define HWIO_DDR_CC_JCPLL0_MODE_ADDR(x)                              (x+0x00000100)
#define HWIO_DDR_CC_JCPLL0_MODE_PHYS(x)                              (x+0x00000100)
#define HWIO_DDR_CC_JCPLL0_MODE_RMSK                                 0x0000000f
#define HWIO_DDR_CC_JCPLL0_MODE_SHFT                                          0
#define HWIO_DDR_CC_JCPLL0_MODE_IN(x)                                \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_MODE_ADDR(x), HWIO_DDR_CC_JCPLL0_MODE_RMSK)
#define HWIO_DDR_CC_JCPLL0_MODE_INM(x, mask)                         \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_MODE_OUT(x, val)                          \
	out_dword( HWIO_DDR_CC_JCPLL0_MODE_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_MODE_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_MODE_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_MODE_PLL_PLLTEST_BMSK                     0x00000008
#define HWIO_DDR_CC_JCPLL0_MODE_PLL_PLLTEST_SHFT                            0x3

#define HWIO_DDR_CC_JCPLL0_MODE_PLL_RESET_N_BMSK                     0x00000004
#define HWIO_DDR_CC_JCPLL0_MODE_PLL_RESET_N_SHFT                            0x2

#define HWIO_DDR_CC_JCPLL0_MODE_PLL_BYPASSNL_BMSK                    0x00000002
#define HWIO_DDR_CC_JCPLL0_MODE_PLL_BYPASSNL_SHFT                           0x1

#define HWIO_DDR_CC_JCPLL0_MODE_PLL_OUTCTRL_BMSK                     0x00000001
#define HWIO_DDR_CC_JCPLL0_MODE_PLL_OUTCTRL_SHFT                            0x0

//// Register JCPLL0_L_VAL ////

#define HWIO_DDR_CC_JCPLL0_L_VAL_ADDR(x)                             (x+0x00000104)
#define HWIO_DDR_CC_JCPLL0_L_VAL_PHYS(x)                             (x+0x00000104)
#define HWIO_DDR_CC_JCPLL0_L_VAL_RMSK                                0x000000ff
#define HWIO_DDR_CC_JCPLL0_L_VAL_SHFT                                         0
#define HWIO_DDR_CC_JCPLL0_L_VAL_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_L_VAL_ADDR(x), HWIO_DDR_CC_JCPLL0_L_VAL_RMSK)
#define HWIO_DDR_CC_JCPLL0_L_VAL_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_L_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_L_VAL_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_JCPLL0_L_VAL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_L_VAL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_L_VAL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_L_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_L_VAL_PLL_L_BMSK                          0x000000ff
#define HWIO_DDR_CC_JCPLL0_L_VAL_PLL_L_SHFT                                 0x0

//// Register JCPLL0_M_VAL ////

#define HWIO_DDR_CC_JCPLL0_M_VAL_ADDR(x)                             (x+0x00000108)
#define HWIO_DDR_CC_JCPLL0_M_VAL_PHYS(x)                             (x+0x00000108)
#define HWIO_DDR_CC_JCPLL0_M_VAL_RMSK                                0x0007ffff
#define HWIO_DDR_CC_JCPLL0_M_VAL_SHFT                                         0
#define HWIO_DDR_CC_JCPLL0_M_VAL_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_M_VAL_ADDR(x), HWIO_DDR_CC_JCPLL0_M_VAL_RMSK)
#define HWIO_DDR_CC_JCPLL0_M_VAL_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_M_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_M_VAL_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_JCPLL0_M_VAL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_M_VAL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_M_VAL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_M_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_M_VAL_PLL_M_BMSK                          0x0007ffff
#define HWIO_DDR_CC_JCPLL0_M_VAL_PLL_M_SHFT                                 0x0

//// Register JCPLL0_N_VAL ////

#define HWIO_DDR_CC_JCPLL0_N_VAL_ADDR(x)                             (x+0x0000010c)
#define HWIO_DDR_CC_JCPLL0_N_VAL_PHYS(x)                             (x+0x0000010c)
#define HWIO_DDR_CC_JCPLL0_N_VAL_RMSK                                0x0007ffff
#define HWIO_DDR_CC_JCPLL0_N_VAL_SHFT                                         0
#define HWIO_DDR_CC_JCPLL0_N_VAL_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_N_VAL_ADDR(x), HWIO_DDR_CC_JCPLL0_N_VAL_RMSK)
#define HWIO_DDR_CC_JCPLL0_N_VAL_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_N_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_N_VAL_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_JCPLL0_N_VAL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_N_VAL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_N_VAL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_N_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_N_VAL_PLL_N_BMSK                          0x0007ffff
#define HWIO_DDR_CC_JCPLL0_N_VAL_PLL_N_SHFT                                 0x0

//// Register JCPLL0_USER_CTRL ////

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_ADDR(x)                         (x+0x00000110)
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PHYS(x)                         (x+0x00000110)
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RMSK                            0xffffffff
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_SHFT                                     0
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_USER_CTRL_ADDR(x), HWIO_DDR_CC_JCPLL0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_JCPLL0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RFU_31_25_BMSK                  0xfe000000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RFU_31_25_SHFT                        0x19

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_MN_EN_BMSK                      0x01000000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_MN_EN_SHFT                            0x18

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RFU_23_22_BMSK                  0x00c00000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RFU_23_22_SHFT                        0x16

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_VCO_SEL_BMSK                    0x00300000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_VCO_SEL_SHFT                          0x14

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RFU_19_15_BMSK                  0x000f8000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RFU_19_15_SHFT                         0xf

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK              0x00007000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                     0xc

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RFU_11_10_BMSK                  0x00000c00
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_RFU_11_10_SHFT                         0xa

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK             0x00000300
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                    0x8

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                 0x00000080
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                        0x7

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK             0x00000040
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                    0x6

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK              0x00000020
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                     0x5

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK             0x00000010
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                    0x4

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK            0x00000008
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                   0x3

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK             0x00000004
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                    0x2

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK              0x00000002
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                     0x1

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK             0x00000001
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                    0x0

//// Register JCPLL0_CONFIG_CTRL ////

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_ADDR(x)                       (x+0x00000114)
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_PHYS(x)                       (x+0x00000114)
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RMSK                          0xffffffff
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_SHFT                                   0
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                0xfc000000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                      0x1a

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                0x02000000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                      0x19

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                   0x01000000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                         0x18

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                0x00c00000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                      0x16

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                  0x00300000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                        0x14

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                 0x000c0000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                       0x12

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                0x00030000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                      0x10

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK            0x00008000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                   0xf

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK             0x00004000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                    0xe

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK              0x00003000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                     0xc

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK              0x00000800
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                     0xb

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                0x00000600
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                       0x9

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK         0x00000100
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                0x8

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK         0x00000080
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                0x7

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK          0x00000060
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                 0x5

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK            0x00000010
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                   0x4

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                  0x0000000f
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                         0x0

//// Register JCPLL0_TEST_CTRL ////

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ADDR(x)                         (x+0x00000118)
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_PHYS(x)                         (x+0x00000118)
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_RMSK                            0xffffffff
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_SHFT                                     0
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_TEST_CTRL_ADDR(x), HWIO_DDR_CC_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_JCPLL0_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                  0xffe00000
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                        0x15

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                   0x001c0000
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                         0x12

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                    0x00020000
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                          0x11

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK            0x00018000
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                   0xf

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                   0x00004000
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                          0xe

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK               0x00002000
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                      0xd

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK             0x00001000
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                    0xc

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK               0x00000800
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                      0xb

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                 0x00000400
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                        0xa

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                0x00000200
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                       0x9

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                  0x00000180
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                         0x7

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                0x00000040
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                       0x6

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                 0x00000030
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                        0x4

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                 0x0000000c
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                        0x2

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                  0x00000002
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                         0x1

#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                  0x00000001
#define HWIO_DDR_CC_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                         0x0

//// Register JCPLL0_STATUS ////

#define HWIO_DDR_CC_JCPLL0_STATUS_ADDR(x)                            (x+0x0000011c)
#define HWIO_DDR_CC_JCPLL0_STATUS_PHYS(x)                            (x+0x0000011c)
#define HWIO_DDR_CC_JCPLL0_STATUS_RMSK                               0x0001ffff
#define HWIO_DDR_CC_JCPLL0_STATUS_SHFT                                        0
#define HWIO_DDR_CC_JCPLL0_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_STATUS_ADDR(x), HWIO_DDR_CC_JCPLL0_STATUS_RMSK)
#define HWIO_DDR_CC_JCPLL0_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_STATUS_OUT(x, val)                        \
	out_dword( HWIO_DDR_CC_JCPLL0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                  0x00010000
#define HWIO_DDR_CC_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                        0x10

#define HWIO_DDR_CC_JCPLL0_STATUS_PLL_D_BMSK                         0x0000ffff
#define HWIO_DDR_CC_JCPLL0_STATUS_PLL_D_SHFT                                0x0

//// Register JCPLL0_USER_CTRL_28LP ////

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_ADDR(x)                    (x+0x00000120)
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PHYS(x)                    (x+0x00000120)
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RMSK                       0xffffffff
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_SHFT                                0
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_ADDR(x), HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RMSK)
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RFU_31_25_BMSK             0xfe000000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RFU_31_25_SHFT                   0x19

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_MN_EN_BMSK                 0x01000000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_MN_EN_SHFT                       0x18

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RFU_23_22_BMSK             0x00c00000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RFU_23_22_SHFT                   0x16

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_VCO_SEL_BMSK               0x00300000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_VCO_SEL_SHFT                     0x14

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RFU_19_15_BMSK             0x000f8000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RFU_19_15_SHFT                    0xf

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PRE_DIV_RATIO_BMSK         0x00007000
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PRE_DIV_RATIO_SHFT                0xc

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RFU_11_10_BMSK             0x00000c00
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_RFU_11_10_SHFT                    0xa

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_POST_DIV_RATIO_BMSK        0x00000300
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_POST_DIV_RATIO_SHFT               0x8

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_OUTPUT_INV_BMSK            0x00000080
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_OUTPUT_INV_SHFT                   0x7

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_DIFF_90_BMSK        0x00000040
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_DIFF_90_SHFT               0x6

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_DIFF_0_BMSK         0x00000020
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_DIFF_0_SHFT                0x5

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_TEST_BMSK        0x00000010
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_TEST_SHFT               0x4

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_EARLY_BMSK       0x00000008
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_EARLY_SHFT              0x3

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_AUX2_BMSK        0x00000004
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_AUX2_SHFT               0x2

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_AUX_BMSK         0x00000002
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_AUX_SHFT                0x1

#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_MAIN_BMSK        0x00000001
#define HWIO_DDR_CC_JCPLL0_USER_CTRL_28LP_PLLOUT_LV_MAIN_SHFT               0x0

//// Register JCPLL0_CONFIG_CTRL_28LP ////

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ADDR(x)                  (x+0x00000124)
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_PHYS(x)                  (x+0x00000124)
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_RMSK                     0xffffffff
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_SHFT                              0
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ADDR(x), HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_RMSK)
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_RFU_31_BMSK              0x80000000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_RFU_31_SHFT                    0x1f

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_LOCK_DET_CON_BMSK        0x60000000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_LOCK_DET_CON_SHFT              0x1d

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_RFU_28_BMSK              0x10000000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_RFU_28_SHFT                    0x1c

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_OV_DET_CON_BMSK          0x0c000000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_OV_DET_CON_SHFT                0x1a

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_OV_DET_EN_BMSK           0x02000000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_OV_DET_EN_SHFT                 0x19

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_RFU_24_19_BMSK           0x01f80000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_RFU_24_19_SHFT                 0x13

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_FILTER_TIMING_CON_BMSK   0x00040000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_FILTER_TIMING_CON_SHFT         0x12

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_FILTER_DOUBLE_SPL_BMSK   0x00020000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_FILTER_DOUBLE_SPL_SHFT         0x11

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_REG_1_VOL_SET_BMSK       0x00018000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_REG_1_VOL_SET_SHFT              0xf

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ISEED_GATING_BMSK        0x00004000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ISEED_GATING_SHFT               0xe

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_VCO_DECAP_BMSK           0x00002000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_VCO_DECAP_SHFT                  0xd

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_BYPASS_REG_1_BMSK        0x00001000
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_BYPASS_REG_1_SHFT               0xc

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_REG_2_BIAS_CUR_SET_BMSK  0x00000c00
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_REG_2_BIAS_CUR_SET_SHFT         0xa

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_REG_2_OV_SET_BMSK        0x00000300
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_REG_2_OV_SET_SHFT               0x8

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ANTI_DEAD_ZONE_BMSK      0x000000c0
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ANTI_DEAD_ZONE_SHFT             0x6

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ISEED_CONTROL_BMSK       0x00000030
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_ISEED_CONTROL_SHFT              0x4

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_CUR_MIRROR_BMSK          0x0000000c
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_CUR_MIRROR_SHFT                 0x2

#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_DELAY_SET_BMSK           0x00000003
#define HWIO_DDR_CC_JCPLL0_CONFIG_CTRL_28LP_DELAY_SET_SHFT                  0x0

//// Register JCPLL1_MODE ////

#define HWIO_DDR_CC_JCPLL1_MODE_ADDR(x)                              (x+0x00000140)
#define HWIO_DDR_CC_JCPLL1_MODE_PHYS(x)                              (x+0x00000140)
#define HWIO_DDR_CC_JCPLL1_MODE_RMSK                                 0x0000000f
#define HWIO_DDR_CC_JCPLL1_MODE_SHFT                                          0
#define HWIO_DDR_CC_JCPLL1_MODE_IN(x)                                \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_MODE_ADDR(x), HWIO_DDR_CC_JCPLL1_MODE_RMSK)
#define HWIO_DDR_CC_JCPLL1_MODE_INM(x, mask)                         \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_MODE_OUT(x, val)                          \
	out_dword( HWIO_DDR_CC_JCPLL1_MODE_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_MODE_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_MODE_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_MODE_PLL_PLLTEST_BMSK                     0x00000008
#define HWIO_DDR_CC_JCPLL1_MODE_PLL_PLLTEST_SHFT                            0x3

#define HWIO_DDR_CC_JCPLL1_MODE_PLL_RESET_N_BMSK                     0x00000004
#define HWIO_DDR_CC_JCPLL1_MODE_PLL_RESET_N_SHFT                            0x2

#define HWIO_DDR_CC_JCPLL1_MODE_PLL_BYPASSNL_BMSK                    0x00000002
#define HWIO_DDR_CC_JCPLL1_MODE_PLL_BYPASSNL_SHFT                           0x1

#define HWIO_DDR_CC_JCPLL1_MODE_PLL_OUTCTRL_BMSK                     0x00000001
#define HWIO_DDR_CC_JCPLL1_MODE_PLL_OUTCTRL_SHFT                            0x0

//// Register JCPLL1_L_VAL ////

#define HWIO_DDR_CC_JCPLL1_L_VAL_ADDR(x)                             (x+0x00000144)
#define HWIO_DDR_CC_JCPLL1_L_VAL_PHYS(x)                             (x+0x00000144)
#define HWIO_DDR_CC_JCPLL1_L_VAL_RMSK                                0x000000ff
#define HWIO_DDR_CC_JCPLL1_L_VAL_SHFT                                         0
#define HWIO_DDR_CC_JCPLL1_L_VAL_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_L_VAL_ADDR(x), HWIO_DDR_CC_JCPLL1_L_VAL_RMSK)
#define HWIO_DDR_CC_JCPLL1_L_VAL_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_L_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_L_VAL_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_JCPLL1_L_VAL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_L_VAL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_L_VAL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_L_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_L_VAL_PLL_L_BMSK                          0x000000ff
#define HWIO_DDR_CC_JCPLL1_L_VAL_PLL_L_SHFT                                 0x0

//// Register JCPLL1_M_VAL ////

#define HWIO_DDR_CC_JCPLL1_M_VAL_ADDR(x)                             (x+0x00000148)
#define HWIO_DDR_CC_JCPLL1_M_VAL_PHYS(x)                             (x+0x00000148)
#define HWIO_DDR_CC_JCPLL1_M_VAL_RMSK                                0x0007ffff
#define HWIO_DDR_CC_JCPLL1_M_VAL_SHFT                                         0
#define HWIO_DDR_CC_JCPLL1_M_VAL_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_M_VAL_ADDR(x), HWIO_DDR_CC_JCPLL1_M_VAL_RMSK)
#define HWIO_DDR_CC_JCPLL1_M_VAL_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_M_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_M_VAL_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_JCPLL1_M_VAL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_M_VAL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_M_VAL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_M_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_M_VAL_PLL_M_BMSK                          0x0007ffff
#define HWIO_DDR_CC_JCPLL1_M_VAL_PLL_M_SHFT                                 0x0

//// Register JCPLL1_N_VAL ////

#define HWIO_DDR_CC_JCPLL1_N_VAL_ADDR(x)                             (x+0x0000014c)
#define HWIO_DDR_CC_JCPLL1_N_VAL_PHYS(x)                             (x+0x0000014c)
#define HWIO_DDR_CC_JCPLL1_N_VAL_RMSK                                0x0007ffff
#define HWIO_DDR_CC_JCPLL1_N_VAL_SHFT                                         0
#define HWIO_DDR_CC_JCPLL1_N_VAL_IN(x)                               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_N_VAL_ADDR(x), HWIO_DDR_CC_JCPLL1_N_VAL_RMSK)
#define HWIO_DDR_CC_JCPLL1_N_VAL_INM(x, mask)                        \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_N_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_N_VAL_OUT(x, val)                         \
	out_dword( HWIO_DDR_CC_JCPLL1_N_VAL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_N_VAL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_N_VAL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_N_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_N_VAL_PLL_N_BMSK                          0x0007ffff
#define HWIO_DDR_CC_JCPLL1_N_VAL_PLL_N_SHFT                                 0x0

//// Register JCPLL1_USER_CTRL ////

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_ADDR(x)                         (x+0x00000150)
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PHYS(x)                         (x+0x00000150)
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RMSK                            0xffffffff
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_SHFT                                     0
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_USER_CTRL_ADDR(x), HWIO_DDR_CC_JCPLL1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_JCPLL1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RFU_31_25_BMSK                  0xfe000000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RFU_31_25_SHFT                        0x19

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_MN_EN_BMSK                      0x01000000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_MN_EN_SHFT                            0x18

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RFU_23_22_BMSK                  0x00c00000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RFU_23_22_SHFT                        0x16

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_VCO_SEL_BMSK                    0x00300000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_VCO_SEL_SHFT                          0x14

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RFU_19_15_BMSK                  0x000f8000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RFU_19_15_SHFT                         0xf

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK              0x00007000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                     0xc

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RFU_11_10_BMSK                  0x00000c00
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_RFU_11_10_SHFT                         0xa

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK             0x00000300
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                    0x8

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                 0x00000080
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                        0x7

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK             0x00000040
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                    0x6

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK              0x00000020
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                     0x5

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK             0x00000010
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                    0x4

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK            0x00000008
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                   0x3

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK             0x00000004
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                    0x2

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK              0x00000002
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                     0x1

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK             0x00000001
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                    0x0

//// Register JCPLL1_CONFIG_CTRL ////

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_ADDR(x)                       (x+0x00000154)
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_PHYS(x)                       (x+0x00000154)
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RMSK                          0xffffffff
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_SHFT                                   0
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                0xfc000000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                      0x1a

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                0x02000000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                      0x19

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                   0x01000000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                         0x18

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                0x00c00000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                      0x16

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                  0x00300000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                        0x14

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                 0x000c0000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                       0x12

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                0x00030000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                      0x10

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK            0x00008000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                   0xf

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK             0x00004000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                    0xe

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK              0x00003000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                     0xc

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK              0x00000800
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                     0xb

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                0x00000600
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                       0x9

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK         0x00000100
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                0x8

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK         0x00000080
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                0x7

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK          0x00000060
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                 0x5

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK            0x00000010
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                   0x4

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                  0x0000000f
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                         0x0

//// Register JCPLL1_TEST_CTRL ////

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ADDR(x)                         (x+0x00000158)
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_PHYS(x)                         (x+0x00000158)
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_RMSK                            0xffffffff
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_SHFT                                     0
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_TEST_CTRL_ADDR(x), HWIO_DDR_CC_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_JCPLL1_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                  0xffe00000
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                        0x15

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                   0x001c0000
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                         0x12

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                    0x00020000
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                          0x11

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK            0x00018000
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                   0xf

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                   0x00004000
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                          0xe

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK               0x00002000
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                      0xd

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK             0x00001000
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                    0xc

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK               0x00000800
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                      0xb

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                 0x00000400
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                        0xa

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                0x00000200
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                       0x9

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                  0x00000180
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                         0x7

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                0x00000040
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                       0x6

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                 0x00000030
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                        0x4

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                 0x0000000c
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                        0x2

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                  0x00000002
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                         0x1

#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                  0x00000001
#define HWIO_DDR_CC_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                         0x0

//// Register JCPLL1_STATUS ////

#define HWIO_DDR_CC_JCPLL1_STATUS_ADDR(x)                            (x+0x0000015c)
#define HWIO_DDR_CC_JCPLL1_STATUS_PHYS(x)                            (x+0x0000015c)
#define HWIO_DDR_CC_JCPLL1_STATUS_RMSK                               0x0001ffff
#define HWIO_DDR_CC_JCPLL1_STATUS_SHFT                                        0
#define HWIO_DDR_CC_JCPLL1_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_STATUS_ADDR(x), HWIO_DDR_CC_JCPLL1_STATUS_RMSK)
#define HWIO_DDR_CC_JCPLL1_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_STATUS_OUT(x, val)                        \
	out_dword( HWIO_DDR_CC_JCPLL1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                  0x00010000
#define HWIO_DDR_CC_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                        0x10

#define HWIO_DDR_CC_JCPLL1_STATUS_PLL_D_BMSK                         0x0000ffff
#define HWIO_DDR_CC_JCPLL1_STATUS_PLL_D_SHFT                                0x0

//// Register JCPLL1_USER_CTRL_28LP ////

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_ADDR(x)                    (x+0x00000160)
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PHYS(x)                    (x+0x00000160)
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RMSK                       0xffffffff
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_SHFT                                0
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_ADDR(x), HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RMSK)
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RFU_31_25_BMSK             0xfe000000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RFU_31_25_SHFT                   0x19

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_MN_EN_BMSK                 0x01000000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_MN_EN_SHFT                       0x18

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RFU_23_22_BMSK             0x00c00000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RFU_23_22_SHFT                   0x16

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_VCO_SEL_BMSK               0x00300000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_VCO_SEL_SHFT                     0x14

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RFU_19_15_BMSK             0x000f8000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RFU_19_15_SHFT                    0xf

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PRE_DIV_RATIO_BMSK         0x00007000
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PRE_DIV_RATIO_SHFT                0xc

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RFU_11_10_BMSK             0x00000c00
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_RFU_11_10_SHFT                    0xa

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_POST_DIV_RATIO_BMSK        0x00000300
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_POST_DIV_RATIO_SHFT               0x8

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_OUTPUT_INV_BMSK            0x00000080
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_OUTPUT_INV_SHFT                   0x7

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_DIFF_90_BMSK        0x00000040
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_DIFF_90_SHFT               0x6

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_DIFF_0_BMSK         0x00000020
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_DIFF_0_SHFT                0x5

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_TEST_BMSK        0x00000010
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_TEST_SHFT               0x4

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_EARLY_BMSK       0x00000008
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_EARLY_SHFT              0x3

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_AUX2_BMSK        0x00000004
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_AUX2_SHFT               0x2

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_AUX_BMSK         0x00000002
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_AUX_SHFT                0x1

#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_MAIN_BMSK        0x00000001
#define HWIO_DDR_CC_JCPLL1_USER_CTRL_28LP_PLLOUT_LV_MAIN_SHFT               0x0

//// Register JCPLL1_CONFIG_CTRL_28LP ////

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ADDR(x)                  (x+0x00000164)
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_PHYS(x)                  (x+0x00000164)
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_RMSK                     0xffffffff
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_SHFT                              0
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ADDR(x), HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_RMSK)
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ADDR(x), mask) 
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ADDR(x), val)
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ADDR(x), mask, val, HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_RFU_31_BMSK              0x80000000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_RFU_31_SHFT                    0x1f

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_LOCK_DET_CON_BMSK        0x60000000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_LOCK_DET_CON_SHFT              0x1d

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_RFU_28_BMSK              0x10000000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_RFU_28_SHFT                    0x1c

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_OV_DET_CON_BMSK          0x0c000000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_OV_DET_CON_SHFT                0x1a

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_OV_DET_EN_BMSK           0x02000000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_OV_DET_EN_SHFT                 0x19

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_RFU_24_19_BMSK           0x01f80000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_RFU_24_19_SHFT                 0x13

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_FILTER_TIMING_CON_BMSK   0x00040000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_FILTER_TIMING_CON_SHFT         0x12

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_FILTER_DOUBLE_SPL_BMSK   0x00020000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_FILTER_DOUBLE_SPL_SHFT         0x11

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_REG_1_VOL_SET_BMSK       0x00018000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_REG_1_VOL_SET_SHFT              0xf

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ISEED_GATING_BMSK        0x00004000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ISEED_GATING_SHFT               0xe

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_VCO_DECAP_BMSK           0x00002000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_VCO_DECAP_SHFT                  0xd

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_BYPASS_REG_1_BMSK        0x00001000
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_BYPASS_REG_1_SHFT               0xc

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_REG_2_BIAS_CUR_SET_BMSK  0x00000c00
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_REG_2_BIAS_CUR_SET_SHFT         0xa

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_REG_2_OV_SET_BMSK        0x00000300
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_REG_2_OV_SET_SHFT               0x8

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ANTI_DEAD_ZONE_BMSK      0x000000c0
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ANTI_DEAD_ZONE_SHFT             0x6

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ISEED_CONTROL_BMSK       0x00000030
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_ISEED_CONTROL_SHFT              0x4

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_CUR_MIRROR_BMSK          0x0000000c
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_CUR_MIRROR_SHFT                 0x2

#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_DELAY_SET_BMSK           0x00000003
#define HWIO_DDR_CC_JCPLL1_CONFIG_CTRL_28LP_DELAY_SET_SHFT                  0x0

//// Register CSD_RX_CONFIG_CTRL ////

#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_ADDR(x)                       (x+0x00000180)
#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_PHYS(x)                       (x+0x00000180)
#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_RMSK                          0x000000ff
#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_SHFT                                   0
#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_CSD_RX_CONFIG_BMSK            0x000000ff
#define HWIO_DDR_CC_CSD_RX_CONFIG_CTRL_CSD_RX_CONFIG_SHFT                   0x0

//// Register CSD_RX_USER_CTRL ////

#define HWIO_DDR_CC_CSD_RX_USER_CTRL_ADDR(x)                         (x+0x00000184)
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_PHYS(x)                         (x+0x00000184)
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RMSK                            0x001f00ff
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_SHFT                                     0
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_CSD_RX_USER_CTRL_ADDR(x), HWIO_DDR_CC_CSD_RX_USER_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_CSD_RX_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_CSD_RX_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_RX_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_RX_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_CLK_VALID_BMSK               0x00100000
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_CLK_VALID_SHFT                     0x14

#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_RESET_N_BMSK                 0x00080000
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_RESET_N_SHFT                       0x13

#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_BYPASS_BMSK                  0x00040000
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_BYPASS_SHFT                        0x12

#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_DCC_MSK_BMSK                 0x00020000
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_DCC_MSK_SHFT                       0x11

#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_ANA_PU_BMSK                  0x00010000
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_RX_ANA_PU_SHFT                        0x10

#define HWIO_DDR_CC_CSD_RX_USER_CTRL_CSD_RX_USER_BMSK                0x000000ff
#define HWIO_DDR_CC_CSD_RX_USER_CTRL_CSD_RX_USER_SHFT                       0x0

//// Register CSD_RX_TEST_CTRL ////

#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_ADDR(x)                         (x+0x00000188)
#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_PHYS(x)                         (x+0x00000188)
#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_RMSK                            0x000000ff
#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_SHFT                                     0
#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_CSD_RX_TEST_CTRL_ADDR(x), HWIO_DDR_CC_CSD_RX_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_CSD_RX_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_CSD_RX_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_RX_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_RX_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_CSD_RX_TEST_BMSK                0x000000ff
#define HWIO_DDR_CC_CSD_RX_TEST_CTRL_CSD_RX_TEST_SHFT                       0x0

//// Register CSD_RX_STATUS ////

#define HWIO_DDR_CC_CSD_RX_STATUS_ADDR(x)                            (x+0x0000018c)
#define HWIO_DDR_CC_CSD_RX_STATUS_PHYS(x)                            (x+0x0000018c)
#define HWIO_DDR_CC_CSD_RX_STATUS_RMSK                               0x000001ff
#define HWIO_DDR_CC_CSD_RX_STATUS_SHFT                                        0
#define HWIO_DDR_CC_CSD_RX_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_DDR_CC_CSD_RX_STATUS_ADDR(x), HWIO_DDR_CC_CSD_RX_STATUS_RMSK)
#define HWIO_DDR_CC_CSD_RX_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_DDR_CC_CSD_RX_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_RX_STATUS_OUT(x, val)                        \
	out_dword( HWIO_DDR_CC_CSD_RX_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_CSD_RX_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_RX_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_CSD_RX_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_RX_STATUS_RX_CLK_VALID_BMSK                  0x00000100
#define HWIO_DDR_CC_CSD_RX_STATUS_RX_CLK_VALID_SHFT                         0x8

#define HWIO_DDR_CC_CSD_RX_STATUS_CSD_RX_STATUS_BMSK                 0x000000ff
#define HWIO_DDR_CC_CSD_RX_STATUS_CSD_RX_STATUS_SHFT                        0x0

//// Register CSD_TX_CONFIG_CTRL ////

#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_ADDR(x)                       (x+0x000001c0)
#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_PHYS(x)                       (x+0x000001c0)
#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_RMSK                          0x000000ff
#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_SHFT                                   0
#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_CSD_TX_CONFIG_BMSK            0x000000ff
#define HWIO_DDR_CC_CSD_TX_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                   0x0

//// Register CSD_TX_USER_CTRL ////

#define HWIO_DDR_CC_CSD_TX_USER_CTRL_ADDR(x)                         (x+0x000001c4)
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_PHYS(x)                         (x+0x000001c4)
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_RMSK                            0x001f00ff
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_SHFT                                     0
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_CSD_TX_USER_CTRL_ADDR(x), HWIO_DDR_CC_CSD_TX_USER_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_CSD_TX_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_CSD_TX_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_TX_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_TX_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_DIFF_MODE_B_BMSK             0x00100000
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_DIFF_MODE_B_SHFT                   0x14

#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_DIFF_MODE_A_BMSK             0x00080000
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_DIFF_MODE_A_SHFT                   0x13

#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_OE_BMSK                      0x00040000
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_OE_SHFT                            0x12

#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_RESET_N_BMSK                 0x00020000
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_RESET_N_SHFT                       0x11

#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_ANA_PU_BMSK                  0x00010000
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_TX_ANA_PU_SHFT                        0x10

#define HWIO_DDR_CC_CSD_TX_USER_CTRL_CSD_TX_USER_BMSK                0x000000ff
#define HWIO_DDR_CC_CSD_TX_USER_CTRL_CSD_TX_USER_SHFT                       0x0

//// Register CSD_TX_TEST_CTRL ////

#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_ADDR(x)                         (x+0x000001c8)
#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_PHYS(x)                         (x+0x000001c8)
#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_RMSK                            0x000000ff
#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_SHFT                                     0
#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_CSD_TX_TEST_CTRL_ADDR(x), HWIO_DDR_CC_CSD_TX_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_CSD_TX_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_CSD_TX_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_TX_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_TX_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_CSD_TX_TEST_BMSK                0x000000ff
#define HWIO_DDR_CC_CSD_TX_TEST_CTRL_CSD_TX_TEST_SHFT                       0x0

//// Register CSD_TX_STATUS ////

#define HWIO_DDR_CC_CSD_TX_STATUS_ADDR(x)                            (x+0x000001cc)
#define HWIO_DDR_CC_CSD_TX_STATUS_PHYS(x)                            (x+0x000001cc)
#define HWIO_DDR_CC_CSD_TX_STATUS_RMSK                               0x000000ff
#define HWIO_DDR_CC_CSD_TX_STATUS_SHFT                                        0
#define HWIO_DDR_CC_CSD_TX_STATUS_IN(x)                              \
	in_dword_masked ( HWIO_DDR_CC_CSD_TX_STATUS_ADDR(x), HWIO_DDR_CC_CSD_TX_STATUS_RMSK)
#define HWIO_DDR_CC_CSD_TX_STATUS_INM(x, mask)                       \
	in_dword_masked ( HWIO_DDR_CC_CSD_TX_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_TX_STATUS_OUT(x, val)                        \
	out_dword( HWIO_DDR_CC_CSD_TX_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_CSD_TX_STATUS_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_TX_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_CSD_TX_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_TX_STATUS_CSD_TX_STATUS_BMSK                 0x000000ff
#define HWIO_DDR_CC_CSD_TX_STATUS_CSD_TX_STATUS_SHFT                        0x0

//// Register CSD_DLL0_CONFIG_CTRL ////

#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_ADDR(x)                     (x+0x000001d0)
#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_PHYS(x)                     (x+0x000001d0)
#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_RMSK                        0x0000ffff
#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_SHFT                                 0
#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_CSD_DLL0_CONFIG_BMSK        0x0000ffff
#define HWIO_DDR_CC_CSD_DLL0_CONFIG_CTRL_CSD_DLL0_CONFIG_SHFT               0x0

//// Register CSD_DLL0_USER_CTRL ////

#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_ADDR(x)                       (x+0x000001d4)
#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_PHYS(x)                       (x+0x000001d4)
#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_RMSK                          0x0000ffff
#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_SHFT                                   0
#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL0_USER_CTRL_ADDR(x), HWIO_DDR_CC_CSD_DLL0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_CSD_DLL0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_DLL0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_DLL0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_CSD_DLL0_USER_BMSK            0x0000ffff
#define HWIO_DDR_CC_CSD_DLL0_USER_CTRL_CSD_DLL0_USER_SHFT                   0x0

//// Register CSD_DLL0_TEST_CTRL ////

#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_ADDR(x)                       (x+0x000001d8)
#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_PHYS(x)                       (x+0x000001d8)
#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_RMSK                          0x000000ff
#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_SHFT                                   0
#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_ADDR(x), HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_CSD_DLL0_TEST_BMSK            0x000000ff
#define HWIO_DDR_CC_CSD_DLL0_TEST_CTRL_CSD_DLL0_TEST_SHFT                   0x0

//// Register CSD_DLL0_STATUS ////

#define HWIO_DDR_CC_CSD_DLL0_STATUS_ADDR(x)                          (x+0x000001dc)
#define HWIO_DDR_CC_CSD_DLL0_STATUS_PHYS(x)                          (x+0x000001dc)
#define HWIO_DDR_CC_CSD_DLL0_STATUS_RMSK                             0x000003ff
#define HWIO_DDR_CC_CSD_DLL0_STATUS_SHFT                                      0
#define HWIO_DDR_CC_CSD_DLL0_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL0_STATUS_ADDR(x), HWIO_DDR_CC_CSD_DLL0_STATUS_RMSK)
#define HWIO_DDR_CC_CSD_DLL0_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_DLL0_STATUS_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_CSD_DLL0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_CSD_DLL0_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_DLL0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_CSD_DLL0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_DLL0_STATUS_DLL_READY_BMSK                   0x00000200
#define HWIO_DDR_CC_CSD_DLL0_STATUS_DLL_READY_SHFT                          0x9

#define HWIO_DDR_CC_CSD_DLL0_STATUS_DLL_LOCK_BMSK                    0x00000100
#define HWIO_DDR_CC_CSD_DLL0_STATUS_DLL_LOCK_SHFT                           0x8

#define HWIO_DDR_CC_CSD_DLL0_STATUS_CSD_DLL0_STATUS_BMSK             0x000000ff
#define HWIO_DDR_CC_CSD_DLL0_STATUS_CSD_DLL0_STATUS_SHFT                    0x0

//// Register CSD_DLL1_CONFIG_CTRL ////

#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_ADDR(x)                     (x+0x000001e0)
#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_PHYS(x)                     (x+0x000001e0)
#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_RMSK                        0x0000ffff
#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_SHFT                                 0
#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_CSD_DLL1_CONFIG_BMSK        0x0000ffff
#define HWIO_DDR_CC_CSD_DLL1_CONFIG_CTRL_CSD_DLL1_CONFIG_SHFT               0x0

//// Register CSD_DLL1_USER_CTRL ////

#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_ADDR(x)                       (x+0x000001e4)
#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_PHYS(x)                       (x+0x000001e4)
#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_RMSK                          0x0000ffff
#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_SHFT                                   0
#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL1_USER_CTRL_ADDR(x), HWIO_DDR_CC_CSD_DLL1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_CSD_DLL1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_DLL1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_DLL1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_CSD_DLL1_USER_BMSK            0x0000ffff
#define HWIO_DDR_CC_CSD_DLL1_USER_CTRL_CSD_DLL1_USER_SHFT                   0x0

//// Register CSD_DLL1_TEST_CTRL ////

#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_ADDR(x)                       (x+0x000001e8)
#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_PHYS(x)                       (x+0x000001e8)
#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_RMSK                          0x000000ff
#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_SHFT                                   0
#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_ADDR(x), HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_CSD_DLL1_TEST_BMSK            0x000000ff
#define HWIO_DDR_CC_CSD_DLL1_TEST_CTRL_CSD_DLL1_TEST_SHFT                   0x0

//// Register CSD_DLL1_STATUS ////

#define HWIO_DDR_CC_CSD_DLL1_STATUS_ADDR(x)                          (x+0x000001ec)
#define HWIO_DDR_CC_CSD_DLL1_STATUS_PHYS(x)                          (x+0x000001ec)
#define HWIO_DDR_CC_CSD_DLL1_STATUS_RMSK                             0x000003ff
#define HWIO_DDR_CC_CSD_DLL1_STATUS_SHFT                                      0
#define HWIO_DDR_CC_CSD_DLL1_STATUS_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL1_STATUS_ADDR(x), HWIO_DDR_CC_CSD_DLL1_STATUS_RMSK)
#define HWIO_DDR_CC_CSD_DLL1_STATUS_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_CSD_DLL1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_CSD_DLL1_STATUS_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_CSD_DLL1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_CSD_DLL1_STATUS_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_CSD_DLL1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_CSD_DLL1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_CSD_DLL1_STATUS_DLL_READY_BMSK                   0x00000200
#define HWIO_DDR_CC_CSD_DLL1_STATUS_DLL_READY_SHFT                          0x9

#define HWIO_DDR_CC_CSD_DLL1_STATUS_DLL_LOCK_BMSK                    0x00000100
#define HWIO_DDR_CC_CSD_DLL1_STATUS_DLL_LOCK_SHFT                           0x8

#define HWIO_DDR_CC_CSD_DLL1_STATUS_CSD_DLL1_STATUS_BMSK             0x000000ff
#define HWIO_DDR_CC_CSD_DLL1_STATUS_CSD_DLL1_STATUS_SHFT                    0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDRPHY_CA
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRPHY_CA_TOP_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ADDR(x)                     (x+0x00000000)
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_PHYS(x)                     (x+0x00000000)
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_RMSK                        0x7fcdf32f
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_SHFT                                 0
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_NEG_WRLVL_HALF_T_DELAY_BMSK 0x40000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_NEG_WRLVL_HALF_T_DELAY_SHFT       0x1e
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_NEG_WRLVL_HALF_T_DELAY_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_NEG_WRLVL_HALF_T_DELAY_FROM_FREQUENCY_POWER_MANAGEMENT_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_CDC_BMSK        0x20000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_CDC_SHFT              0x1d
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_CDC_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_CDC_FROM_FREQUENCY_POWER_MANAGEMENT_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_IO_BMSK         0x10000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_IO_SHFT               0x1c
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_IO_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_IO_FROM_FREQUENCY_POWER_MANAGEMENT_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_DCC_BMSK        0x08000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_DCC_SHFT              0x1b
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_DCC_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_DCC_FROM_FPM_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DFI_LP_EN_BMSK              0x04000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DFI_LP_EN_SHFT                    0x1a
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DFI_LP_EN_DISABLE_DFI_LP_MODULE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DFI_LP_EN_ENABLE_DFI_LP_MODULE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_LB_MODE_SEL_BMSK            0x02000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_LB_MODE_SEL_SHFT                  0x19
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_LB_MODE_SEL_EXTERNAL_LOOOPBACK_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_LB_MODE_SEL_INTERNAL_LOOPBACK_MODE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_LB_MODE_EN_BMSK             0x01000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_LB_MODE_EN_SHFT                   0x18
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_LB_MODE_EN_DISABLE_LOOPBACK_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_LB_MODE_EN_ENABLE_LOOPBACK_MODE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MISR_EN_BMSK                0x00800000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MISR_EN_SHFT                      0x17
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MISR_EN_DISABLE_LOOPBACK_MISR_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MISR_EN_ENABLE_LOOPBACK_MISR_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MISR_DATA_CLK_SEL_BMSK      0x00400000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MISR_DATA_CLK_SEL_SHFT            0x16
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MISR_DATA_CLK_SEL_SELECTS_MISR_DATA_AND_LOOPBACK_CLOCK_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MISR_DATA_CLK_SEL_SELECTS_MISR_SEED_AND_FF_CLK_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_WR_TRAFFIC_OVRD_BMSK        0x00080000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_WR_TRAFFIC_OVRD_SHFT              0x13

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_SW_RESET_BMSK           0x00040000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_SW_RESET_SHFT                 0x12

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_PERF_MON_EN_BMSK            0x00010000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_PERF_MON_EN_SHFT                  0x10
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_PERF_MON_EN_DISABLE_PERF_MON_CLK_DATA_FOR_SPDM_FUNCTIONALITY_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_PERF_MON_EN_SITE0_ENABLE_PERF_MON_CLK_DATA_FOR_SPDM_FUNCTIONALITY_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_BMSK          0x0000e000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_SHFT                 0xd
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_FROM_SITE0_DCC_CONTROL_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_FROM_DFI_LP_FVAL       0x2u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_FROM_FPM_FVAL       0x3u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_FROM_SITE_DP_SITE0_FVAL       0x4u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_FROM_CSD_RX0_FVAL       0x5u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_FROM_IOCAL_FVAL       0x6u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_EN_BMSK           0x00001000
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_EN_SHFT                  0xc
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_EN_DISABLES_THE_DEBUG_BUS_AND_DRIVES_ALL_0_S_ON_THE_DEBUG_BUS_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_EN_ENABLES_THE_DEBUG_BUS_FUNCTIONALITY_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DCC_WRLVL_BYPASS_BMSK       0x00000200
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DCC_WRLVL_BYPASS_SHFT              0x9
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DCC_WRLVL_BYPASS_WITH_DCC_WRLVL_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DCC_WRLVL_BYPASS_BYPASS_DCC_WRLVL_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DCC_WR90_BYPASS_BMSK        0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DCC_WR90_BYPASS_SHFT               0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DCC_WR90_BYPASS_WITH_DCC_WR90_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_DCC_WR90_BYPASS_BYPASS_DCC_WR90_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CLK_TEST_EN_BMSK            0x00000020
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CLK_TEST_EN_SHFT                   0x5
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CLK_TEST_EN_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CLK_TEST_EN_TEST_MODE_INPUT_DDR_CLOCK_TO_CK_PAD_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_VCO_RESET_OVRD_BMSK     0x00000008
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_VCO_RESET_OVRD_SHFT            0x3
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_VCO_RESET_OVRD_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_VCO_RESET_OVRD_OVERRIDE_DFI_LP_AND_FMP_CONTROL_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_VCO_RESET_EN_BMSK       0x00000004
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_VCO_RESET_EN_SHFT              0x2
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_VCO_RESET_EN_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_CDC_VCO_RESET_EN_ENABLE_DFI_LP_AND_FPM_TO_RESET_CDC_VCO_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ATEST_EN_BMSK               0x00000002
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ATEST_EN_SHFT                      0x1
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ATEST_EN_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_ATEST_EN_ENABLE_ANLOG_OUTPUTS_TO_PADS_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MODE_SDR_BMSK               0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MODE_SDR_SHFT                      0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MODE_SDR_DDR_MODE_FVAL            0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG_MODE_SDR_SDR_MODE_FVAL            0x1u

//// Register DDRPHY_CA_TOP_CFG1 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_ADDR(x)                    (x+0x00000004)
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_PHYS(x)                    (x+0x00000004)
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_RMSK                       0x00007fff
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_SITE0_SDR_MODE_BMSK        0x00007fff
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_SITE0_SDR_MODE_SHFT               0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_SITE0_SDR_MODE_DDR_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_TOP_CFG1_SITE0_SDR_MODE_SDR_MODE_FVAL       0x1u

//// Register DDRPHY_CA_HW_INFO ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_ADDR(x)                     (x+0x00000008)
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_PHYS(x)                     (x+0x00000008)
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_RMSK                        0x000fffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_SHFT                                 0
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_IN(x)                       \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_INM(x, mask)                \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_OUT(x, val)                 \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_CORE_ID_BMSK                0x000f0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_CORE_ID_SHFT                      0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_MAJOR_REV_BMSK              0x0000f000
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_MAJOR_REV_SHFT                     0xc

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_BRANCH_REV_BMSK             0x00000f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_BRANCH_REV_SHFT                    0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_MINOR_REV_BMSK              0x000000ff
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_INFO_MINOR_REV_SHFT                     0x0

//// Register DDRPHY_CA_HW_VERSION ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_ADDR(x)                  (x+0x0000000c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_PHYS(x)                  (x+0x0000000c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_RMSK                     0xffffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_SHFT                              0
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_MAJOR_BMSK               0xf0000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_MAJOR_SHFT                     0x1c

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_MINOR_BMSK               0x0fff0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_MINOR_SHFT                     0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_STEP_BMSK                0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_HW_VERSION_STEP_SHFT                       0x0

//// Register DDRPHY_CA_PAD_CFG0 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_ADDR(x)                    (x+0x00000010)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_PHYS(x)                    (x+0x00000010)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_RMSK                       0xf7cff777
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_HP_MODE_BMSK            0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_HP_MODE_SHFT                  0x1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_HP_MODE_MID_OR_LOW_POWER_RECEIVER_SELECTED_BY_CA_MP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_HP_MODE_HIGH_PERFORMANCE_SSTL_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_MP_MODE_BMSK            0x40000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_MP_MODE_SHFT                  0x1e
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_MP_MODE_LOW_POWER_CMOS_RECEIVER_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_MP_MODE_MID_POWER_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_LV_MODE_BMSK            0x20000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_LV_MODE_SHFT                  0x1d

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_ENA_BMSK            0x10000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_ENA_SHFT                  0x1c

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_MODE_BMSK           0x04000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_MODE_SHFT                 0x1a

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_BMSK                0x03000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_SHFT                      0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_BMSK               0x00c00000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_SHFT                     0x16
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_NO_PULL_FVAL             0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_PULL_DOWN_FVAL           0x1u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_KEEPER_FVAL              0x2u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_PULL_UP_FVAL             0x3u

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_NSLEW_BMSK              0x000c0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_NSLEW_SHFT                    0x12

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PSLEW_BMSK              0x00030000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PSLEW_SHFT                    0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_RCODE_BMSK         0x0000c000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_RCODE_SHFT                0xe

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_CSCODE_BMSK        0x00003000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_CSCODE_SHFT               0xc

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_HP_EN_BMSK              0x00000400
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_HP_EN_SHFT                     0xa

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_MP_EN_BMSK              0x00000200
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_MP_EN_SHFT                     0x9

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_LP_EN_BMSK              0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_LP_EN_SHFT                     0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_ROUT_BMSK               0x00000070
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_ROUT_SHFT                      0x4

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PAD_RESERVED_BMSK       0x00000004
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_PAD_RESERVED_SHFT              0x2

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_DDR_MODE_BMSK           0x00000003
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG0_CA_DDR_MODE_SHFT                  0x0

//// Register DDRPHY_CA_PAD_CFG1 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_ADDR(x)                    (x+0x00000014)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_PHYS(x)                    (x+0x00000014)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_RMSK                       0xefcfc0f7
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_HP_MODE_BMSK            0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_HP_MODE_SHFT                  0x1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_HP_MODE_MID_OR_LOW_POWER_RECEIVER_SELECTED_BY_CK_MP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_HP_MODE_HIGH_PERFORMANCE_SSTL_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_MP_MODE_BMSK            0x40000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_MP_MODE_SHFT                  0x1e
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_MP_MODE_LOW_POWER_CMOS_RECEIVER_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_MP_MODE_MID_POWER_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_LV_MODE_BMSK            0x20000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_LV_MODE_SHFT                  0x1d

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_ENA_BMSK            0x08000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_ENA_SHFT                  0x1b

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_MODE_BMSK           0x04000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_MODE_SHFT                 0x1a

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_BMSK                0x03000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_SHFT                      0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_HP_EN_BMSK              0x00800000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_HP_EN_SHFT                    0x17

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_MP_EN_BMSK              0x00400000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_MP_EN_SHFT                    0x16

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_NSLEW_BMSK              0x000c0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_NSLEW_SHFT                    0x12

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PSLEW_BMSK              0x00030000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PSLEW_SHFT                    0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_BMSK             0x0000c000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_SHFT                    0xe
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_NO_PULL_FVAL           0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_PULL_DOWN_FVAL         0x1u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_KEEPER_FVAL            0x2u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_PULL_UP_FVAL           0x3u

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_LP_EN_BMSK              0x00000080
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_LP_EN_SHFT                     0x7

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_ROUT_BMSK               0x00000070
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_ROUT_SHFT                      0x4

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PAD_RESERVED_BMSK       0x00000004
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_PAD_RESERVED_SHFT              0x2

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_DDR_MODE_BMSK           0x00000003
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG1_CK_DDR_MODE_SHFT                  0x0

//// Register DDRPHY_CA_PAD_CFG2 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_ADDR(x)                    (x+0x00000018)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_PHYS(x)                    (x+0x00000018)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_RMSK                       0x3f3f3f3f
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_LDO_ENA_BMSK          0x20000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_LDO_ENA_SHFT                0x1d

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_PASSGATE_ENA_BMSK     0x10000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_PASSGATE_ENA_SHFT           0x1c

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_OUT_BMSK           0x0f000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_OUT_SHFT                 0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_IN_BMSK            0x003c0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_IN_SHFT                  0x12

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_BYPASS_ENA_BMSK       0x00020000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_BYPASS_ENA_SHFT             0x11

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_RDIV_ENA_BMSK         0x00010000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_RDIV_ENA_SHFT               0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK 0x00003f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_LEVEL_CNT_BMSK        0x0000003f
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG2_VREF_LEVEL_CNT_SHFT               0x0

//// Register DDRPHY_CA_PAD_CFG3 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_ADDR(x)                    (x+0x0000001c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_PHYS(x)                    (x+0x0000001c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_RMSK                       0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SITE0_OE_SEL_CK_BMSK       0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SITE0_OE_SEL_CK_SHFT              0xf
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SITE0_OE_SEL_CK_CORE_OE_FROM_DDR_PHY_PAD_OE_INPUT_FROM_MC_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SITE0_OE_SEL_CK_CORE_OE_FROM_STATIC_OE_CONTROL_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SITE0_OE_SEL_CA_BMSK       0x00007fff
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SITE0_OE_SEL_CA_SHFT              0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SITE0_OE_SEL_CA_CORE_OE_FROM_DDR_PHY_PAD_OE_INPUT_FROM_MC_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG3_SITE0_OE_SEL_CA_CORE_OE_FROM_STATIC_OE_CONTROL_FVAL       0x1u

//// Register DDRPHY_CA_PAD_CFG4 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_ADDR(x)                    (x+0x00000020)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_PHYS(x)                    (x+0x00000020)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_RMSK                       0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_SITE0_OE_STATIC_CK_BMSK    0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_SITE0_OE_STATIC_CK_SHFT           0xf

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_SITE0_OE_STATIC_CA_BMSK    0x00007fff
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG4_SITE0_OE_STATIC_CA_SHFT           0x0

//// Register DDRPHY_CA_PAD_CFG5 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_ADDR(x)                    (x+0x00000024)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_PHYS(x)                    (x+0x00000024)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_RMSK                       0x00000003
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_HP_MODE_BANDGAP_EN_BMSK    0x00000002
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_HP_MODE_BANDGAP_EN_SHFT           0x1

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_VREFGEN_BANDGAP_EN_BMSK    0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_CFG5_VREFGEN_BANDGAP_EN_SHFT           0x0

//// Register DDRPHY_CA_CK_ADJUST_DELAY ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR(x)             (x+0x00000030)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_PHYS(x)             (x+0x00000030)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_RMSK                0x00003f7f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SHFT                         0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00002000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_CYCLE_DELAY_SEL_SHFT        0xd
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_SEL_OE_IE_BMSK 0x00001000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_SEL_OE_IE_SHFT        0xc

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_SEL_SDR_BMSK 0x00000c00
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_SEL_SDR_SHFT        0xa

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_SEL_DDR_BMSK 0x00000300
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_RETIMER_SEL_DDR_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_CK_ADJUST_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_ADJUST_DELAY_SITE0_CK_ADJUST_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_CA_CDC_WR90_DELAY0 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_ADDR(x)             (x+0x00000034)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_PHYS(x)             (x+0x00000034)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_RMSK                0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_SHFT                         0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_SITE0_CDC_WR90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY0_SITE0_CDC_WR90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_CA_CDC_WR90_DELAY1 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_ADDR(x)             (x+0x00000038)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_PHYS(x)             (x+0x00000038)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_RMSK                0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_SHFT                         0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_SITE0_CDC_WR90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY1_SITE0_CDC_WR90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_CA_CDC_WR90_DELAY2 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_ADDR(x)             (x+0x0000003c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_PHYS(x)             (x+0x0000003c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_RMSK                0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_SHFT                         0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_SITE0_CDC_WR90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY2_SITE0_CDC_WR90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_CA_CDC_WR90_DELAY3 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_ADDR(x)             (x+0x00000040)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_PHYS(x)             (x+0x00000040)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_RMSK                0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_SHFT                         0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_SITE0_CDC_WR90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_WR90_DELAY3_SITE0_CDC_WR90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_CA_SITE0_WR_DESKEW0 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_ADDR(x)            (x+0x00000050)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_PHYS(x)            (x+0x00000050)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_RMSK               0x77777777
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_SHFT                        0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA7_DELAY_VALUE_BMSK 0x70000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA7_DELAY_VALUE_SHFT       0x1c

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA6_DELAY_VALUE_BMSK 0x07000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA6_DELAY_VALUE_SHFT       0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA5_DELAY_VALUE_BMSK 0x00700000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA5_DELAY_VALUE_SHFT       0x14

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA4_DELAY_VALUE_BMSK 0x00070000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA4_DELAY_VALUE_SHFT       0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA3_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA3_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA2_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA2_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA1_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA1_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA0_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW0_CA0_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_CA_SITE0_WR_DESKEW1 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_ADDR(x)            (x+0x00000054)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_PHYS(x)            (x+0x00000054)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_RMSK               0x07777777
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_SHFT                        0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA14_DELAY_VALUE_BMSK 0x07000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA14_DELAY_VALUE_SHFT       0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA13_DELAY_VALUE_BMSK 0x00700000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA13_DELAY_VALUE_SHFT       0x14

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA12_DELAY_VALUE_BMSK 0x00070000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA12_DELAY_VALUE_SHFT       0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA11_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA11_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA10_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA10_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA9_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA9_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA8_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_WR_DESKEW1_CA8_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_CA_NEG_WRLVL_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_ADDR(x)               (x+0x00000060)
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_PHYS(x)               (x+0x00000060)
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_RMSK                  0x0000000f
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SHFT                           0
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_RETIMER_SEL_DDR_BMSK 0x0000000c
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_RETIMER_SEL_DDR_SHFT        0x2
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_RETIMER_SEL_DDR_DEFAULT_TO_ONE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_CA_INVERTED_CLK_BMSK 0x00000002
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_CA_INVERTED_CLK_SHFT        0x1
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_CA_INVERTED_CLK_NORMAL_CLOCK_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_CA_INVERTED_CLK_INVERT_CLOCK_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_CA_HALF_T_DELAY_BMSK 0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_CA_HALF_T_DELAY_SHFT        0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_CA_HALF_T_DELAY_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_NEG_WRLVL_CFG_SITE0_NEG_WRLVL_CA_HALF_T_DELAY_HALF_A_CYCLE_DELAY_FVAL       0x1u

//// Register DDRPHY_CA_CDC_LP_DELAY ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_ADDR(x)                (x+0x00000070)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_PHYS(x)                (x+0x00000070)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_RMSK                   0x00000003
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_SHFT                            0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_IN(x)                  \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_INM(x, mask)           \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_OUT(x, val)            \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_CDC_WR90_LP_DELAY_VALUE_BMSK 0x00000003
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_LP_DELAY_CDC_WR90_LP_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_CA_CDC_DELAY_SEL ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_ADDR(x)               (x+0x00000074)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_PHYS(x)               (x+0x00000074)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_RMSK                  0x00000331
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_SHFT                           0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_CDC_WR90_DELAY_SEL_BMSK 0x00000300
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_CDC_WR90_DELAY_SEL_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_CDC_HP_ENABLE_BMSK    0x00000020
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_CDC_HP_ENABLE_SHFT           0x5

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_CDC_LP_ENABLE_BMSK    0x00000010
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_CDC_LP_ENABLE_SHFT           0x4

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_CDC_LP_MODE_BMSK      0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_DELAY_SEL_CDC_LP_MODE_SHFT             0x0

//// Register DDRPHY_CA_IOC_CTLR_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR(x)                (x+0x00000080)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_PHYS(x)                (x+0x00000080)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_RMSK                   0xf31f0775
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SHFT                            0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_OUT(x, val)            \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_NOW_BMSK           0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_NOW_SHFT                 0x1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_NOW_NO_OP_FVAL           0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_NOW_START_IO_CAL_IMMEDIATELY_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_AUTO_BMSK       0x40000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_AUTO_SHFT             0x1e

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_FF_TIMER_EN_BMSK 0x20000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_FF_TIMER_EN_SHFT       0x1d

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_BANDGAP_DYN_CTRL_BMSK 0x10000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_BANDGAP_DYN_CTRL_SHFT       0x1c

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SW_FFCLK_ON_BMSK       0x02000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SW_FFCLK_ON_SHFT             0x19

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_LV_MODE_BMSK           0x01000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_LV_MODE_SHFT                 0x18
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_LV_MODE_DISABLE_FVAL         0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_LV_MODE_ENABLE_FVAL          0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_MARGIN_LOAD_BMSK       0x001f0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_MARGIN_LOAD_SHFT             0x10
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_MARGIN_LOAD_ALWAYS_UPDATE_FVAL       0x0u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_CA_BMSK         0x00000400
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_CA_SHFT                0xa

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_DATA_BMSK       0x00000200
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_DATA_SHFT              0x9

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_USE_LAST_BMSK      0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_USE_LAST_SHFT             0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_USE_LAST_START_FROM_A_FIXED_VALUES_SPECIFIED_IN_IOC_CTLR_PNCNT_CFG_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_USE_LAST_START_FROM_PREVIOUS_IOCAL_PNCNT_RESULTS_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_BMSK      0x00000070
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SHFT             0x4
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SP_1_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SP_3_FVAL       0x1u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SP_5_FVAL       0x2u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SP_7_FVAL       0x3u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SP_9_FVAL       0x4u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SP_11_FVAL       0x5u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SP_13_FVAL       0x6u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SP_15_FVAL       0x7u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_DDR_MODE_BMSK          0x00000004
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_DDR_MODE_SHFT                 0x2

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_BANDGAP_ENA_BMSK       0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_BANDGAP_ENA_SHFT              0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_BANDGAP_ENA_DISABLE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CFG_BANDGAP_ENA_ENABLE_FVAL       0x1u

//// Register DDRPHY_CA_IOC_CTLR_PNCNT_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR(x)          (x+0x00000084)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_PHYS(x)          (x+0x00000084)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_RMSK             0x00001f1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_SHFT                      0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_OUT(x, val)      \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_NCNT_INIT_CSR_BMSK 0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_NCNT_INIT_CSR_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_PCNT_INIT_CSR_BMSK 0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_PCNT_INIT_CSR_SHFT        0x0

//// Register DDRPHY_CA_IOC_CTLR_TIMER_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR(x)          (x+0x00000088)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_PHYS(x)          (x+0x00000088)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_RMSK             0xffffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_SHFT                      0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_OUT(x, val)      \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_TIMER_PERIOD_BMSK 0xffff0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_TIMER_PERIOD_SHFT       0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_FF_TIMER_PERIOD_BMSK 0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_FF_TIMER_PERIOD_SHFT        0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_FF_TIMER_PERIOD_INVALID_FVAL       0x0u

//// Register DDRPHY_CA_IOC_CTLR_TIMER_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR(x)       (x+0x0000008c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_PHYS(x)       (x+0x0000008c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_RMSK          0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_SHFT                   0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_TIMER_STATUS_BMSK 0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_TIMER_STATUS_SHFT        0x0

//// Register DDRPHY_CA_IOC_CTLR_CHAR_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR(x)           (x+0x00000090)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_PHYS(x)           (x+0x00000090)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_RMSK              0x00019f9f
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SHFT                       0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_OUT(x, val)       \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_ENA_BMSK   0x00010000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_ENA_SHFT         0x10
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_ENA_NON_BYPASS_STATE_MACHINE_CONTROLS_IOCAL_PAD_INPUTS_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_ENA_BYPASS_THIS_REGISTER_CONTROLS_IOCAL_PAD_INPUTS_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_N_ENA_BMSK 0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_N_ENA_SHFT        0xf
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_N_ENA_DEASSERTED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_N_ENA_ASSERTED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_NCNT_BMSK  0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_NCNT_SHFT         0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_NCNT_COUNT_0_FVAL       0x0u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_P_ENA_BMSK 0x00000080
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_P_ENA_SHFT        0x7
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_P_ENA_DEASSERTED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_P_ENA_ASSERTED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_PCNT_BMSK  0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_PCNT_SHFT         0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_PCNT_COUNT_0_FVAL       0x0u

//// Register DDRPHY_CA_IOC_CTLR_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR(x)             (x+0x00000094)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_PHYS(x)             (x+0x00000094)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_RMSK                0x80071f1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_SHFT                         0
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_INIT_IOCAL_DONE_BMSK 0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_INIT_IOCAL_DONE_SHFT       0x1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_INIT_IOCAL_DONE_INIT_CAL_NEVER_DONE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_INIT_IOCAL_DONE_INIT_CAL_FINISHED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_DONE_D_BMSK   0x00040000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_DONE_D_SHFT         0x12
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_DONE_D_IN_PROGRESS_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_DONE_D_FINISHED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_BUSY_BMSK     0x00020000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_BUSY_SHFT           0x11
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_BUSY_IDLE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_BUSY_BUSY_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_SYNC_COMP_BMSK      0x00010000
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_SYNC_COMP_SHFT            0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_NCNT_HOLD_BMSK      0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_NCNT_HOLD_SHFT             0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_PCNT_HOLD_BMSK      0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_IOC_CTLR_STATUS_PCNT_HOLD_SHFT             0x0

//// Register DDRPHY_CA_CA_IOC_SLV_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR(x)              (x+0x000000a0)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PHYS(x)              (x+0x000000a0)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_RMSK                 0x9f1f9f9f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_SHFT                          0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_OUT(x, val)          \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK 0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT       0x1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_OVERRIDE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_AUTO_CAL_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_VAL_BMSK     0x1f000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_VAL_SHFT           0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_VAL_BMSK     0x001f0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_VAL_SHFT           0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK 0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT        0xf
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_OFFSET_SIGN_ADD_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SUBTRACT_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK  0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT         0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_OFFSET_COUNT_0_FVAL       0x0u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK 0x00000080
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT        0x7
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_OFFSET_SIGN_ADD_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SUBTRACT_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK  0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT         0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_OFFSET_COUNT_0_FVAL       0x0u

//// Register DDRPHY_CA_CA_IOC_SLV_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR(x)           (x+0x000000a4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PHYS(x)           (x+0x000000a4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_RMSK              0x00001f1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_SHFT                       0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_IN(x)             \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_OUT(x, val)       \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_NCNT_BMSK     0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_NCNT_SHFT            0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_PCNT_BMSK     0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_PCNT_SHFT            0x0

//// Register DDRPHY_CA_CK_IOC_SLV_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR(x)              (x+0x000000b0)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PHYS(x)              (x+0x000000b0)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_RMSK                 0x9f1f9f9f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_SHFT                          0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_OUT(x, val)          \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK 0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT       0x1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_OVERRIDE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_AUTO_CAL_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_VAL_BMSK     0x1f000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_VAL_SHFT           0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_VAL_BMSK     0x001f0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_VAL_SHFT           0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK 0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT        0xf
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_OFFSET_SIGN_ADD_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SUBTRACT_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK  0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT         0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_OFFSET_COUNT_0_FVAL       0x0u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK 0x00000080
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT        0x7
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_OFFSET_SIGN_ADD_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SUBTRACT_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK  0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT         0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_OFFSET_COUNT_0_FVAL       0x0u

//// Register DDRPHY_CA_CK_IOC_SLV_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR(x)           (x+0x000000b4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PHYS(x)           (x+0x000000b4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_RMSK              0x00001f1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_SHFT                       0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_IN(x)             \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_OUT(x, val)       \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_NCNT_BMSK     0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_NCNT_SHFT            0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_PCNT_BMSK     0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_PCNT_SHFT            0x0

//// Register DDRPHY_CA_CDC_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_ADDR(x)                     (x+0x000000c4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_PHYS(x)                     (x+0x000000c4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_RMSK                        0x873fff3f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_SHFT                                 0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_BANDGAP_EN_BMSK         0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_BANDGAP_EN_SHFT               0x1f

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_CP_IDAC_BMSK            0x07000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_CP_IDAC_SHFT                  0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK       0x003f0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT             0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_LF_C_SEL_BMSK           0x0000f800
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_LF_C_SEL_SHFT                  0xb

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_LF_R_SEL_BMSK           0x00000700
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_LF_R_SEL_SHFT                  0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_PLL_DIV_BMSK            0x0000003f
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_CFG_CDC_PLL_DIV_SHFT                   0x0

//// Register DDRPHY_CA_CDC_TEST_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR(x)                (x+0x000000c8)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_PHYS(x)                (x+0x000000c8)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_RMSK                   0x60003ff7
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SHFT                            0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_OUT(x, val)            \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_BMSK 0x60000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_SHFT       0x1d
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_WR90_CDC_IN_AND_CKADJ_CDC_OUT_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_WR90_CDC_IN_AND_WR90_CDC_OUT_FVAL       0x1u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_WR90_CDC_OUT_AND_CKADJ_CDC_OUT_FVAL       0x2u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_BYPASS_BMSK 0x00002000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_BYPASS_SHFT        0xd
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_BYPASS_CDC_CKADJ_CK_LP_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_BYPASS_BYPASS_CDC_CKADJ_CK_LP_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_MODE_BMSK 0x00001000
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_MODE_SHFT        0xc
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_MODE_CDC_CKADJ_CK_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_MODE_CDC_CKADJ_CK_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_EN_BMSK 0x00000800
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_EN_SHFT        0xb
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_EN_CDC_CKADJ_CK_LP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CK_LP_EN_CDC_CKADJ_CK_LP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CA_LP_MODE_BMSK 0x00000400
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CA_LP_MODE_SHFT        0xa
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CA_LP_MODE_CDC_CKADJ_CA_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_CA_LP_MODE_CDC_CKADJ_CA_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_HP_EN_BMSK 0x00000200
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_HP_EN_SHFT        0x9
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_HP_EN_CDC_CKADJ_HP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_CKADJ_HP_EN_CDC_CKADJ_HP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_BYPASS_BMSK 0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_BYPASS_SHFT        0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_BYPASS_CDC_WR90_CK_LP_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_BYPASS_CDC_WR90_CK_LP_BYPASS_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_MODE_BMSK 0x00000080
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_MODE_SHFT        0x7
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_MODE_CDC_WR90_CK_L_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_MODE_CDC_WR90_CK_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_EN_BMSK 0x00000040
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_EN_SHFT        0x6
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_EN_CDC_WR90_CK_LP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CK_LP_EN_CDC_WR90_CK_LP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CA_LP_MODE_BMSK 0x00000020
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CA_LP_MODE_SHFT        0x5
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CA_LP_MODE_CDC_WR90_CA_L_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_CA_LP_MODE_CDC_WR90_CA_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_HP_EN_BMSK 0x00000010
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_HP_EN_SHFT        0x4
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_HP_EN_CDC_WR90_HP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SITE0_CDC_WR90_HP_EN_CDC_WR90_HP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SMT_CDC_TEST_EN_BMSK   0x00000004
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SMT_CDC_TEST_EN_SHFT          0x2
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SMT_CDC_TEST_EN_MISSION_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_SMT_CDC_TEST_EN_ENABLE_SMT_PATH_IN_CUSTOM_MACRO_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_OBSERVE_EN_BMSK    0x00000002
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_OBSERVE_EN_SHFT           0x1
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_OBSERVE_EN_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_OBSERVE_EN_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_TEST_EN_BMSK       0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_CDC_TEST_CFG_CDC_TEST_EN_SHFT              0x0

//// Register DDRPHY_CA_ATEST_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_ADDR(x)                   (x+0x000000d0)
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_PHYS(x)                   (x+0x000000d0)
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_RMSK                      0x00000107
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_SHFT                               0
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_OUT(x, val)               \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_SITE0_RX_CLK_ATEST_EN_BMSK 0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_SITE0_RX_CLK_ATEST_EN_SHFT        0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_SITE0_RX_CLK_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_SITE0_RX_CLK_ATEST_EN_ANALOG_TEST_ENABLE_FOR_RX_CLK_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_I12U_ATEST_EN_BMSK 0x00000004
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_I12U_ATEST_EN_SHFT        0x2
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_I12U_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_I12U_ATEST_EN_ANALOG_TEST_ENABLE_FOR_I12U_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_I18U_ATEST_EN_BMSK 0x00000002
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_I18U_ATEST_EN_SHFT        0x1
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_I18U_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_I18U_ATEST_EN_ANALOG_TEST_ENABLE_FOR_I18UT_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_ITAT_ATEST_EN_BMSK 0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_ITAT_ATEST_EN_SHFT        0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_ITAT_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_ATEST_CFG_BIASGEN0_ITAT_ATEST_EN_ANALOG_TEST_ENABLE_FOR_ITAT_FVAL       0x1u

//// Register DDRPHY_CA_PAD_OE_ENABLE ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_ADDR(x)               (x+0x000000d4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_PHYS(x)               (x+0x000000d4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_RMSK                  0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_SHFT                           0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_CM0_PAD_OE_EN_CK_BMSK 0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_CM0_PAD_OE_EN_CK_SHFT        0xf

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_CM0_PAD_OE_EN_CA_BMSK 0x00007fff
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_OE_ENABLE_CM0_PAD_OE_EN_CA_SHFT        0x0

//// Register DDRPHY_CA_PAD_IE_ENABLE ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_ADDR(x)               (x+0x000000d8)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_PHYS(x)               (x+0x000000d8)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_RMSK                  0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_SHFT                           0
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_CM0_PAD_IE_EN_CK_BMSK 0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_CM0_PAD_IE_EN_CK_SHFT        0xf

#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_CM0_PAD_IE_EN_CA_BMSK 0x00007fff
#define HWIO_DDRPHY_CA_DDRPHY_CA_PAD_IE_ENABLE_CM0_PAD_IE_EN_CA_SHFT        0x0

//// Register DDRPHY_CA_SITE0_DCC_WRLVL_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_ADDR(x)         (x+0x000000e0)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_PHYS(x)         (x+0x000000e0)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_RMSK            0x93ffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_SHFT                     0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_OUT(x, val)     \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_CONTROL_START_BMSK 0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_CONTROL_START_SHFT       0x1f

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MODE_BMSK   0x10000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MODE_SHFT         0x1c
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MODE_MANUAL_ADJUST_MODE_ADJUSTER_SETTING_FROM_DCC_MAN_ADJ_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MODE_NORMAL_OPERATIONAL_MODE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_WAIT_TIME_BMSK 0x03000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_WAIT_TIME_SHFT       0x18
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_WAIT_TIME_NORMAL_OPERATIONAL_MODE_SETTING_FVAL       0x2u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_DIV_REF_BMSK 0x00ff0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_DIV_REF_SHFT       0x10
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_DIV_REF_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x1au

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_BMSK 0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_SHFT        0xf
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_CONTROL_OUTPUT_MANUAL_OR_CALIBRATED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_ADJ_SW_VAL_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_ADJ_SW_VAL_BMSK 0x00007c00
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_ADJ_SW_VAL_SHFT        0xa

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_BMSK 0x000003e0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_SHFT        0x5
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_DEFAULT_FVAL       0x0u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_BMSK 0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_SHFT        0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x10u

//// Register DDRPHY_CA_SITE0_DCC_WRLVL_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_ADDR(x)      (x+0x000000e4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_PHYS(x)      (x+0x000000e4)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_RMSK         0x00001f11
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_SHFT                  0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_IN(x)        \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_OUT(x, val)  \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_DCC_OFFSET_BMSK 0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_DCC_OFFSET_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_DCC_EN_BMSK  0x00000010
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_DCC_EN_SHFT         0x4

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_DCC_DONE_BMSK 0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WRLVL_STATUS_DCC_DONE_SHFT        0x0

//// Register DDRPHY_CA_SITE0_DCC_WR90_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_ADDR(x)          (x+0x000000e8)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_PHYS(x)          (x+0x000000e8)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_RMSK             0x93ffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_SHFT                      0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_OUT(x, val)      \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_CONTROL_START_BMSK 0x80000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_CONTROL_START_SHFT       0x1f

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MODE_BMSK    0x10000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MODE_SHFT          0x1c
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MODE_MANUAL_ADJUST_MODE_ADJUSTER_SETTING_FROM_DCC_MAN_ADJ_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MODE_NORMAL_OPERATIONAL_MODE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_WAIT_TIME_BMSK 0x03000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_WAIT_TIME_SHFT       0x18
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_WAIT_TIME_NORMAL_OPERATIONAL_MODE_SETTING_FVAL       0x2u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_DIV_REF_BMSK 0x00ff0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_DIV_REF_SHFT       0x10
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_DIV_REF_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x1au

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_BMSK 0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_SHFT        0xf
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_CONTROL_OUTPUT_MANUAL_OR_CALIBRATED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_ADJ_SW_VAL_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_ADJ_SW_VAL_BMSK 0x00007c00
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_ADJ_SW_VAL_SHFT        0xa

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_BMSK 0x000003e0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_SHFT        0x5
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_DEFAULT_FVAL       0x0u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MAN_ADJ_BMSK 0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MAN_ADJ_SHFT        0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_CFG_DCC_MAN_ADJ_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x10u

//// Register DDRPHY_CA_SITE0_DCC_WR90_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_ADDR(x)       (x+0x000000ec)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_PHYS(x)       (x+0x000000ec)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_RMSK          0x00001f11
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_SHFT                   0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_DCC_OFFSET_BMSK 0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_DCC_OFFSET_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_DCC_EN_BMSK   0x00000010
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_DCC_EN_SHFT          0x4

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_DCC_DONE_BMSK 0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_DCC_WR90_STATUS_DCC_DONE_SHFT        0x0

//// Register DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_ADDR(x)        (x+0x00000100)
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_PHYS(x)        (x+0x00000100)
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_RMSK           0x00001f1f
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_SHFT                    0
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_OUT(x, val)    \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_SITE0_DCC_WR90_ADJ_PLL2_SW_VAL_BMSK 0x00001f00
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_SITE0_DCC_WR90_ADJ_PLL2_SW_VAL_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_SITE0_DCC_WRLVL_ADJ_PLL2_SW_VAL_BMSK 0x0000001f
#define HWIO_DDRPHY_CA_DDRPHY_CA_DCC_PLL2_SW_OVRD_CFG_SITE0_DCC_WRLVL_ADJ_PLL2_SW_VAL_SHFT        0x0

//// Register DDRPHY_CA_FPM_CFG0 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_ADDR(x)                    (x+0x00000110)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_PHYS(x)                    (x+0x00000110)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_RMSK                       0x0ff3ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_CDC_VCO_RESET_PRE_WAIT_VAL_BMSK 0x0ff00000
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_CDC_VCO_RESET_PRE_WAIT_VAL_SHFT       0x14

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_CDC_VCO_RESET_PULSE_WIDTH_BMSK 0x00030000
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_CDC_VCO_RESET_PULSE_WIDTH_SHFT       0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK 0x0000ff00
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK 0x000000ff
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT        0x0

//// Register DDRPHY_CA_FPM_CFG1 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_ADDR(x)                    (x+0x00000114)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_PHYS(x)                    (x+0x00000114)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_RMSK                       0x7fff00ff
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK 0x7fff0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT       0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK 0x000000ff
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT        0x0

//// Register DDRPHY_CA_FPM_CFG2 ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_ADDR(x)                    (x+0x00000118)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_PHYS(x)                    (x+0x00000118)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_RMSK                       0x07ffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_IO_BIASGEN_SETTLING_TIME_VAL_BMSK 0x07ff0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_IO_BIASGEN_SETTLING_TIME_VAL_SHFT       0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_NEG_WRLVL_HALF_T_DELAY_THRESHOLD_BMSK 0x0000ff00
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_NEG_WRLVL_HALF_T_DELAY_THRESHOLD_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_IOCAL_THRESHOLD_PERIOD_BMSK 0x000000ff
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_CFG2_IOCAL_THRESHOLD_PERIOD_SHFT        0x0

//// Register DDRPHY_CA_FPM_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_ADDR(x)                  (x+0x00000130)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_PHYS(x)                  (x+0x00000130)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_RMSK                     0x000fff81
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_SHFT                              0
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK   0x00080000
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT         0x13
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_HP_ENABLE_CDC_HP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_HP_ENABLE_CDC_HP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK   0x00040000
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT         0x12
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_ENABLE_CDC_LP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_ENABLE_CDC_LP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK 0x00020000
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT       0x11
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_HP_CDC_IS_SELECTED_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_LP_CDC_IS_SELECTED_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK  0x0001f000
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT         0xc

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK   0x00000800
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT          0xb
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_ON_IO_BIASGEN_OFF_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_ON_IO_BIASGEN_ON_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK 0x00000780
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT        0x7

#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_CDC_VCO_RESET_EN_BMSK    0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_CDC_VCO_RESET_EN_SHFT           0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_FPM_STATUS_CDC_VCO_RESET_EN_CDC_VCO_IS_BEING_RESET_FVAL       0x1u

//// Register DDRPHY_CA_DFI_LP_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR(x)               (x+0x0000014c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_PHYS(x)               (x+0x0000014c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_RMSK                  0x0f79ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_SHFT                           0
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_VCO_RESET_EN_BMSK 0x08000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_VCO_RESET_EN_SHFT       0x1b
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_VCO_RESET_EN_CDC_VCO_IS_BEING_RESET_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_FF_CLK_ON_BMSK        0x04000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_FF_CLK_ON_SHFT              0x1a

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK 0x02000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT       0x19

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK 0x01000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT       0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_OVRD_BMSK     0x00400000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_OVRD_SHFT           0x16

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_BMSK          0x00200000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_SHFT                0x15

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_OVRD_BMSK       0x00100000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_OVRD_SHFT             0x14

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK 0x00080000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT       0x13

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK    0x00010000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT          0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK    0x00008000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT           0xf

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_LP_EN_BMSK      0x00004000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_LP_EN_SHFT             0xe

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_EN_BMSK      0x00002000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_EN_SHFT             0xd

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_EN_BMSK      0x00001000
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_EN_SHFT             0xc

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_OVRD_BMSK         0x00000800
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_OVRD_SHFT                0xb

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LP_EN_BMSK        0x00000400
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LP_EN_SHFT               0xa

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_HP_EN_BMSK        0x00000200
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_HP_EN_SHFT               0x9

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK  0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT         0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK 0x00000080
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT        0x7

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK    0x00000040
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT           0x6

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_ACK_BMSK          0x00000020
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_ACK_SHFT                 0x5

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK 0x00000010
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT        0x4

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_FSM_STATE_BMSK        0x0000000e
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_FSM_STATE_SHFT               0x1

#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK 0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT        0x0

//// Register DDRPHY_CA_LP_CDC_OSC_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_ADDR(x)              (x+0x00000150)
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_PHYS(x)              (x+0x00000150)
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_RMSK                 0x00000fff
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_SHFT                          0
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_OUT(x, val)          \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_START_BMSK 0x00000800
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_START_SHFT        0xb
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_START_NO_OP_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_START_START_THE_REFERENCE_COUNTER_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_VALUE_BMSK 0x000007c0
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_VALUE_SHFT        0x6

#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_BMSK 0x00000030
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_SHFT        0x4
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_WR90_LP_CDC_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_BMSK 0x0000000c
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_SHFT        0x2
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_NO_DIVIDER_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_DIV2_FVAL       0x1u
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_DIV4_FVAL       0x2u
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_DIV8_FVAL       0x3u

#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_BMSK 0x00000003
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_SHFT        0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_WR90_LP_CDC_FVAL       0x1u

//// Register DDRPHY_CA_LP_CDC_OSC_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_ADDR(x)           (x+0x00000154)
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_PHYS(x)           (x+0x00000154)
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_RMSK              0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_SHFT                       0
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_IN(x)             \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_OUT(x, val)       \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_CM0_LP_CDC_OSC_COUNT_BMSK 0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_LP_CDC_OSC_STATUS_CM0_LP_CDC_OSC_COUNT_SHFT        0x0

//// Register DDRPHY_CA_MISR_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_ADDR(x)                    (x+0x00000160)
#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_PHYS(x)                    (x+0x00000160)
#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_RMSK                       0xffffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_SHFT                                0
#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_SEED_VALUE_BMSK            0xffffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_MISR_CFG_SEED_VALUE_SHFT                   0x0

//// Register DDRPHY_CA_SITE0_MISR_EVEN_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_ADDR(x)      (x+0x00000168)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_PHYS(x)      (x+0x00000168)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_RMSK         0xffffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_SHFT                  0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_IN(x)        \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_OUT(x, val)  \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_SIGNATURE_BMSK 0xffffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_EVEN_STATUS_SIGNATURE_SHFT        0x0

//// Register DDRPHY_CA_SITE0_MISR_ODD_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_ADDR(x)       (x+0x0000016c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_PHYS(x)       (x+0x0000016c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_RMSK          0xffffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_SHFT                   0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_SIGNATURE_BMSK 0xffffffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_MISR_ODD_STATUS_SIGNATURE_SHFT        0x0

//// Register DDRPHY_CA_CSD_RX_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_ADDR(x)               (x+0x0000017c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_PHYS(x)               (x+0x0000017c)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_RMSK                  0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_SHFT                           0
#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_RX0_CSD_STATUS_BMSK   0x0000ffff
#define HWIO_DDRPHY_CA_DDRPHY_CA_CSD_RX_STATUS_RX0_CSD_STATUS_SHFT          0x0

//// Register DDRPHY_CA_SITE0_CSD_RX_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_ADDR(x)            (x+0x00000180)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_PHYS(x)            (x+0x00000180)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_RMSK               0xffff07ff
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_SHFT                        0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_USER_BMSK   0xff000000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_USER_SHFT         0x18

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_TEST_BMSK   0x00ff0000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_TEST_SHFT         0x10

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_DCC_MSK_BMSK 0x00000400
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_DCC_MSK_SHFT        0xa

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_BYPASS_BMSK 0x00000200
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_BYPASS_SHFT        0x9

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_ANA_PU_BMSK 0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_ANA_PU_SHFT        0x8

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_CONFIG_BMSK 0x000000ff
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE0_CSD_RX_CFG_CSD_RX_CONFIG_SHFT        0x0

//// Register DDRPHY_CA_SITE_CK_DP_CFG ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_ADDR(x)              (x+0x00000188)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_PHYS(x)              (x+0x00000188)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_RMSK                 0x0011111f
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_SHFT                          0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_OUT(x, val)          \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_SWITCH_DONE_OVRD_BMSK 0x00100000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_SWITCH_DONE_OVRD_SHFT       0x14
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_SWITCH_DONE_OVRD_OVERRIDES_SITE_CK_S_INTERNAL_LOGIC_AND_SETS_CLK_SWITCH_DONE_TO_FPM_TO_1_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_RST_BMSK 0x00010000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_RST_SHFT       0x10
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_RST_DEFAULT_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_RST_RESET_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_EN_BMSK 0x00001000
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_EN_SHFT        0xc
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_DDR_EN_BMSK 0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_DDR_EN_SHFT        0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_DDR_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_MC_EN_BMSK 0x00000010
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_MC_EN_SHFT        0x4
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_MC_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_RX_CLK_CTL_VAL_BMSK  0x00000008
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_RX_CLK_CTL_VAL_SHFT         0x3

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_RX_CLK_CTL_EN_BMSK   0x00000004
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_RX_CLK_CTL_EN_SHFT          0x2

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_MODE_STATIC_BMSK 0x00000002
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_CLK_MODE_STATIC_SHFT        0x1

#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_MODE_1X_BMSK         0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_MODE_1X_SHFT                0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_MODE_1X_LEGACY_MODE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_SITE_CK_DP_CFG_MODE_1X_ENUM_1X_MODE_FVAL       0x1u

//// Register DDRPHY_CA_RB_STATUS ////

#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_ADDR(x)                   (x+0x00000190)
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_PHYS(x)                   (x+0x00000190)
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_RMSK                      0x00000137
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_SHFT                               0
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_ADDR(x), HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_RMSK)
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_OUT(x, val)               \
	out_dword( HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_CM0_LP_CDC_OSC_IN_PROGRESS_BMSK 0x00000100
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_CM0_LP_CDC_OSC_IN_PROGRESS_SHFT        0x8
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_CM0_LP_CDC_OSC_IN_PROGRESS_LP_CDC_OSCILLATOR_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_SITE0_DCC_WR90_DCC_IN_PROGRESS_BMSK 0x00000020
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_SITE0_DCC_WR90_DCC_IN_PROGRESS_SHFT        0x5
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_SITE0_DCC_WR90_DCC_IN_PROGRESS_SITE0_DCC_WR90_CONTROL_CALIBRATION_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_SITE0_DCC_WRLVL_DCC_IN_PROGRESS_BMSK 0x00000010
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_SITE0_DCC_WRLVL_DCC_IN_PROGRESS_SHFT        0x4
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_SITE0_DCC_WRLVL_DCC_IN_PROGRESS_SITE0_DCC_WRLVL_CONTROL_CALIBRATION_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_SM_BUSY_BMSK        0x00000004
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_SM_BUSY_SHFT               0x2
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_SM_BUSY_IOCAL_STATE_MACHINE_IDLE_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_SM_BUSY_IOCAL_STATE_MACHINE_BUSY_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_IN_PROGRESS_BMSK    0x00000002
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_IN_PROGRESS_SHFT           0x1
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_IN_PROGRESS_IOCAL_IS_NOT_IN_PROGRESS_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_IN_PROGRESS_IOCAL_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_INIT_IN_PROGRESS_BMSK 0x00000001
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_INIT_IN_PROGRESS_SHFT        0x0
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_INIT_IN_PROGRESS_INIT_IOCAL_IS_NOT_IN_PROGRESS_DONE_OR_NOT_RUNNING_FVAL       0x0u
#define HWIO_DDRPHY_CA_DDRPHY_CA_RB_STATUS_IOCAL_INIT_IN_PROGRESS_INIT_IOCAL_IS_IN_PROGRESS_FVAL       0x1u


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDRPHY_DQ
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRPHY_DQ_TOP_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ADDR(x)                     (x+0x00000000)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_PHYS(x)                     (x+0x00000000)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RMSK                        0xfffff3ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_SHFT                                 0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_ODT_BMSK        0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_ODT_SHFT              0x1f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_ODT_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_ODT_FROM_FREQUENCY_POWER_MANAGEMENT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_WRLVL_BMSK      0x40000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_WRLVL_SHFT            0x1e
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_WRLVL_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_WRLVL_FROM_FREQUENCY_POWER_MANAGEMENT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK        0x20000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT              0x1d
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_FROM_FREQUENCY_POWER_MANAGEMENT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK         0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT               0x1c
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_FROM_FREQUENCY_POWER_MANAGEMENT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_DCC_BMSK        0x08000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_DCC_SHFT              0x1b
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_DCC_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_DCC_FROM_FPM_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_REN_BMSK        0x04000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_REN_SHFT              0x1a
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_REN_FROM_CSR_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_REN_FROM_FPM_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK              0x02000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                    0x19
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_DISABLE_DFI_LP_MODULE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_ENABLE_DFI_LP_MODULE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_LB_MODE_SEL_BMSK            0x01000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_LB_MODE_SEL_SHFT                  0x18
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_LB_MODE_SEL_EXTERNAL_LOOOPBACK_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_LB_MODE_SEL_INTERNAL_LOOPBACK_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_LB_MODE_EN_BMSK             0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_LB_MODE_EN_SHFT                   0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_LB_MODE_EN_DISABLE_LOOPBACK_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_LB_MODE_EN_ENABLE_LOOPBACK_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                      0x16
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_MISR_EN_DISABLES_LOOPBACK_MISR_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_MISR_EN_ENABLES_LOOPBACK_MISR_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK      0x00200000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT            0x15
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SELECTS_MISR_DATA_AND_LOOPBACK_CLOCK_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SELECTS_MISR_SEED_AND_FF_CLK_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK       0x00100000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT             0x14
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_CA_TRAINING_MODE_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_CA_TRAINING_MODE_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK       0x00080000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT             0x13
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_WRITE_LEVELING_MODE_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_WRITE_LEVELING_MODE_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK           0x00040000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                 0x12

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK            0x00030000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                  0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_DISABLE_PERF_MON_CLK_DATA_FOR_SPDM_FUNCTIONALITY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SITE0_ENABLE_PERF_MON_CLK_DATA_FOR_SPDM_FUNCTIONALITY_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SITE1_ENABLE_PERF_MON_CLK_DATA_FOR_SPDM_FUNCTIONALITY_FVAL       0x2u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK          0x0000e000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                 0xd
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_FROM_BYTE0_DCC_WRLVL_DCC_WR90_CONTROLLER_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_FROM_BYTE1_DCC_WRLVL_DCC_WR90_CONTROLLER_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_FROM_DFI_LP_FVAL       0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_FROM_FPM_FVAL       0x3u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_FROM_BYTE0_AND_BYTE1_SITE_DP_FVAL       0x4u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_FROM_CSD_RX0_AND_CSD_RX1_FVAL       0x5u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK           0x00001000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                  0xc
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_DISABLES_THE_DEBUG_BUS_AND_DRIVES_ALL_0_S_ON_DEBUG_BUS_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_ENABLES_THE_DEBUG_BUS_FUNCTIONALITY_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DCC_WRLVL_BYPASS_BMSK       0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DCC_WRLVL_BYPASS_SHFT              0x9
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DCC_WRLVL_BYPASS_WITH_DCC_WRLVL_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DCC_WRLVL_BYPASS_BYPASS_DCC_WRLVL_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DCC_WR90_BYPASS_BMSK        0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DCC_WR90_BYPASS_SHFT               0x8
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DCC_WR90_BYPASS_WITH_DCC_WR90_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_DCC_WR90_BYPASS_BYPASS_DCC_WR90_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RD_DQS_DESKEW_BYPASS_BMSK   0x00000080
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RD_DQS_DESKEW_BYPASS_SHFT          0x7
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RD_DQS_DESKEW_BYPASS_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RD_DQS_DESKEW_BYPASS_BYPASS_READ_DQS_DESKEW_LOGIC_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_REN_IO_MODE_SEL_BMSK        0x00000040
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_REN_IO_MODE_SEL_SHFT               0x6
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_REN_IO_MODE_SEL_LEGACY_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_REN_IO_MODE_SEL_REN_FROM_IOS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK            0x00000020
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                   0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_CLOCK_IN_TO_DQS_PAD_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_REN_TEST_CFG_BMSK           0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_REN_TEST_CFG_SHFT                  0x4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_REN_TEST_CFG_NOMINAL_I_DQS_I_DQS_QUALIFIER_OUTPUT_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_REN_TEST_CFG_OPPOSITE_I_DQS_I_DQS_QUALIFIER_OUTPUT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_VCO_RESET_OVRD_BMSK     0x00000008
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_VCO_RESET_OVRD_SHFT            0x3
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_VCO_RESET_OVRD_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_VCO_RESET_OVRD_OVERRIDE_DFI_LP_AND_FMP_CONTROL_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_VCO_RESET_EN_BMSK       0x00000004
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_VCO_RESET_EN_SHFT              0x2
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_VCO_RESET_EN_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_CDC_VCO_RESET_EN_ENABLE_DFI_LP_AND_FPM_TO_RESET_CDC_VCO_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ATEST_EN_BMSK               0x00000002
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ATEST_EN_SHFT                      0x1
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ATEST_EN_NORMAL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_ATEST_EN_ENABLE_ANLOG_OUTPUTS_TO_PADS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RCW_EN_BMSK                 0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RCW_EN_SHFT                        0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RCW_EN_REN_GATING_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TOP_CFG_RCW_EN_REN_GATING_ENABLED_FVAL       0x1u

//// Register DDRPHY_DQ_HW_INFO ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_ADDR(x)                     (x+0x00000008)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_PHYS(x)                     (x+0x00000008)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_RMSK                        0x000fffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_SHFT                                 0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_IN(x)                       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_INM(x, mask)                \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_OUT(x, val)                 \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                0x000f0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                      0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK              0x0000f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                     0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK             0x00000f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                    0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK              0x000000ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                     0x0

//// Register DDRPHY_DQ_HW_VERSION ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_ADDR(x)                  (x+0x0000000c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_PHYS(x)                  (x+0x0000000c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_RMSK                     0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK               0xf0000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                     0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_MINOR_BMSK               0x0fff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                     0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_STEP_BMSK                0x0000ffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_HW_VERSION_STEP_SHFT                       0x0

//// Register DDRPHY_DQ_PAD_CFG0 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_ADDR(x)                    (x+0x00000010)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_PHYS(x)                    (x+0x00000010)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_RMSK                       0xf7cff777
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK            0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                  0x1f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_MID_OR_LOW_POWER_RECEIVER_SELECTED_BY_DQ_MP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_HIGH_PERFORMANCE_SSTL_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK            0x40000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                  0x1e
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_LOW_POWER_CMOS_RECEIVER_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_MID_POWER_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK            0x20000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                  0x1d

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK            0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                  0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK           0x04000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                 0x1a
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_VDDQ_TEMINATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_CENTER_TAPPED_TERMINATIONS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                0x03000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                      0x18
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_INFINITE_ODT_FVAL         0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENUM_60OHMS_FVAL          0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK             0x00c00000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                   0x16
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_NO_PULL_FVAL           0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_PULL_DOWN_FVAL         0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_KEEPER_FVAL            0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_PULL_UP_FVAL           0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK              0x000c0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                    0x12
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SLOWEST_SR_3_FASTEST_SR_FVAL       0x0u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK              0x00030000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                    0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SLOWEST_SR_3_FASTEST_SR_FVAL       0x0u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK         0x0000c000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                0xe

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK        0x00003000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT               0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK              0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                     0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK              0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                     0x9

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK              0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                     0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK               0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                      0x4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_ENUM_30_OHM_FVAL         0x5u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_ENUM_28_OHM_FVAL         0x6u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_ENUM_24_OHM_FVAL         0x7u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PAD_RESERVED_BMSK       0x00000004
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_PAD_RESERVED_SHFT              0x2

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_DDR_MODE_BMSK           0x00000003
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG0_DQ_DDR_MODE_SHFT                  0x0

//// Register DDRPHY_DQ_PAD_CFG1 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_ADDR(x)                    (x+0x00000014)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_PHYS(x)                    (x+0x00000014)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_RMSK                       0x7fcfc0f7
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK           0x40000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                 0x1e
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_MID_OR_LOW_POWER_RECEIVER_SELECTED_BY_DQS_MP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_HIGH_PERFORMANCE_SSTL_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK           0x20000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                 0x1d
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_LOW_POWER_CMOS_RECEIVER_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_MID_POWER_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK           0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                 0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK           0x08000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                 0x1b

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK          0x04000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                0x1a

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK               0x03000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                     0x18
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ODT_INFINITE_ODT_FVAL        0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENUM_60OHMS_FVAL         0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK             0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                   0x17

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK             0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                   0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK             0x000c0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                   0x12
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SLOWEST_SR_3_FASTEST_SR_FVAL       0x0u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK             0x00030000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                   0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SLOWEST_SR_3_FASTEST_SR_FVAL       0x0u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK            0x0000c000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                   0xe
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_NO_PULL_FVAL          0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_PULL_DOWN_FVAL        0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_KEEPER_FVAL           0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_PULL_UP_FVAL          0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK             0x00000080
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                    0x7

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK              0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                     0x4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_ENUM_30_OHM_FVAL        0x5u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_ENUM_28_OHM_FVAL        0x6u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_ENUM_24_OHM_FVAL        0x7u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PAD_RESERVED_BMSK      0x00000004
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_PAD_RESERVED_SHFT             0x2

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_DDR_MODE_BMSK          0x00000003
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG1_DQS_DDR_MODE_SHFT                 0x0

//// Register DDRPHY_DQ_PAD_CFG2 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_ADDR(x)                    (x+0x00000018)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_PHYS(x)                    (x+0x00000018)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_RMSK                       0x3f3f3f3f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK          0x20000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                0x1d

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK     0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT           0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK           0x0f000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                 0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK            0x003c0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                  0x12

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK       0x00020000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT             0x11

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK         0x00010000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT               0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK 0x00003f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK        0x0000003f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT               0x0

//// Register DDRPHY_DQ_PAD_CFG3 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_ADDR(x)                    (x+0x00000020)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_PHYS(x)                    (x+0x00000020)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_RMSK                       0x07300001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK            0x04000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                  0x1a
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_MID_OR_LOW_PERFORMANCE_RECEIVER_SELECTED_BY_DQ_MP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_HIGH_PERFORMANCE_SSTL_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK            0x02000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                  0x19
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_LOW_PERFORMANCE_CMOS_RECEIVER_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_MID_PERFORMANCE_RECEIVER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK              0x01000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                    0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK    0x00200000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT          0x15

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK    0x00100000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT          0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DQ_DQS_IE_BMSK             0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DQ_DQS_IE_SHFT                    0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DQ_DQS_IE_DO_NOTHING_FVAL        0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_CFG3_DQ_DQS_IE_FORCE_DQ_IE_AND_DQS_IE_TO_ONE_FOR_READ_CDC_TEST_FVAL       0x1u

//// Register DDRPHY_DQ_TRAINING_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_ADDR(x)             (x+0x00000024)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_PHYS(x)             (x+0x00000024)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_RMSK                0x0000ffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_TRAINING_STATUS_BMSK 0x0000ffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_TRAINING_STATUS_TRAINING_STATUS_SHFT        0x0

//// Register DDRPHY_DQ_WRLVL_TRIGGER ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_ADDR(x)               (x+0x00000028)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_PHYS(x)               (x+0x00000028)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                  0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_SHFT                           0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK       0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT              0x0

//// Register DDRPHY_DQ_WRLVL_CFG0 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_ADDR(x)                  (x+0x0000002c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_PHYS(x)                  (x+0x0000002c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_RMSK                     0xfff7ff7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_DDR_CLK_PERIOD_BMSK      0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_DDR_CLK_PERIOD_SHFT            0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_RETIMER_CYCLE_DELAY_SEL_SHFT       0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_RETIMER_SEL_OE_IE_BMSK 0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_RETIMER_SEL_OE_IE_SHFT       0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_RETIMER_SEL_DDR_BMSK 0x00300000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_RETIMER_SEL_DDR_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_CDC_WRLVL_DELAY_VALUE_BMSK 0x0007f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE1_CDC_WRLVL_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_RETIMER_CYCLE_DELAY_SEL_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_RETIMER_SEL_OE_IE_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_RETIMER_SEL_OE_IE_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_RETIMER_SEL_DDR_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_RETIMER_SEL_DDR_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_CDC_WRLVL_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG0_BYTE0_CDC_WRLVL_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_WRLVL_CFG1 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_ADDR(x)                  (x+0x00000030)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_PHYS(x)                  (x+0x00000030)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_RMSK                     0xfff7ff7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_DDR_CLK_PERIOD_BMSK      0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_DDR_CLK_PERIOD_SHFT            0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_RETIMER_CYCLE_DELAY_SEL_SHFT       0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_RETIMER_SEL_OE_IE_BMSK 0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_RETIMER_SEL_OE_IE_SHFT       0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_RETIMER_SEL_DDR_BMSK 0x00300000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_RETIMER_SEL_DDR_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_CDC_WRLVL_DELAY_VALUE_BMSK 0x0007f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE1_CDC_WRLVL_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_RETIMER_CYCLE_DELAY_SEL_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_RETIMER_SEL_OE_IE_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_RETIMER_SEL_OE_IE_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_RETIMER_SEL_DDR_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_RETIMER_SEL_DDR_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_CDC_WRLVL_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG1_BYTE0_CDC_WRLVL_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_WRLVL_CFG2 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_ADDR(x)                  (x+0x00000034)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_PHYS(x)                  (x+0x00000034)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_RMSK                     0xfff7ff7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_DDR_CLK_PERIOD_BMSK      0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_DDR_CLK_PERIOD_SHFT            0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_RETIMER_CYCLE_DELAY_SEL_SHFT       0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_RETIMER_SEL_OE_IE_BMSK 0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_RETIMER_SEL_OE_IE_SHFT       0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_RETIMER_SEL_DDR_BMSK 0x00300000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_RETIMER_SEL_DDR_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_CDC_WRLVL_DELAY_VALUE_BMSK 0x0007f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE1_CDC_WRLVL_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_RETIMER_CYCLE_DELAY_SEL_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_RETIMER_SEL_OE_IE_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_RETIMER_SEL_OE_IE_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_RETIMER_SEL_DDR_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_RETIMER_SEL_DDR_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_CDC_WRLVL_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG2_BYTE0_CDC_WRLVL_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_WRLVL_CFG3 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_ADDR(x)                  (x+0x00000038)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_PHYS(x)                  (x+0x00000038)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_RMSK                     0xfff7ff7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_DDR_CLK_PERIOD_BMSK      0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_DDR_CLK_PERIOD_SHFT            0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_RETIMER_CYCLE_DELAY_SEL_SHFT       0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_RETIMER_SEL_OE_IE_BMSK 0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_RETIMER_SEL_OE_IE_SHFT       0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_RETIMER_SEL_DDR_BMSK 0x00300000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_RETIMER_SEL_DDR_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_CDC_WRLVL_DELAY_VALUE_BMSK 0x0007f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE1_CDC_WRLVL_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_RETIMER_CYCLE_DELAY_SEL_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_RETIMER_SEL_OE_IE_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_RETIMER_SEL_OE_IE_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_RETIMER_SEL_DDR_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_RETIMER_SEL_DDR_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_CDC_WRLVL_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG3_BYTE0_CDC_WRLVL_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_WRLVL_CFG4 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_ADDR(x)                  (x+0x0000003c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_PHYS(x)                  (x+0x0000003c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_RMSK                     0xfff7ff7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_DDR_CLK_PERIOD_BMSK      0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_DDR_CLK_PERIOD_SHFT            0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_RETIMER_CYCLE_DELAY_SEL_SHFT       0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_RETIMER_SEL_OE_IE_BMSK 0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_RETIMER_SEL_OE_IE_SHFT       0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_RETIMER_SEL_DDR_BMSK 0x00300000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_RETIMER_SEL_DDR_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_CDC_WRLVL_DELAY_VALUE_BMSK 0x0007f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE1_CDC_WRLVL_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_RETIMER_CYCLE_DELAY_SEL_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_RETIMER_SEL_OE_IE_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_RETIMER_SEL_OE_IE_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_RETIMER_SEL_DDR_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_RETIMER_SEL_DDR_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_CDC_WRLVL_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG4_BYTE0_CDC_WRLVL_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_WRLVL_CFG5 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_ADDR(x)                  (x+0x00000040)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_PHYS(x)                  (x+0x00000040)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_RMSK                     0xfff7ff7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_DDR_CLK_PERIOD_BMSK      0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_DDR_CLK_PERIOD_SHFT            0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_RETIMER_CYCLE_DELAY_SEL_SHFT       0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_RETIMER_SEL_OE_IE_BMSK 0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_RETIMER_SEL_OE_IE_SHFT       0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_RETIMER_SEL_DDR_BMSK 0x00300000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_RETIMER_SEL_DDR_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_CDC_WRLVL_DELAY_VALUE_BMSK 0x0007f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE1_CDC_WRLVL_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_RETIMER_CYCLE_DELAY_SEL_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_RETIMER_SEL_OE_IE_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_RETIMER_SEL_OE_IE_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_RETIMER_SEL_DDR_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_RETIMER_SEL_DDR_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_CDC_WRLVL_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG5_BYTE0_CDC_WRLVL_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_WRLVL_CFG6 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_ADDR(x)                  (x+0x00000044)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_PHYS(x)                  (x+0x00000044)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_RMSK                     0xfff7ff7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_DDR_CLK_PERIOD_BMSK      0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_DDR_CLK_PERIOD_SHFT            0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_RETIMER_CYCLE_DELAY_SEL_SHFT       0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_RETIMER_SEL_OE_IE_BMSK 0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_RETIMER_SEL_OE_IE_SHFT       0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_RETIMER_SEL_DDR_BMSK 0x00300000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_RETIMER_SEL_DDR_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_CDC_WRLVL_DELAY_VALUE_BMSK 0x0007f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE1_CDC_WRLVL_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_RETIMER_CYCLE_DELAY_SEL_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_RETIMER_CYCLE_DELAY_SEL_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_RETIMER_CYCLE_DELAY_SEL_NO_DELAY_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_RETIMER_CYCLE_DELAY_SEL_ONE_PIPELINE_DELAY_FOR_RETIMER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_RETIMER_SEL_OE_IE_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_RETIMER_SEL_OE_IE_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_RETIMER_SEL_DDR_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_RETIMER_SEL_DDR_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_CDC_WRLVL_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WRLVL_CFG6_BYTE0_CDC_WRLVL_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_WR90_DELAY0 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_ADDR(x)             (x+0x00000048)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_PHYS(x)             (x+0x00000048)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_RMSK                0x00007f7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_BYTE1_CDC_WR90_DELAY_VALUE_BMSK 0x00007f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_BYTE1_CDC_WR90_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_BYTE0_CDC_WR90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY0_BYTE0_CDC_WR90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_WR90_DELAY1 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_ADDR(x)             (x+0x0000004c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_PHYS(x)             (x+0x0000004c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_RMSK                0x00007f7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_BYTE1_CDC_WR90_DELAY_VALUE_BMSK 0x00007f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_BYTE1_CDC_WR90_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_BYTE0_CDC_WR90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY1_BYTE0_CDC_WR90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_WR90_DELAY2 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_ADDR(x)             (x+0x00000050)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_PHYS(x)             (x+0x00000050)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_RMSK                0x00007f7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_BYTE1_CDC_WR90_DELAY_VALUE_BMSK 0x00007f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_BYTE1_CDC_WR90_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_BYTE0_CDC_WR90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY2_BYTE0_CDC_WR90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_WR90_DELAY3 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_ADDR(x)             (x+0x00000054)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_PHYS(x)             (x+0x00000054)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_RMSK                0x00007f7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_BYTE1_CDC_WR90_DELAY_VALUE_BMSK 0x00007f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_BYTE1_CDC_WR90_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_BYTE0_CDC_WR90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_WR90_DELAY3_BYTE0_CDC_WR90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_RD90_DELAY0 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_ADDR(x)             (x+0x00000058)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_PHYS(x)             (x+0x00000058)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_RMSK                0x00007f7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_BYTE1_CDC_RD90_DELAY_VALUE_BMSK 0x00007f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_BYTE1_CDC_RD90_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_BYTE0_CDC_RD90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY0_BYTE0_CDC_RD90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_RD90_DELAY1 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_ADDR(x)             (x+0x0000005c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_PHYS(x)             (x+0x0000005c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_RMSK                0x00007f7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_BYTE1_CDC_RD90_DELAY_VALUE_BMSK 0x00007f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_BYTE1_CDC_RD90_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_BYTE0_CDC_RD90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY1_BYTE0_CDC_RD90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_RD90_DELAY2 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_ADDR(x)             (x+0x00000060)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_PHYS(x)             (x+0x00000060)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_RMSK                0x00007f7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_BYTE1_CDC_RD90_DELAY_VALUE_BMSK 0x00007f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_BYTE1_CDC_RD90_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_BYTE0_CDC_RD90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY2_BYTE0_CDC_RD90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_RD90_DELAY3 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_ADDR(x)             (x+0x00000064)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_PHYS(x)             (x+0x00000064)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_RMSK                0x00007f7f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_BYTE1_CDC_RD90_DELAY_VALUE_BMSK 0x00007f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_BYTE1_CDC_RD90_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_BYTE0_CDC_RD90_DELAY_VALUE_BMSK 0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD90_DELAY3_BYTE0_CDC_RD90_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE0_WR_DESKEW_DQ ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_ADDR(x)          (x+0x00000068)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_PHYS(x)          (x+0x00000068)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_RMSK             0x77777777
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_SHFT                      0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_IN(x)            \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_INM(x, mask)     \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_OUT(x, val)      \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ7_DELAY_VALUE_BMSK 0x70000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ7_DELAY_VALUE_SHFT       0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ6_DELAY_VALUE_BMSK 0x07000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ6_DELAY_VALUE_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ5_DELAY_VALUE_BMSK 0x00700000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ5_DELAY_VALUE_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ4_DELAY_VALUE_BMSK 0x00070000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ4_DELAY_VALUE_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ3_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ3_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ2_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ2_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ1_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ1_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ0_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_WR_DESKEW_DQ_DQ0_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE1_WR_DESKEW_DQ ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_ADDR(x)          (x+0x0000006c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_PHYS(x)          (x+0x0000006c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_RMSK             0x77777777
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_SHFT                      0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_IN(x)            \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_INM(x, mask)     \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_OUT(x, val)      \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ15_DELAY_VALUE_BMSK 0x70000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ15_DELAY_VALUE_SHFT       0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ14_DELAY_VALUE_BMSK 0x07000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ14_DELAY_VALUE_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ13_DELAY_VALUE_BMSK 0x00700000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ13_DELAY_VALUE_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ12_DELAY_VALUE_BMSK 0x00070000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ12_DELAY_VALUE_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ11_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ11_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ10_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ10_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ9_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ9_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ8_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_WR_DESKEW_DQ_DQ8_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_WR_DESKEW_DM ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_ADDR(x)                (x+0x00000070)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_PHYS(x)                (x+0x00000070)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_RMSK                   0x00000077
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_SHFT                            0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_IN(x)                  \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_INM(x, mask)           \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_OUT(x, val)            \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_DM1_DELAY_VALUE_BMSK   0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_DM1_DELAY_VALUE_SHFT          0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_DM0_DELAY_VALUE_BMSK   0x00000007
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_WR_DESKEW_DM_DM0_DELAY_VALUE_SHFT          0x0

//// Register DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_ADDR(x)     (x+0x00000074)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_PHYS(x)     (x+0x00000074)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_RMSK        0x77777777
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_SHFT                 0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_IN(x)       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_OUT(x, val) \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ7_DELAY_VALUE_BMSK 0x70000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ7_DELAY_VALUE_SHFT       0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ6_DELAY_VALUE_BMSK 0x07000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ6_DELAY_VALUE_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ5_DELAY_VALUE_BMSK 0x00700000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ5_DELAY_VALUE_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ4_DELAY_VALUE_BMSK 0x00070000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ4_DELAY_VALUE_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ3_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ3_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ2_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ2_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ1_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ1_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ0_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_EVEN_DQ0_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_ADDR(x)     (x+0x00000078)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_PHYS(x)     (x+0x00000078)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_RMSK        0x77777777
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_SHFT                 0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_IN(x)       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_OUT(x, val) \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ15_DELAY_VALUE_BMSK 0x70000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ15_DELAY_VALUE_SHFT       0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ14_DELAY_VALUE_BMSK 0x07000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ14_DELAY_VALUE_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ13_DELAY_VALUE_BMSK 0x00700000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ13_DELAY_VALUE_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ12_DELAY_VALUE_BMSK 0x00070000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ12_DELAY_VALUE_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ11_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ11_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ10_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ10_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ9_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ9_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ8_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_EVEN_DQ8_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_ADDR(x)      (x+0x0000007c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_PHYS(x)      (x+0x0000007c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_RMSK         0x77777777
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_SHFT                  0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_IN(x)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_OUT(x, val)  \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ7_DELAY_VALUE_BMSK 0x70000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ7_DELAY_VALUE_SHFT       0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ6_DELAY_VALUE_BMSK 0x07000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ6_DELAY_VALUE_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ5_DELAY_VALUE_BMSK 0x00700000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ5_DELAY_VALUE_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ4_DELAY_VALUE_BMSK 0x00070000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ4_DELAY_VALUE_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ3_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ3_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ2_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ2_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ1_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ1_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ0_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_RD_DESKEW_DQ_ODD_DQ0_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_ADDR(x)      (x+0x00000080)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_PHYS(x)      (x+0x00000080)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_RMSK         0x77777777
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_SHFT                  0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_IN(x)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_OUT(x, val)  \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ15_DELAY_VALUE_BMSK 0x70000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ15_DELAY_VALUE_SHFT       0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ14_DELAY_VALUE_BMSK 0x07000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ14_DELAY_VALUE_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ13_DELAY_VALUE_BMSK 0x00700000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ13_DELAY_VALUE_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ12_DELAY_VALUE_BMSK 0x00070000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ12_DELAY_VALUE_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ11_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ11_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ10_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ10_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ9_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ9_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ8_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_RD_DESKEW_DQ_ODD_DQ8_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_RD_DESKEW_DM ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_ADDR(x)                (x+0x00000084)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_PHYS(x)                (x+0x00000084)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_RMSK                   0x00007777
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_SHFT                            0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_IN(x)                  \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_INM(x, mask)           \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_OUT(x, val)            \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_DM1_ODD_DELAY_VALUE_BMSK 0x00007000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_DM1_ODD_DELAY_VALUE_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_DM1_EVEN_DELAY_VALUE_BMSK 0x00000700
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_DM1_EVEN_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_DM0_ODD_DELAY_VALUE_BMSK 0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_DM0_ODD_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_DM0_EVEN_DELAY_VALUE_BMSK 0x00000007
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RD_DESKEW_DM_DM0_EVEN_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_RD180_DELAY0 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_ADDR(x)            (x+0x00000088)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_PHYS(x)            (x+0x00000088)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_RMSK               0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_SHFT                        0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_DELAY_VALUE_BMSK   0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY0_DELAY_VALUE_SHFT          0x0

//// Register DDRPHY_DQ_CDC_RD180_DELAY1 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_ADDR(x)            (x+0x0000008c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_PHYS(x)            (x+0x0000008c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_RMSK               0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_SHFT                        0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_DELAY_VALUE_BMSK   0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY1_DELAY_VALUE_SHFT          0x0

//// Register DDRPHY_DQ_CDC_RD180_DELAY2 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_ADDR(x)            (x+0x00000090)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_PHYS(x)            (x+0x00000090)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_RMSK               0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_SHFT                        0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_DELAY_VALUE_BMSK   0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY2_DELAY_VALUE_SHFT          0x0

//// Register DDRPHY_DQ_CDC_RD180_DELAY3 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_ADDR(x)            (x+0x00000094)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_PHYS(x)            (x+0x00000094)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_RMSK               0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_SHFT                        0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_DELAY_VALUE_BMSK   0x0000007f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_RD180_DELAY3_DELAY_VALUE_SHFT          0x0

//// Register DDRPHY_DQ_CDC_LP_DELAY ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_ADDR(x)                (x+0x00000098)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_PHYS(x)                (x+0x00000098)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_RMSK                   0x00000333
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_SHFT                            0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_IN(x)                  \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_INM(x, mask)           \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_OUT(x, val)            \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_CDC_RD180_LP_DELAY_VALUE_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_CDC_RD180_LP_DELAY_VALUE_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_CDC_RD90_LP_DELAY_VALUE_BMSK 0x00000030
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_CDC_RD90_LP_DELAY_VALUE_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_CDC_WR90_LP_DELAY_VALUE_BMSK 0x00000003
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_LP_DELAY_CDC_WR90_LP_DELAY_VALUE_SHFT        0x0

//// Register DDRPHY_DQ_CDC_DELAY_SEL ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_ADDR(x)               (x+0x0000009c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_PHYS(x)               (x+0x0000009c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_RMSK                  0x001f3331
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_SHFT                           0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_FPM_WRLVL_SEL_OVRD_BMSK 0x001c0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_FPM_WRLVL_SEL_OVRD_SHFT       0x12

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_RD180_DELAY_SEL_BMSK 0x00030000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_RD180_DELAY_SEL_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_RD90_DELAY_SEL_BMSK 0x00003000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_RD90_DELAY_SEL_SHFT        0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_WR90_DELAY_SEL_BMSK 0x00000300
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_WR90_DELAY_SEL_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_HP_ENABLE_BMSK    0x00000020
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_HP_ENABLE_SHFT           0x5

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_LP_ENABLE_BMSK    0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_LP_ENABLE_SHFT           0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_LP_MODE_BMSK      0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_DELAY_SEL_CDC_LP_MODE_SHFT             0x0

//// Register DDRPHY_DQ_DQ_IOC_SLV_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR(x)              (x+0x000000a0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PHYS(x)              (x+0x000000a0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                 0x9f1f9f9f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_SHFT                          0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(x, val)          \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK 0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT       0x1f

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK     0x1f000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT           0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK     0x001f0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT           0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK 0x00008000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT        0xf

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK  0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT         0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK 0x00000080
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT        0x7

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK  0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT         0x0

//// Register DDRPHY_DQ_DQ_IOC_SLV_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR(x)           (x+0x000000a4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PHYS(x)           (x+0x000000a4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK              0x00001f1f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_SHFT                       0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN(x)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_OUT(x, val)       \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK     0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT            0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK     0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT            0x0

//// Register DDRPHY_DQ_DQS_IOC_SLV_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR(x)             (x+0x000000b0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PHYS(x)             (x+0x000000b0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                0x9f1f9f9f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_SHFT                         0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(x, val)         \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK 0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT       0x1f

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK    0x1f000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT          0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK    0x001f0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT          0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK 0x00008000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT        0xf

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK 0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK 0x00000080
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT        0x7

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK 0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT        0x0

//// Register DDRPHY_DQ_DQS_IOC_SLV_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR(x)          (x+0x000000b4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PHYS(x)          (x+0x000000b4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK             0x00001f1f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_SHFT                      0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN(x)            \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_OUT(x, val)      \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK    0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT           0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK    0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT           0x0

//// Register DDRPHY_DQ_CDC_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_ADDR(x)                     (x+0x000000c4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_PHYS(x)                     (x+0x000000c4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_RMSK                        0x873fff3f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_SHFT                                 0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK         0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT               0x1f

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK            0x07000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                  0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK       0x003f0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT             0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK           0x0000f800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                  0xb

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK           0x00000700
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                  0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK            0x0000003f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                   0x0

//// Register DDRPHY_DQ_CDC_TEST_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_ADDR(x)                (x+0x000000c8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_PHYS(x)                (x+0x000000c8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_RMSK                   0xfffffffb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_SHFT                            0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_OUT(x, val)            \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_RD_CDC_SEL_BMSK 0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_RD_CDC_SEL_SHFT       0x1f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_RD_CDC_SEL_WRITE_CDC_TEST_SELECT_BY_CDC_TEST_WR_CDC_TEST_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_RD_CDC_SEL_READ_CDC_IN_OUT_TEST_SELECT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_BMSK 0x60000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_SHFT       0x1d
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_WRLVL_CDC_IN_AND_WR90_CDC_OUT_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_WRLVL_CDC_IN_AND_WRLVL_CDC_OUT_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_WR_CDC_TEST_WRLVL_CDC_OUT_AND_WR90_CDC_OUT_FVAL       0x2u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_CM1_SEL_BMSK  0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_CM1_SEL_SHFT        0x1c
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_CM1_SEL_CM0_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_CM1_SEL_CM1_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_RD180_BYPASS_BMSK      0x08000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_RD180_BYPASS_SHFT            0x1b

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_READ_LP_EN_BMSK 0x04000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_READ_LP_EN_SHFT       0x1a
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_READ_LP_EN_LP_CDC_READ_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_READ_LP_EN_LP_CDC_READ_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_BYPASS_BMSK 0x02000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_BYPASS_SHFT       0x19
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_BYPASS_CDC_WRLVL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_BYPASS_CDC_WRLVL_BYPASS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_HP_EN_BMSK 0x01000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_HP_EN_SHFT       0x18
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_HP_EN_HP_CDC_WRLVL_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_HP_EN_HP_CDC_WRLVL_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_EN_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_EN_SHFT       0x17
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_EN_LP_CDC_WRLVL_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_EN_LP_CDC_WRLVL_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_MODE_BMSK 0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_MODE_SHFT       0x16
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_MODE_CDC_WRLVL_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQS_LP_MODE_CDC_WRLVL_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQ_LP_MODE_BMSK 0x00200000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQ_LP_MODE_SHFT       0x15
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQ_LP_MODE_CDC_WRLVL_DQ_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WRLVL_DQ_LP_MODE_CDC_WRLVL_DQ_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_BYPASS_BMSK 0x00100000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_BYPASS_SHFT       0x14
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_BYPASS_CDC_WR90_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_BYPASS_CDC_WR90_BYPASS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_HP_EN_BMSK 0x00080000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_HP_EN_SHFT       0x13
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_HP_EN_HP_CDC_WR90_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_HP_EN_HP_CDC_WR90_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_EN_BMSK 0x00040000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_EN_SHFT       0x12
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_EN_LP_CDC_WR90_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_EN_LP_CDC_WR90_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_MODE_BMSK 0x00020000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_MODE_SHFT       0x11
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_MODE_CDC_WR90_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQS_LP_MODE_CDC_WR90_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQ_LP_MODE_BMSK 0x00010000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQ_LP_MODE_SHFT       0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQ_LP_MODE_CDC_WR90_DQ_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE1_CDC_WR90_DQ_LP_MODE_CDC_WR90_DQ_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_REN_CDC_SEL_BMSK 0x00008000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_REN_CDC_SEL_SHFT        0xf
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_REN_CDC_SEL_READ_CDC_IN_OUT_TEST_SELECT_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_REN_CDC_SEL_REN_CDC_IN_OUT_TEST_SELECT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_READ_LP_EN_BMSK 0x00004000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_READ_LP_EN_SHFT        0xe
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_READ_LP_EN_LP_CDC_READ_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_READ_LP_EN_LP_CDC_READ_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_BYPASS_BMSK 0x00002000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_BYPASS_SHFT        0xd
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_BYPASS_CDC_WRLVL_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_BYPASS_CDC_WRLVL_BYPASS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_HP_EN_BMSK 0x00001000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_HP_EN_SHFT        0xc
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_HP_EN_HP_CDC_WRLVL_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_HP_EN_HP_CDC_WRLVL_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_EN_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_EN_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_EN_LP_CDC_WRLVL_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_EN_LP_CDC_WRLVL_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_MODE_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_MODE_SHFT        0xa
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_MODE_CDC_WRLVL_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQS_LP_MODE_CDC_WRLVL_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQ_LP_MODE_BMSK 0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQ_LP_MODE_SHFT        0x9
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQ_LP_MODE_CDC_WRLVL_DQ_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WRLVL_DQ_LP_MODE_CDC_WRLVL_DQ_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_BYPASS_BMSK 0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_BYPASS_SHFT        0x8
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_BYPASS_CDC_WR90_FUNCTIONAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_BYPASS_CDC_WR90_BYPASS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_HP_EN_BMSK 0x00000080
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_HP_EN_SHFT        0x7
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_HP_EN_HP_CDC_WR90_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_HP_EN_HP_CDC_WR90_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_EN_BMSK 0x00000040
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_EN_SHFT        0x6
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_EN_LP_CDC_WR90_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_EN_LP_CDC_WR90_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_MODE_BMSK 0x00000020
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_MODE_SHFT        0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_MODE_CDC_WR90_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQS_LP_MODE_CDC_WR90_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQ_LP_MODE_BMSK 0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQ_LP_MODE_SHFT        0x4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQ_LP_MODE_CDC_WR90_DQ_HP_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_BYTE0_CDC_WR90_DQ_LP_MODE_CDC_WR90_DQ_LP_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_RD_TEST_OE_DQS_BMSK 0x00000008
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_RD_TEST_OE_DQS_SHFT        0x3
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_RD_TEST_OE_DQS_NORMAL_MODE_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_RD_TEST_OE_DQS_DURING_CDC_TEST_EN_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_OBSERVE_EN_BMSK    0x00000002
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_OBSERVE_EN_SHFT           0x1
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_OBSERVE_EN_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_OBSERVE_EN_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_EN_BMSK       0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_EN_SHFT              0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_EN_DISABLE_TEST_OUTPUTS_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CDC_TEST_CFG_CDC_TEST_EN_ENABLE_ALL_CDC_TEST_OUTPUTS_PLL_DIV_CLOCK_WRITE_READ_CDC_SLAVES_FVAL       0x1u

//// Register DDRPHY_DQ_ATEST_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_ADDR(x)                   (x+0x000000d0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_PHYS(x)                   (x+0x000000d0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_RMSK                      0x00000377
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SHFT                               0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_OUT(x, val)               \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SITE1_RX_CLK_ATEST_EN_BMSK 0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SITE1_RX_CLK_ATEST_EN_SHFT        0x9
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SITE1_RX_CLK_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SITE1_RX_CLK_ATEST_EN_ANALOG_TEST_ENABLE_FOR_RX_CLK_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SITE0_RX_CLK_ATEST_EN_BMSK 0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SITE0_RX_CLK_ATEST_EN_SHFT        0x8
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SITE0_RX_CLK_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_SITE0_RX_CLK_ATEST_EN_ANALOG_TEST_ENABLE_FOR_RX_CLK_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_I12U_ATEST_EN_BMSK 0x00000040
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_I12U_ATEST_EN_SHFT        0x6
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_I12U_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_I12U_ATEST_EN_ANALOG_TEST_ENABLE_FOR_I12U_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_I18U_ATEST_EN_BMSK 0x00000020
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_I18U_ATEST_EN_SHFT        0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_I18U_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_I18U_ATEST_EN_ANALOG_TEST_ENABLE_FOR_I18UT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_ITAT_ATEST_EN_BMSK 0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_ITAT_ATEST_EN_SHFT        0x4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_ITAT_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN1_ITAT_ATEST_EN_ANALOG_TEST_ENABLE_FOR_ITAT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_I12U_ATEST_EN_BMSK 0x00000004
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_I12U_ATEST_EN_SHFT        0x2
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_I12U_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_I12U_ATEST_EN_ANALOG_TEST_ENABLE_FOR_I12U_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_I18U_ATEST_EN_BMSK 0x00000002
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_I18U_ATEST_EN_SHFT        0x1
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_I18U_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_I18U_ATEST_EN_ANALOG_TEST_ENABLE_FOR_I18UT_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_ITAT_ATEST_EN_BMSK 0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_ITAT_ATEST_EN_SHFT        0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_ITAT_ATEST_EN_NORMAL_OPERATION_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_ATEST_CFG_BIASGEN0_ITAT_ATEST_EN_ANALOG_TEST_ENABLE_FOR_ITAT_FVAL       0x1u

//// Register DDRPHY_DQ_PAD_OE_ENABLE ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_ADDR(x)               (x+0x000000d4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_PHYS(x)               (x+0x000000d4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_RMSK                  0x03ff03ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_SHFT                           0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE1_PAD_OE_EN_DQS_BMSK 0x02000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE1_PAD_OE_EN_DQS_SHFT       0x19

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE1_PAD_OE_EN_DM_BMSK 0x01000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE1_PAD_OE_EN_DM_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE1_PAD_OE_EN_DQ_BMSK 0x00ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE1_PAD_OE_EN_DQ_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE0_PAD_OE_EN_DQS_BMSK 0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE0_PAD_OE_EN_DQS_SHFT        0x9

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE0_PAD_OE_EN_DM_BMSK 0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE0_PAD_OE_EN_DM_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE0_PAD_OE_EN_DQ_BMSK 0x000000ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_OE_ENABLE_BYTE0_PAD_OE_EN_DQ_SHFT        0x0

//// Register DDRPHY_DQ_PAD_IE_ENABLE ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_ADDR(x)               (x+0x000000d8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_PHYS(x)               (x+0x000000d8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_RMSK                  0x03ff03ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_SHFT                           0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE1_PAD_IE_EN_DQS_BMSK 0x02000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE1_PAD_IE_EN_DQS_SHFT       0x19

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE1_PAD_IE_EN_DM_BMSK 0x01000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE1_PAD_IE_EN_DM_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE1_PAD_IE_EN_DQ_BMSK 0x00ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE1_PAD_IE_EN_DQ_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE0_PAD_IE_EN_DQS_BMSK 0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE0_PAD_IE_EN_DQS_SHFT        0x9

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE0_PAD_IE_EN_DM_BMSK 0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE0_PAD_IE_EN_DM_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE0_PAD_IE_EN_DQ_BMSK 0x000000ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_PAD_IE_ENABLE_BYTE0_PAD_IE_EN_DQ_SHFT        0x0

//// Register DDRPHY_DQ_BYTE0_DCC_WR90_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_ADDR(x)          (x+0x000000e0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_PHYS(x)          (x+0x000000e0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_RMSK             0x93ffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_SHFT                      0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_OUT(x, val)      \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_CONTROL_START_BMSK 0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_CONTROL_START_SHFT       0x1f

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MODE_BMSK    0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MODE_SHFT          0x1c
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MODE_MANUAL_ADJUST_MODE_ADJUSTER_SETTING_FROM_DCC_MAN_ADJ_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MODE_NORMAL_OPERATIONAL_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_WAIT_TIME_BMSK 0x03000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_WAIT_TIME_SHFT       0x18
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_WAIT_TIME_NORMAL_OPERATIONAL_MODE_SETTING_FVAL       0x2u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_DIV_REF_BMSK 0x00ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_DIV_REF_SHFT       0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_DIV_REF_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x1au

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_BMSK 0x00008000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_SHFT        0xf
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_CONTROL_OUTPUT_MANUAL_OR_CALIBRATED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_ADJ_SW_VAL_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_ADJ_SW_VAL_BMSK 0x00007c00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_ADJ_SW_VAL_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_BMSK 0x000003e0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_SHFT        0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_DEFAULT_FVAL       0x0u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MAN_ADJ_BMSK 0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MAN_ADJ_SHFT        0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_CFG_DCC_MAN_ADJ_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x10u

//// Register DDRPHY_DQ_BYTE0_DCC_WR90_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_ADDR(x)       (x+0x000000e4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_PHYS(x)       (x+0x000000e4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_RMSK          0x00001f11
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_SHFT                   0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_DCC_OFFSET_BMSK 0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_DCC_OFFSET_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_DCC_EN_BMSK   0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_DCC_EN_SHFT          0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_DCC_DONE_BMSK 0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WR90_STATUS_DCC_DONE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_ADDR(x)         (x+0x000000e8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_PHYS(x)         (x+0x000000e8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_RMSK            0x93ffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_SHFT                     0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_OUT(x, val)     \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_CONTROL_START_BMSK 0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_CONTROL_START_SHFT       0x1f

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MODE_BMSK   0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MODE_SHFT         0x1c
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MODE_MANUAL_ADJUST_MODE_ADJUSTER_SETTING_FROM_DCC_MAN_ADJ_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MODE_NORMAL_OPERATIONAL_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_WAIT_TIME_BMSK 0x03000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_WAIT_TIME_SHFT       0x18
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_WAIT_TIME_NORMAL_OPERATIONAL_MODE_SETTING_FVAL       0x2u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_DIV_REF_BMSK 0x00ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_DIV_REF_SHFT       0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_DIV_REF_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x1au

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_BMSK 0x00008000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_SHFT        0xf
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_CONTROL_OUTPUT_MANUAL_OR_CALIBRATED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_ADJ_SW_VAL_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_ADJ_SW_VAL_BMSK 0x00007c00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_ADJ_SW_VAL_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_BMSK 0x000003e0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_SHFT        0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_DEFAULT_FVAL       0x0u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_BMSK 0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_SHFT        0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_CFG_DCC_MAN_ADJ_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x10u

//// Register DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_ADDR(x)      (x+0x000000ec)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_PHYS(x)      (x+0x000000ec)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_RMSK         0x00001f11
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_SHFT                  0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_IN(x)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_OUT(x, val)  \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_DCC_OFFSET_BMSK 0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_DCC_OFFSET_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_DCC_EN_BMSK  0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_DCC_EN_SHFT         0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_DCC_DONE_BMSK 0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_DCC_WRLVL_STATUS_DCC_DONE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE1_DCC_WR90_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_ADDR(x)          (x+0x000000f0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_PHYS(x)          (x+0x000000f0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_RMSK             0x93ffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_SHFT                      0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_OUT(x, val)      \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_CONTROL_START_BMSK 0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_CONTROL_START_SHFT       0x1f

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MODE_BMSK    0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MODE_SHFT          0x1c
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MODE_MANUAL_ADJUST_MODE_ADJUSTER_SETTING_FROM_DCC_MAN_ADJ_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MODE_NORMAL_OPERATIONAL_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_WAIT_TIME_BMSK 0x03000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_WAIT_TIME_SHFT       0x18
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_WAIT_TIME_NORMAL_OPERATIONAL_MODE_SETTING_FVAL       0x2u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_DIV_REF_BMSK 0x00ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_DIV_REF_SHFT       0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_DIV_REF_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x1au

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_BMSK 0x00008000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_SHFT        0xf
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_CONTROL_OUTPUT_MANUAL_OR_CALIBRATED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_ADJ_SW_VAL_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_ADJ_SW_VAL_BMSK 0x00007c00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_ADJ_SW_VAL_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_BMSK 0x000003e0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_SHFT        0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MAN_ADJ_PLL2_DEFAULT_FVAL       0x0u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MAN_ADJ_BMSK 0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MAN_ADJ_SHFT        0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_CFG_DCC_MAN_ADJ_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x10u

//// Register DDRPHY_DQ_BYTE1_DCC_WR90_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_ADDR(x)       (x+0x000000f4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_PHYS(x)       (x+0x000000f4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_RMSK          0x00001f11
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_SHFT                   0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_DCC_OFFSET_BMSK 0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_DCC_OFFSET_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_DCC_EN_BMSK   0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_DCC_EN_SHFT          0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_DCC_DONE_BMSK 0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WR90_STATUS_DCC_DONE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_ADDR(x)         (x+0x000000f8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_PHYS(x)         (x+0x000000f8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_RMSK            0x93ffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_SHFT                     0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_OUT(x, val)     \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_CONTROL_START_BMSK 0x80000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_CONTROL_START_SHFT       0x1f

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MODE_BMSK   0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MODE_SHFT         0x1c
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MODE_MANUAL_ADJUST_MODE_ADJUSTER_SETTING_FROM_DCC_MAN_ADJ_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MODE_NORMAL_OPERATIONAL_MODE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_WAIT_TIME_BMSK 0x03000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_WAIT_TIME_SHFT       0x18
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_WAIT_TIME_NORMAL_OPERATIONAL_MODE_SETTING_FVAL       0x2u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_DIV_REF_BMSK 0x00ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_DIV_REF_SHFT       0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_DIV_REF_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x1au

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_BMSK 0x00008000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_SHFT        0xf
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_CONTROL_OUTPUT_MANUAL_OR_CALIBRATED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_ADJ_SW_OVRD_FROM_DCC_ADJ_SW_VAL_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_ADJ_SW_VAL_BMSK 0x00007c00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_ADJ_SW_VAL_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_BMSK 0x000003e0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_SHFT        0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MAN_ADJ_PLL2_DEFAULT_FVAL       0x0u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MAN_ADJ_BMSK 0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MAN_ADJ_SHFT        0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_CFG_DCC_MAN_ADJ_NORMAL_OPERATIONAL_MODE_SETTING_FVAL      0x10u

//// Register DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_ADDR(x)      (x+0x000000fc)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_PHYS(x)      (x+0x000000fc)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_RMSK         0x00001f11
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_SHFT                  0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_IN(x)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_OUT(x, val)  \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_DCC_OFFSET_BMSK 0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_DCC_OFFSET_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_DCC_EN_BMSK  0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_DCC_EN_SHFT         0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_DCC_DONE_BMSK 0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_DCC_WRLVL_STATUS_DCC_DONE_SHFT        0x0

//// Register DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_ADDR(x)        (x+0x00000100)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_PHYS(x)        (x+0x00000100)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_RMSK           0x1f1f1f1f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_SHFT                    0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_OUT(x, val)    \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_BYTE1_DCC_WR90_ADJ_PLL2_SW_VAL_BMSK 0x1f000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_BYTE1_DCC_WR90_ADJ_PLL2_SW_VAL_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_BYTE1_DCC_WRLVL_ADJ_PLL2_SW_VAL_BMSK 0x001f0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_BYTE1_DCC_WRLVL_ADJ_PLL2_SW_VAL_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_BYTE0_DCC_WR90_ADJ_PLL2_SW_VAL_BMSK 0x00001f00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_BYTE0_DCC_WR90_ADJ_PLL2_SW_VAL_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_BYTE0_DCC_WRLVL_ADJ_PLL2_SW_VAL_BMSK 0x0000001f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DCC_PLL2_SW_OVRD_CFG_BYTE0_DCC_WRLVL_ADJ_PLL2_SW_VAL_SHFT        0x0

//// Register DDRPHY_DQ_FPM_CFG0 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_ADDR(x)                    (x+0x00000110)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_PHYS(x)                    (x+0x00000110)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_RMSK                       0x0ff3ffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_CDC_VCO_RESET_PRE_WAIT_VAL_BMSK 0x0ff00000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_CDC_VCO_RESET_PRE_WAIT_VAL_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_CDC_VCO_RESET_PULSE_WIDTH_BMSK 0x00030000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_CDC_VCO_RESET_PULSE_WIDTH_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK 0x0000ff00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK 0x000000ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT        0x0

//// Register DDRPHY_DQ_FPM_CFG1 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_ADDR(x)                    (x+0x00000114)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_PHYS(x)                    (x+0x00000114)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_RMSK                       0x7fff00ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK 0x7fff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK 0x000000ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT        0x0

//// Register DDRPHY_DQ_FPM_CFG2 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_ADDR(x)                    (x+0x00000118)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_PHYS(x)                    (x+0x00000118)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_RMSK                       0x07ffff00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_SHFT                                8
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_IO_BIASGEN_SETTLING_TIME_VAL_BMSK 0x07ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_IO_BIASGEN_SETTLING_TIME_VAL_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_ODT_THRESHOLD_PERIOD_BMSK  0x0000ff00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG2_ODT_THRESHOLD_PERIOD_SHFT         0x8

//// Register DDRPHY_DQ_FPM_CFG3 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_ADDR(x)                    (x+0x0000011c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_PHYS(x)                    (x+0x0000011c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_RMSK                       0xff1fffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IO_RX_HP_SETTLING_TIME_VAL_BMSK 0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IO_RX_HP_SETTLING_TIME_VAL_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IO_RX_MP_SETTLING_TIME_VAL_BMSK 0x001f0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IO_RX_MP_SETTLING_TIME_VAL_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IO_RX_HP_THRESHOLD_PERIOD_BMSK 0x0000ff00
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IO_RX_HP_THRESHOLD_PERIOD_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IO_RX_MP_THRESHOLD_PERIOD_BMSK 0x000000ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_CFG3_IO_RX_MP_THRESHOLD_PERIOD_SHFT        0x0

//// Register DDRPHY_DQ_FPM_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_ADDR(x)                  (x+0x00000130)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_PHYS(x)                  (x+0x00000130)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_RMSK                     0x3fffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_SHFT                              0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_IN(x)                    \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_INM(x, mask)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_OUT(x, val)              \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK      0x20000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT            0x1d
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_RX_MP_OR_RX_LP_IS_SELECTED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_RX_HP_IS_SELECTED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK      0x10000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT            0x1c
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_RX_LP_IS_SELECTED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_RX_MP_IS_SELECTED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK     0x08000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT           0x1b
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_RX_HP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_RX_HP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK     0x04000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT           0x1a
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_RX_MP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_RX_MP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK     0x02000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT           0x19
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_RX_LP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_RX_LP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK 0x01f00000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT       0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK   0x00080000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT         0x13
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_CDC_HP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_CDC_HP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK   0x00040000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT         0x12
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_CDC_LP_IS_DISABLED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_CDC_LP_IS_ENABLED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK 0x00020000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT       0x11
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_HP_CDC_IS_SELECTED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_LP_CDC_IS_SELECTED_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK  0x0001f000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT         0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK   0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT          0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_IO_BIASGEN_OFF_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_IO_BIASGEN_ON_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK 0x00000780
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT        0x7

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_WLVL_HASH_SELECT_BMSK    0x00000070
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_WLVL_HASH_SELECT_SHFT           0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_ODT_EN_BMSK          0x00000008
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_FPM_ODT_EN_SHFT                 0x3

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_DDR_FREQ_MODE_FPM_BMSK   0x00000006
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_DDR_FREQ_MODE_FPM_SHFT          0x1

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_CDC_VCO_RESET_EN_BMSK    0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_CDC_VCO_RESET_EN_SHFT           0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_FPM_STATUS_CDC_VCO_RESET_EN_CDC_VCO_IS_BEING_RESET_FVAL       0x1u

//// Register DDRPHY_DQ_DFI_LP_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_ADDR(x)               (x+0x0000014c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_PHYS(x)               (x+0x0000014c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_RMSK                  0x0ff9ffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_SHFT                           0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_VCO_RESET_EN_BMSK 0x08000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_VCO_RESET_EN_SHFT       0x1b
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_VCO_RESET_EN_CDC_VCO_IS_BEING_RESET_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK        0x04000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT              0x1a

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK 0x02000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT       0x19

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK 0x01000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT       0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK 0x00800000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT       0x17

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK     0x00400000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT           0x16

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK          0x00200000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                0x15

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK       0x00100000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT             0x14

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK 0x00080000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT       0x13

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK    0x00010000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT          0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK    0x00008000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT           0xf

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK      0x00004000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT             0xe

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK      0x00002000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT             0xd

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK      0x00001000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT             0xc

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK         0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                0xb

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK        0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT               0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK        0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT               0x9

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK  0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT         0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK 0x00000080
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT        0x7

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK    0x00000040
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT           0x6

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK          0x00000020
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                 0x5

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK 0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT        0x4

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK        0x0000000e
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT               0x1

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK 0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT        0x0

//// Register DDRPHY_DQ_LP_CDC_OSC_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_ADDR(x)              (x+0x00000150)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_PHYS(x)              (x+0x00000150)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_RMSK                 0x003f0fff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_SHFT                          0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_OUT(x, val)          \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_EN_BMSK 0x00300000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_EN_SHFT       0x14
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_EN_RESERVED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_EN_WR90_LP_CDC_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_EN_RD90_LP_CDC_FVAL       0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_EN_RD180_LP_CDC_FVAL       0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_DIV_BMSK 0x000c0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_DIV_SHFT       0x12
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_DIV_NO_DIVIDER_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_DIV_DIV2_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_DIV_DIV3_FVAL       0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_DIV_DIV4_FVAL       0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_SEL_BMSK 0x00030000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_SEL_SHFT       0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_SEL_RESERVED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_SEL_WR90_LP_CDC_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_SEL_RD90_LP_CDC_FVAL       0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM1_LP_CDC_OSC_SEL_RD180_LP_CDC_FVAL       0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_START_BMSK 0x00000800
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_START_SHFT        0xb
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_START_NO_OP_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_START_START_THE_REFERENCE_COUNTER_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_VALUE_BMSK 0x000007c0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_LP_CDC_REF_CNTR_VALUE_SHFT        0x6

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_BMSK 0x00000030
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_SHFT        0x4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_RESERVED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_WR90_LP_CDC_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_RD90_LP_CDC_FVAL       0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_EN_RD180_LP_CDC_FVAL       0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_BMSK 0x0000000c
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_SHFT        0x2
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_NO_DIVIDER_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_DIV2_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_DIV3_FVAL       0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_DIV_DIV4_FVAL       0x3u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_BMSK 0x00000003
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_SHFT        0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_RESERVED_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_WR90_LP_CDC_FVAL       0x1u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_RD90_LP_CDC_FVAL       0x2u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_CFG_CM0_LP_CDC_OSC_SEL_RD180_LP_CDC_FVAL       0x3u

//// Register DDRPHY_DQ_LP_CDC_OSC_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_ADDR(x)           (x+0x00000154)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_PHYS(x)           (x+0x00000154)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_RMSK              0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_SHFT                       0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_IN(x)             \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_INM(x, mask)      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_OUT(x, val)       \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_CM1_LP_CDC_OSC_COUNT_BMSK 0xffff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_CM1_LP_CDC_OSC_COUNT_SHFT       0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_CM0_LP_CDC_OSC_COUNT_BMSK 0x0000ffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_LP_CDC_OSC_STATUS_CM0_LP_CDC_OSC_COUNT_SHFT        0x0

//// Register DDRPHY_DQ_MISR_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_ADDR(x)                    (x+0x00000160)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_PHYS(x)                    (x+0x00000160)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_RMSK                       0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK            0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                   0x0

//// Register DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_ADDR(x)      (x+0x00000168)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_PHYS(x)      (x+0x00000168)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_RMSK         0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_SHFT                  0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_IN(x)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_OUT(x, val)  \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_SIGNATURE_BMSK 0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_EVEN_STATUS_SIGNATURE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE0_MISR_ODD_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_ADDR(x)       (x+0x0000016c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_PHYS(x)       (x+0x0000016c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_RMSK          0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_SHFT                   0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_SIGNATURE_BMSK 0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE0_MISR_ODD_STATUS_SIGNATURE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_ADDR(x)      (x+0x00000170)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_PHYS(x)      (x+0x00000170)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_RMSK         0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_SHFT                  0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_IN(x)        \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_INM(x, mask) \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_OUT(x, val)  \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_SIGNATURE_BMSK 0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_EVEN_STATUS_SIGNATURE_SHFT        0x0

//// Register DDRPHY_DQ_BYTE1_MISR_ODD_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_ADDR(x)       (x+0x00000174)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_PHYS(x)       (x+0x00000174)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_RMSK          0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_SHFT                   0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_SIGNATURE_BMSK 0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_BYTE1_MISR_ODD_STATUS_SIGNATURE_SHFT        0x0

//// Register DDRPHY_DQ_CSD_RX_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_ADDR(x)               (x+0x0000017c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_PHYS(x)               (x+0x0000017c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_RMSK                  0xffffffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_SHFT                           0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_OUT(x, val)           \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_RX1_CSD_STATUS_BMSK   0xffff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_RX1_CSD_STATUS_SHFT         0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_RX0_CSD_STATUS_BMSK   0x0000ffff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_CSD_RX_STATUS_RX0_CSD_STATUS_SHFT          0x0

//// Register DDRPHY_DQ_SITE0_CSD_RX_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_ADDR(x)            (x+0x00000180)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_PHYS(x)            (x+0x00000180)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_RMSK               0xffff07ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_SHFT                        0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_USER_BMSK   0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_USER_SHFT         0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_TEST_BMSK   0x00ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_TEST_SHFT         0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_DCC_MSK_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_DCC_MSK_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_BYPASS_BMSK 0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_BYPASS_SHFT        0x9

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_ANA_PU_BMSK 0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_ANA_PU_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_CONFIG_BMSK 0x000000ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE0_CSD_RX_CFG_CSD_RX_CONFIG_SHFT        0x0

//// Register DDRPHY_DQ_SITE1_CSD_RX_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_ADDR(x)            (x+0x00000184)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_PHYS(x)            (x+0x00000184)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_RMSK               0xffff07ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_SHFT                        0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_USER_BMSK   0xff000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_USER_SHFT         0x18

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_TEST_BMSK   0x00ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_TEST_SHFT         0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_DCC_MSK_BMSK 0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_DCC_MSK_SHFT        0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_BYPASS_BMSK 0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_BYPASS_SHFT        0x9

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_ANA_PU_BMSK 0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_ANA_PU_SHFT        0x8

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_CONFIG_BMSK 0x000000ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE1_CSD_RX_CFG_CSD_RX_CONFIG_SHFT        0x0

//// Register DDRPHY_DQ_SITE_CK_DP_CFG ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_ADDR(x)              (x+0x00000188)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_PHYS(x)              (x+0x00000188)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_RMSK                 0x0013333f
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_SHFT                          0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_OUT(x, val)          \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_SWITCH_DONE_OVRD_BMSK 0x00100000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_SWITCH_DONE_OVRD_SHFT       0x14
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_SWITCH_DONE_OVRD_OVERRIDES_SITE_CK_S_INTERNAL_LOGIC_AND_SETS_CLK_SWITCH_DONE_TO_FPM_TO_1_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE1_CK_MC_RST_BMSK 0x00020000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE1_CK_MC_RST_SHFT       0x11
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE1_CK_MC_RST_DEFAULT_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE1_CK_MC_RST_RESET_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_RST_BMSK 0x00010000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_RST_SHFT       0x10
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_RST_DEFAULT_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_RST_RESET_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE1_CK_MC_EN_BMSK 0x00002000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE1_CK_MC_EN_SHFT        0xd
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE1_CK_MC_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_EN_BMSK 0x00001000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_EN_SHFT        0xc
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CDIV_SITE0_CK_MC_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE1_DP_DDR_EN_BMSK 0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE1_DP_DDR_EN_SHFT        0x9
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE1_DP_DDR_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_DDR_EN_BMSK 0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_DDR_EN_SHFT        0x8
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_DDR_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE1_DP_MC_EN_BMSK 0x00000020
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE1_DP_MC_EN_SHFT        0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE1_DP_MC_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_MC_EN_BMSK 0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_MC_EN_SHFT        0x4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_CGC_SITE0_DP_MC_EN_FORCE_CLOCK_ENABLE_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_RX_CLK_CTL_VAL_BMSK  0x00000008
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_RX_CLK_CTL_VAL_SHFT         0x3

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_RX_CLK_CTL_EN_BMSK   0x00000004
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_RX_CLK_CTL_EN_SHFT          0x2

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_MODE_STATIC_BMSK 0x00000002
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_MODE_STATIC_SHFT        0x1
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_MODE_STATIC_CONTROLLED_BY_MC_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_CLK_MODE_STATIC_OVERRIDE_THE_MC_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_MODE_1X_BMSK         0x00000001
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_MODE_1X_SHFT                0x0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_MODE_1X_MC_CLOCK_IS_IN_2X_ENABLE_DIVIDER_BY_2_FVAL       0x0u
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_SITE_CK_DP_CFG_MODE_1X_ENUM_1X_MODE_FVAL       0x1u

//// Register DDRPHY_DQ_RB_STATUS ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_ADDR(x)                   (x+0x00000190)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_PHYS(x)                   (x+0x00000190)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_RMSK                      0x000003f0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_SHFT                               4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_OUT(x, val)               \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_CM1_LP_CDC_OSC_IN_PROGRESS_BMSK 0x00000200
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_CM1_LP_CDC_OSC_IN_PROGRESS_SHFT        0x9
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_CM1_LP_CDC_OSC_IN_PROGRESS_LP_CDC_OSCILLATOR_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_CM0_LP_CDC_OSC_IN_PROGRESS_BMSK 0x00000100
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_CM0_LP_CDC_OSC_IN_PROGRESS_SHFT        0x8
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_CM0_LP_CDC_OSC_IN_PROGRESS_LP_CDC_OSCILLATOR_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE1_DCC_WRLVL_DCC_IN_PROGRESS_BMSK 0x00000080
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE1_DCC_WRLVL_DCC_IN_PROGRESS_SHFT        0x7
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE1_DCC_WRLVL_DCC_IN_PROGRESS_DCC_WRLVL_CONTROL_CALIBRATION_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE1_DCC_WR90_DCC_IN_PROGRESS_BMSK 0x00000040
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE1_DCC_WR90_DCC_IN_PROGRESS_SHFT        0x6
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE1_DCC_WR90_DCC_IN_PROGRESS_DCC_WR90_CONTROL_CALIBRATION_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE0_DCC_WRLVL_DCC_IN_PROGRESS_BMSK 0x00000020
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE0_DCC_WRLVL_DCC_IN_PROGRESS_SHFT        0x5
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE0_DCC_WRLVL_DCC_IN_PROGRESS_DCC_WRLVL_CONTROL_CALIBRATION_IS_IN_PROGRESS_FVAL       0x1u

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE0_DCC_WR90_DCC_IN_PROGRESS_BMSK 0x00000010
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE0_DCC_WR90_DCC_IN_PROGRESS_SHFT        0x4
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_RB_STATUS_BYTE0_DCC_WR90_DCC_IN_PROGRESS_DCC_WR90_CONTROL_CALIBRATION_IS_IN_PROGRESS_FVAL       0x1u

//// Register DDRPHY_DQ_REN_CFG0 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_ADDR(x)                    (x+0x00000194)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_PHYS(x)                    (x+0x00000194)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_RMSK                       0x77ff07ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_FPM_REN_SEL_OVRD_BMSK      0x70000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_FPM_REN_SEL_OVRD_SHFT            0x1c

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_BYTE1_REN_RESET_BMSK       0x04000000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_BYTE1_REN_RESET_SHFT             0x1a

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_BYTE1_REN_CFG_BMSK         0x03ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_BYTE1_REN_CFG_SHFT               0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_BYTE0_REN_RESET_BMSK       0x00000400
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_BYTE0_REN_RESET_SHFT              0xa

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_BYTE0_REN_CFG_BMSK         0x000003ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG0_BYTE0_REN_CFG_SHFT                0x0

//// Register DDRPHY_DQ_REN_CFG1 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_ADDR(x)                    (x+0x00000198)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_PHYS(x)                    (x+0x00000198)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_RMSK                       0x03ff03ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_BYTE1_REN_CFG_BMSK         0x03ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_BYTE1_REN_CFG_SHFT               0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_BYTE0_REN_CFG_BMSK         0x000003ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG1_BYTE0_REN_CFG_SHFT                0x0

//// Register DDRPHY_DQ_REN_CFG2 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_ADDR(x)                    (x+0x0000019c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_PHYS(x)                    (x+0x0000019c)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_RMSK                       0x03ff03ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_BYTE1_REN_CFG_BMSK         0x03ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_BYTE1_REN_CFG_SHFT               0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_BYTE0_REN_CFG_BMSK         0x000003ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG2_BYTE0_REN_CFG_SHFT                0x0

//// Register DDRPHY_DQ_REN_CFG3 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_ADDR(x)                    (x+0x000001a0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_PHYS(x)                    (x+0x000001a0)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_RMSK                       0x03ff03ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_BYTE1_REN_CFG_BMSK         0x03ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_BYTE1_REN_CFG_SHFT               0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_BYTE0_REN_CFG_BMSK         0x000003ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG3_BYTE0_REN_CFG_SHFT                0x0

//// Register DDRPHY_DQ_REN_CFG4 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_ADDR(x)                    (x+0x000001a4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_PHYS(x)                    (x+0x000001a4)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_RMSK                       0x03ff03ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_BYTE1_REN_CFG_BMSK         0x03ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_BYTE1_REN_CFG_SHFT               0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_BYTE0_REN_CFG_BMSK         0x000003ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG4_BYTE0_REN_CFG_SHFT                0x0

//// Register DDRPHY_DQ_REN_CFG5 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_ADDR(x)                    (x+0x000001a8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_PHYS(x)                    (x+0x000001a8)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_RMSK                       0x03ff03ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_BYTE1_REN_CFG_BMSK         0x03ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_BYTE1_REN_CFG_SHFT               0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_BYTE0_REN_CFG_BMSK         0x000003ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG5_BYTE0_REN_CFG_SHFT                0x0

//// Register DDRPHY_DQ_REN_CFG6 ////

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_ADDR(x)                    (x+0x000001ac)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_PHYS(x)                    (x+0x000001ac)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_RMSK                       0x03ff03ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_SHFT                                0
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_IN(x)                      \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_ADDR(x), HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_RMSK)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_INM(x, mask)               \
	in_dword_masked ( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_ADDR(x), mask) 
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_OUT(x, val)                \
	out_dword( HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_ADDR(x), val)
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_ADDR(x), mask, val, HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_BYTE1_REN_CFG_BMSK         0x03ff0000
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_BYTE1_REN_CFG_SHFT               0x10

#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_BYTE0_REN_CFG_BMSK         0x000003ff
#define HWIO_DDRPHY_DQ_DDRPHY_DQ_REN_CFG6_BYTE0_REN_CFG_SHFT                0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDRSS
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block EBI1_PHY_CFG
///////////////////////////////////////////////////////////////////////////////////////////////


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block SCMO_CFG
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register COMPONENT_INFO ////

#define HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x)                         (x+0x00000000)
#define HWIO_SCMO_CFG_COMPONENT_INFO_PHYS(x)                         (x+0x00000000)
#define HWIO_SCMO_CFG_COMPONENT_INFO_RMSK                            0x00ffffff
#define HWIO_SCMO_CFG_COMPONENT_INFO_SHFT                                     0
#define HWIO_SCMO_CFG_COMPONENT_INFO_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x), HWIO_SCMO_CFG_COMPONENT_INFO_RMSK)
#define HWIO_SCMO_CFG_COMPONENT_INFO_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x), mask) 
#define HWIO_SCMO_CFG_COMPONENT_INFO_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x), val)
#define HWIO_SCMO_CFG_COMPONENT_INFO_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_COMPONENT_INFO_ADDR(x), mask, val, HWIO_SCMO_CFG_COMPONENT_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_COMPONENT_INFO_INSTANCE_BMSK                   0x00ff0000
#define HWIO_SCMO_CFG_COMPONENT_INFO_INSTANCE_SHFT                         0x10

#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_BMSK                   0x0000ff00
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_SHFT                          0x8
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_RESERVED_FVAL                0x0u
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_SLAVE_WAY_FVAL               0x1u
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_XPU_FVAL                     0x2u
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_ARBITER_FVAL                 0x3u
#define HWIO_SCMO_CFG_COMPONENT_INFO_SUB_TYPE_SCMO_FVAL                    0x4u

#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_BMSK                       0x000000ff
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_SHFT                              0x0
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_RESERVED_FVAL                    0x0u
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_GLOBAL_FVAL                      0x1u
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_MASTER_PORT_FVAL                 0x2u
#define HWIO_SCMO_CFG_COMPONENT_INFO_TYPE_SLAVE_WAY_FVAL                   0x3u

//// Register HW_INFO ////

#define HWIO_SCMO_CFG_HW_INFO_ADDR(x)                                (x+0x00000010)
#define HWIO_SCMO_CFG_HW_INFO_PHYS(x)                                (x+0x00000010)
#define HWIO_SCMO_CFG_HW_INFO_RMSK                                   0xffffffff
#define HWIO_SCMO_CFG_HW_INFO_SHFT                                            0
#define HWIO_SCMO_CFG_HW_INFO_IN(x)                                  \
	in_dword_masked ( HWIO_SCMO_CFG_HW_INFO_ADDR(x), HWIO_SCMO_CFG_HW_INFO_RMSK)
#define HWIO_SCMO_CFG_HW_INFO_INM(x, mask)                           \
	in_dword_masked ( HWIO_SCMO_CFG_HW_INFO_ADDR(x), mask) 
#define HWIO_SCMO_CFG_HW_INFO_OUT(x, val)                            \
	out_dword( HWIO_SCMO_CFG_HW_INFO_ADDR(x), val)
#define HWIO_SCMO_CFG_HW_INFO_OUTM(x, mask, val)                     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_HW_INFO_ADDR(x), mask, val, HWIO_SCMO_CFG_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_HW_INFO_MAJOR_BMSK                             0xff000000
#define HWIO_SCMO_CFG_HW_INFO_MAJOR_SHFT                                   0x18

#define HWIO_SCMO_CFG_HW_INFO_BRANCH_BMSK                            0x00ff0000
#define HWIO_SCMO_CFG_HW_INFO_BRANCH_SHFT                                  0x10

#define HWIO_SCMO_CFG_HW_INFO_MINOR_BMSK                             0x0000ff00
#define HWIO_SCMO_CFG_HW_INFO_MINOR_SHFT                                    0x8

#define HWIO_SCMO_CFG_HW_INFO_ECO_BMSK                               0x000000ff
#define HWIO_SCMO_CFG_HW_INFO_ECO_SHFT                                      0x0

//// Register CONFIGURATION_INFO_0 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x)                   (x+0x00000020)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_PHYS(x)                   (x+0x00000020)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_RMSK                      0xffffffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_0_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_0_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_DATA_WIDTH_BMSK           0xffff0000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_DATA_WIDTH_SHFT                 0x10

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_TID_WIDTH_BMSK            0x0000ff00
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_TID_WIDTH_SHFT                   0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_MID_WIDTH_BMSK            0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_0_MID_WIDTH_SHFT                   0x0

//// Register CONFIGURATION_INFO_1 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x)                   (x+0x00000030)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_PHYS(x)                   (x+0x00000030)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_RMSK                      0xffffffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_1_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_1_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK   0xffffffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT          0x0

//// Register CONFIGURATION_INFO_2 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x)                   (x+0x00000040)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_PHYS(x)                   (x+0x00000040)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_RMSK                      0x00ff00ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_2_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_2_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_NUM_GLOBAL_MONS_BMSK      0x00ff0000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_NUM_GLOBAL_MONS_SHFT            0x10

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_VMID_WIDTH_BMSK           0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_2_VMID_WIDTH_SHFT                  0x0

//// Register CONFIGURATION_INFO_3 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x)                   (x+0x00000050)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_PHYS(x)                   (x+0x00000050)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RMSK                      0xffffffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_3_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RCH0_CTRL_DEPTH_BMSK      0xff000000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RCH0_CTRL_DEPTH_SHFT            0x18

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RCH0_DEPTH_BMSK           0x00ff0000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_RCH0_DEPTH_SHFT                 0x10

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_BCH_DEPTH_BMSK            0x0000ff00
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_BCH_DEPTH_SHFT                   0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_WCH_DEPTH_BMSK            0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_3_WCH_DEPTH_SHFT                   0x0

//// Register CONFIGURATION_INFO_4 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x)                   (x+0x00000060)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_PHYS(x)                   (x+0x00000060)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RMSK                      0x0000ffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_4_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RCH1_CTRL_DEPTH_BMSK      0x0000ff00
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RCH1_CTRL_DEPTH_SHFT             0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RCH1_DEPTH_BMSK           0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_4_RCH1_DEPTH_SHFT                  0x0

//// Register CONFIGURATION_INFO_5 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x)                   (x+0x00000070)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_PHYS(x)                   (x+0x00000070)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_RMSK                      0x0000ffff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_5_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_5_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_DPE_CQ_DEPTH_BMSK         0x0000ff00
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_DPE_CQ_DEPTH_SHFT                0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_DDR_BUS_WIDTH_BMSK        0x000000ff
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_5_DDR_BUS_WIDTH_SHFT               0x0

//// Register CONFIGURATION_INFO_6 ////

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x)                   (x+0x00000080)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_PHYS(x)                   (x+0x00000080)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_RMSK                      0x00001111
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_SHFT                               0
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_IN(x)                     \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x), HWIO_SCMO_CFG_CONFIGURATION_INFO_6_RMSK)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_INM(x, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_OUT(x, val)               \
	out_dword( HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x), val)
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR(x), mask, val, HWIO_SCMO_CFG_CONFIGURATION_INFO_6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_WBUFC_PIPE_BMSK           0x00001000
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_WBUFC_PIPE_SHFT                  0xc

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_RDOPT_PIPE_BMSK           0x00000100
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_RDOPT_PIPE_SHFT                  0x8

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ACHAN_INTF_PIPE_BMSK      0x00000010
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ACHAN_INTF_PIPE_SHFT             0x4

#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR_DECODE_HT_BMSK       0x00000001
#define HWIO_SCMO_CFG_CONFIGURATION_INFO_6_ADDR_DECODE_HT_SHFT              0x0

//// Register INTERRUPT_STATUS ////

#define HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x)                       (x+0x00000100)
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_PHYS(x)                       (x+0x00000100)
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_RMSK                          0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_SHFT                                   0
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x), HWIO_SCMO_CFG_INTERRUPT_STATUS_RMSK)
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_OUT(x, val)                   \
	out_dword( HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_INTERRUPT_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_INTERRUPT_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_INTERRUPT_STATUS_ERR_OCCURRED_BMSK             0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_STATUS_ERR_OCCURRED_SHFT                    0x0

//// Register INTERRUPT_CLEAR ////

#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x)                        (x+0x00000108)
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_PHYS(x)                        (x+0x00000108)
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_RMSK                           0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_SHFT                                    0
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_IN(x)                          \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x), HWIO_SCMO_CFG_INTERRUPT_CLEAR_RMSK)
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_INM(x, mask)                   \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x), mask) 
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_OUT(x, val)                    \
	out_dword( HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x), val)
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_INTERRUPT_CLEAR_ADDR(x), mask, val, HWIO_SCMO_CFG_INTERRUPT_CLEAR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_IRQ_CLR_BMSK                   0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_CLEAR_IRQ_CLR_SHFT                          0x0

//// Register INTERRUPT_ENABLE ////

#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x)                       (x+0x0000010c)
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_PHYS(x)                       (x+0x0000010c)
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_RMSK                          0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_SHFT                                   0
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_IN(x)                         \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x), HWIO_SCMO_CFG_INTERRUPT_ENABLE_RMSK)
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_INM(x, mask)                  \
	in_dword_masked ( HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x), mask) 
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_OUT(x, val)                   \
	out_dword( HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x), val)
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_INTERRUPT_ENABLE_ADDR(x), mask, val, HWIO_SCMO_CFG_INTERRUPT_ENABLE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_IRQ_EN_BMSK                   0x00000001
#define HWIO_SCMO_CFG_INTERRUPT_ENABLE_IRQ_EN_SHFT                          0x0

//// Register ESYN_ADDR ////

#define HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x)                              (x+0x00000120)
#define HWIO_SCMO_CFG_ESYN_ADDR_PHYS(x)                              (x+0x00000120)
#define HWIO_SCMO_CFG_ESYN_ADDR_RMSK                                 0xffffffff
#define HWIO_SCMO_CFG_ESYN_ADDR_SHFT                                          0
#define HWIO_SCMO_CFG_ESYN_ADDR_IN(x)                                \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x), HWIO_SCMO_CFG_ESYN_ADDR_RMSK)
#define HWIO_SCMO_CFG_ESYN_ADDR_INM(x, mask)                         \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_ADDR_OUT(x, val)                          \
	out_dword( HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_ADDR_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_ADDR_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_ADDR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_ADDR_ERR_ADDR_L_BMSK                      0xffffffff
#define HWIO_SCMO_CFG_ESYN_ADDR_ERR_ADDR_L_SHFT                             0x0

//// Register ESYN_APACKET_0 ////

#define HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x)                         (x+0x00000128)
#define HWIO_SCMO_CFG_ESYN_APACKET_0_PHYS(x)                         (x+0x00000128)
#define HWIO_SCMO_CFG_ESYN_APACKET_0_RMSK                            0xffffffff
#define HWIO_SCMO_CFG_ESYN_APACKET_0_SHFT                                     0
#define HWIO_SCMO_CFG_ESYN_APACKET_0_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x), HWIO_SCMO_CFG_ESYN_APACKET_0_RMSK)
#define HWIO_SCMO_CFG_ESYN_APACKET_0_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_APACKET_0_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_APACKET_0_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_APACKET_0_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_APACKET_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_APACKET_0_ERR_ATID_BMSK                   0xffff0000
#define HWIO_SCMO_CFG_ESYN_APACKET_0_ERR_ATID_SHFT                         0x10

#define HWIO_SCMO_CFG_ESYN_APACKET_0_ERR_AMID_BMSK                   0x0000ffff
#define HWIO_SCMO_CFG_ESYN_APACKET_0_ERR_AMID_SHFT                          0x0

//// Register ESYN_APACKET_1 ////

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x)                         (x+0x0000012c)
#define HWIO_SCMO_CFG_ESYN_APACKET_1_PHYS(x)                         (x+0x0000012c)
#define HWIO_SCMO_CFG_ESYN_APACKET_1_RMSK                            0x010ff117
#define HWIO_SCMO_CFG_ESYN_APACKET_1_SHFT                                     0
#define HWIO_SCMO_CFG_ESYN_APACKET_1_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x), HWIO_SCMO_CFG_ESYN_APACKET_1_RMSK)
#define HWIO_SCMO_CFG_ESYN_APACKET_1_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_APACKET_1_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_APACKET_1_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_APACKET_1_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_APACKET_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_CODE_BMSK                   0x01000000
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_CODE_SHFT                         0x18
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_CODE_NO_ERROR_FVAL                0x0u
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_CODE_ADDRESS_DECODE_ERROR_FVAL       0x1u

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ALEN_BMSK                   0x000f0000
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ALEN_SHFT                         0x10

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ASIZE_BMSK                  0x0000e000
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ASIZE_SHFT                         0xd

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ABURST_BMSK                 0x00001000
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_ABURST_SHFT                        0xc

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AEXCLUSIVE_BMSK             0x00000100
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AEXCLUSIVE_SHFT                    0x8

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_APROTNS_BMSK                0x00000010
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_APROTNS_SHFT                       0x4

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AOOORD_BMSK                 0x00000004
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AOOORD_SHFT                        0x2

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AOOOWR_BMSK                 0x00000002
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AOOOWR_SHFT                        0x1

#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AWRITE_BMSK                 0x00000001
#define HWIO_SCMO_CFG_ESYN_APACKET_1_ERR_AWRITE_SHFT                        0x0

//// Register ESYN_APACKET_2 ////

#define HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x)                         (x+0x00000130)
#define HWIO_SCMO_CFG_ESYN_APACKET_2_PHYS(x)                         (x+0x00000130)
#define HWIO_SCMO_CFG_ESYN_APACKET_2_RMSK                            0x0000001f
#define HWIO_SCMO_CFG_ESYN_APACKET_2_SHFT                                     0
#define HWIO_SCMO_CFG_ESYN_APACKET_2_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x), HWIO_SCMO_CFG_ESYN_APACKET_2_RMSK)
#define HWIO_SCMO_CFG_ESYN_APACKET_2_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x), mask) 
#define HWIO_SCMO_CFG_ESYN_APACKET_2_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x), val)
#define HWIO_SCMO_CFG_ESYN_APACKET_2_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ESYN_APACKET_2_ADDR(x), mask, val, HWIO_SCMO_CFG_ESYN_APACKET_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ESYN_APACKET_2_ERR_AVMID_BMSK                  0x0000001f
#define HWIO_SCMO_CFG_ESYN_APACKET_2_ERR_AVMID_SHFT                         0x0

//// Register CLOCK_CTRL ////

#define HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x)                             (x+0x00000200)
#define HWIO_SCMO_CFG_CLOCK_CTRL_PHYS(x)                             (x+0x00000200)
#define HWIO_SCMO_CFG_CLOCK_CTRL_RMSK                                0xfff11111
#define HWIO_SCMO_CFG_CLOCK_CTRL_SHFT                                         0
#define HWIO_SCMO_CFG_CLOCK_CTRL_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x), HWIO_SCMO_CFG_CLOCK_CTRL_RMSK)
#define HWIO_SCMO_CFG_CLOCK_CTRL_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CLOCK_CTRL_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x), val)
#define HWIO_SCMO_CFG_CLOCK_CTRL_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CLOCK_CTRL_ADDR(x), mask, val, HWIO_SCMO_CFG_CLOCK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CLOCK_CTRL_RFU_31_21_BMSK                      0xffe00000
#define HWIO_SCMO_CFG_CLOCK_CTRL_RFU_31_21_SHFT                            0x15

#define HWIO_SCMO_CFG_CLOCK_CTRL_CFG_WR_CORE_CG_EN_BMSK              0x00100000
#define HWIO_SCMO_CFG_CLOCK_CTRL_CFG_WR_CORE_CG_EN_SHFT                    0x14

#define HWIO_SCMO_CFG_CLOCK_CTRL_PEN_CMD_CG_EN_BMSK                  0x00010000
#define HWIO_SCMO_CFG_CLOCK_CTRL_PEN_CMD_CG_EN_SHFT                        0x10

#define HWIO_SCMO_CFG_CLOCK_CTRL_RCH_CG_EN_BMSK                      0x00001000
#define HWIO_SCMO_CFG_CLOCK_CTRL_RCH_CG_EN_SHFT                             0xc

#define HWIO_SCMO_CFG_CLOCK_CTRL_FLUSH_CG_EN_BMSK                    0x00000100
#define HWIO_SCMO_CFG_CLOCK_CTRL_FLUSH_CG_EN_SHFT                           0x8

#define HWIO_SCMO_CFG_CLOCK_CTRL_WCH_CG_EN_BMSK                      0x00000010
#define HWIO_SCMO_CFG_CLOCK_CTRL_WCH_CG_EN_SHFT                             0x4

#define HWIO_SCMO_CFG_CLOCK_CTRL_ACH_CG_EN_BMSK                      0x00000001
#define HWIO_SCMO_CFG_CLOCK_CTRL_ACH_CG_EN_SHFT                             0x0

//// Register SLV_INTERLEAVE_CFG ////

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x)                     (x+0x00000400)
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_PHYS(x)                     (x+0x00000400)
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RMSK                        0x000003ff
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_SHFT                                 0
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_IN(x)                       \
	in_dword_masked ( HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x), HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RMSK)
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_OUT(x, val)                 \
	out_dword( HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_BMSK        0x00000300
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_SHFT               0x8
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_DISABLE_FVAL       0x0u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_RANK_INTLV_1K_FVAL       0x1u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_RANK_INTLV_2K_FVAL       0x2u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RANK_INTERLEAVE_RANK_INTLV_4K_FVAL       0x3u

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RFU_7_5_BMSK                0x000000e0
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RFU_7_5_SHFT                       0x5

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_BMSK         0x00000010
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_SHFT                0x4
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_DISABLED_FVAL       0x0u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_INT_1K_FVAL        0x1u

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RFU_3_1_BMSK                0x0000000e
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_RFU_3_1_SHFT                       0x1

#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_BMSK         0x00000001
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_SHFT                0x0
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_DISABLED_FVAL       0x0u
#define HWIO_SCMO_CFG_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_INT_1K_FVAL        0x1u

//// Register ADDR_BASE_CSN ////

#define HWIO_SCMO_CFG_ADDR_BASE_CSN_ADDR(base, n)                    (base+0x410+0x4*n)
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_PHYS(base, n)                    (base+0x410+0x4*n)
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_RMSK                             0x0000ffff
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_SHFT                                      0
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_MAXn                                      1
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_INI(base, n)                     \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_BASE_CSN_ADDR(base, n), HWIO_SCMO_CFG_ADDR_BASE_CSN_RMSK)
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_INMI(base, n, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_BASE_CSN_ADDR(base, n), mask) 
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_OUTI(base, n, val)               \
	out_dword( HWIO_SCMO_CFG_ADDR_BASE_CSN_ADDR(base, n), val)
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_OUTMI(base, n, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ADDR_BASE_CSN_ADDR(base, n), mask, val, HWIO_SCMO_CFG_ADDR_BASE_CSN_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ADDR_BASE_CSN_RFU_15_10_BMSK                   0x0000fc00
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_RFU_15_10_SHFT                          0xa

#define HWIO_SCMO_CFG_ADDR_BASE_CSN_ADDR_BASE_BMSK                   0x000003fc
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_ADDR_BASE_SHFT                          0x2

#define HWIO_SCMO_CFG_ADDR_BASE_CSN_RFU_1_0_BMSK                     0x00000003
#define HWIO_SCMO_CFG_ADDR_BASE_CSN_RFU_1_0_SHFT                            0x0

//// Register ADDR_MAP_CSN ////

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR(base, n)                     (base+0x420+0x4*n)
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_PHYS(base, n)                     (base+0x420+0x4*n)
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RMSK                              0x0000ffff
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_SHFT                                       0
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_MAXn                                       1
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_INI(base, n)                      \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR(base, n), HWIO_SCMO_CFG_ADDR_MAP_CSN_RMSK)
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_INMI(base, n, mask)               \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR(base, n), mask) 
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_OUTI(base, n, val)                \
	out_dword( HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR(base, n), val)
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_OUTMI(base, n, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR(base, n), mask, val, HWIO_SCMO_CFG_ADDR_MAP_CSN_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RANK_EN_BMSK                      0x00008000
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RANK_EN_SHFT                             0xf
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RANK_EN_RANK_NOT_PRESENT_FVAL           0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RANK_EN_RANK_IS_PRESENT_FVAL            0x1u

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RFU_14_13_BMSK                    0x00006000
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RFU_14_13_SHFT                           0xd

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR_MODE_BMSK                    0x00001000
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR_MODE_SHFT                           0xc
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR_MODE_RKRBC_FVAL                    0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ADDR_MODE_RKBRC_FVAL                    0x1u

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RFU_11_9_BMSK                     0x00000e00
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RFU_11_9_SHFT                            0x9

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_BANK_SIZE_BMSK                    0x00000100
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_BANK_SIZE_SHFT                           0x8
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_BANK_SIZE_BANKS_4_FVAL                  0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_BANK_SIZE_BANKS_8_FVAL                  0x1u

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RFU_7_6_BMSK                      0x000000c0
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RFU_7_6_SHFT                             0x6

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ROW_SIZE_BMSK                     0x00000030
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ROW_SIZE_SHFT                            0x4
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ROW_SIZE_ROWS_13_FVAL                   0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ROW_SIZE_ROWS_14_FVAL                   0x1u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ROW_SIZE_ROWS_15_FVAL                   0x2u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_ROW_SIZE_ROWS_16_FVAL                   0x3u

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RFU_3_2_BMSK                      0x0000000c
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_RFU_3_2_SHFT                             0x2

#define HWIO_SCMO_CFG_ADDR_MAP_CSN_COL_SIZE_BMSK                     0x00000003
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_COL_SIZE_SHFT                            0x0
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_COL_SIZE_COLS_8_FVAL                    0x0u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_COL_SIZE_COLS_9_FVAL                    0x1u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_COL_SIZE_COLS_10_FVAL                   0x2u
#define HWIO_SCMO_CFG_ADDR_MAP_CSN_COL_SIZE_COLS_11_FVAL                   0x3u

//// Register ADDR_MASK_CSN ////

#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR(base, n)                    (base+0x430+0x4*n)
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_PHYS(base, n)                    (base+0x430+0x4*n)
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_RMSK                             0x0000ffff
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_SHFT                                      0
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_MAXn                                      1
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_INI(base, n)                     \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR(base, n), HWIO_SCMO_CFG_ADDR_MASK_CSN_RMSK)
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_INMI(base, n, mask)              \
	in_dword_masked ( HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR(base, n), mask) 
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_OUTI(base, n, val)               \
	out_dword( HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR(base, n), val)
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_OUTMI(base, n, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR(base, n), mask, val, HWIO_SCMO_CFG_ADDR_MASK_CSN_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_ADDR_MASK_CSN_RFU_15_10_BMSK                   0x0000fc00
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_RFU_15_10_SHFT                          0xa

#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_BMSK                   0x000003fc
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_SHFT                          0x2
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_RESERVED_FVAL                0x0u
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_DENSITY_8GB_FVAL            0x80u
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_DENSITY_4GB_FVAL            0xc0u
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_DENSITY_2GB_FVAL            0xe0u
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_DENSITY_1GB_FVAL            0xf0u
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_DENSITY_512MB_FVAL          0xf8u
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_DENSITY_256MB_FVAL          0xfcu
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_DENSITY_128MB_FVAL          0xfeu
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_ADDR_MASK_DENSITY_64MB_FVAL           0xffu

#define HWIO_SCMO_CFG_ADDR_MASK_CSN_RFU_1_0_BMSK                     0x00000003
#define HWIO_SCMO_CFG_ADDR_MASK_CSN_RFU_1_0_SHFT                            0x0

//// Register SLV_STATUS ////

#define HWIO_SCMO_CFG_SLV_STATUS_ADDR(x)                             (x+0x00000450)
#define HWIO_SCMO_CFG_SLV_STATUS_PHYS(x)                             (x+0x00000450)
#define HWIO_SCMO_CFG_SLV_STATUS_RMSK                                0x00ffff31
#define HWIO_SCMO_CFG_SLV_STATUS_SHFT                                         0
#define HWIO_SCMO_CFG_SLV_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_SLV_STATUS_ADDR(x), HWIO_SCMO_CFG_SLV_STATUS_RMSK)
#define HWIO_SCMO_CFG_SLV_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_SLV_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_SLV_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_SLV_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_SLV_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_SLV_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_SLV_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_SLV_STATUS_GLOBAL_MONS_IN_USE_BMSK             0x00ffff00
#define HWIO_SCMO_CFG_SLV_STATUS_GLOBAL_MONS_IN_USE_SHFT                    0x8

#define HWIO_SCMO_CFG_SLV_STATUS_RANK_IDLE_BMSK                      0x00000030
#define HWIO_SCMO_CFG_SLV_STATUS_RANK_IDLE_SHFT                             0x4

#define HWIO_SCMO_CFG_SLV_STATUS_SLAVE_IDLE_BMSK                     0x00000001
#define HWIO_SCMO_CFG_SLV_STATUS_SLAVE_IDLE_SHFT                            0x0

//// Register GLOBAL_MON_CFG ////

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x)                         (x+0x00000460)
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_PHYS(x)                         (x+0x00000460)
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_RMSK                            0x0000001f
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_SHFT                                     0
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x), HWIO_SCMO_CFG_GLOBAL_MON_CFG_RMSK)
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_GLOBAL_MON_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_GLOBAL_MON_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_BMSK            0x00000010
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_SHFT                   0x4
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_GRANULARITY_64_BIT_FVAL       0x0u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXCMD_ADDR_GRAN_GRANULARITY_128_BIT_FVAL       0x1u

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_RFU_3_2_BMSK                    0x0000000c
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_RFU_3_2_SHFT                           0x2

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_CLR_EXMON_EN_BMSK               0x00000002
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_CLR_EXMON_EN_SHFT                      0x1
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_CLR_EXMON_EN_DISABLE_FVAL             0x0u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_CLR_EXMON_EN_ENABLE_FVAL              0x1u

#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXRD_RESP_BMSK                  0x00000001
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXRD_RESP_SHFT                         0x0
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXRD_RESP_EXOKAY_OR_OKAY_FVAL         0x0u
#define HWIO_SCMO_CFG_GLOBAL_MON_CFG_EXRD_RESP_EXOKAY_ONLY_FVAL            0x1u

//// Register CMD_BUF_CFG ////

#define HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x)                            (x+0x00000500)
#define HWIO_SCMO_CFG_CMD_BUF_CFG_PHYS(x)                            (x+0x00000500)
#define HWIO_SCMO_CFG_CMD_BUF_CFG_RMSK                               0x00000f1f
#define HWIO_SCMO_CFG_CMD_BUF_CFG_SHFT                                        0
#define HWIO_SCMO_CFG_CMD_BUF_CFG_IN(x)                              \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x), HWIO_SCMO_CFG_CMD_BUF_CFG_RMSK)
#define HWIO_SCMO_CFG_CMD_BUF_CFG_INM(x, mask)                       \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_BUF_CFG_OUT(x, val)                        \
	out_dword( HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_BUF_CFG_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_BUF_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_BUF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_BUF_CFG_RFU_11_10_BMSK                     0x00000c00
#define HWIO_SCMO_CFG_CMD_BUF_CFG_RFU_11_10_SHFT                            0xa

#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_BMSK                  0x00000300
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_SHFT                         0x8
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_REORDERING_FVAL             0x0u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_IN_ORDER_PER_MASTER_FVAL       0x1u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_IN_ORDER_GLOBALLY_FVAL       0x2u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_CMD_ORDERING_RESERVED_FVAL               0x3u

#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_BMSK           0x00000010
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_SHFT                  0x4
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_PRIORITY3_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_PRIORITY3_AND_2_FVAL       0x1u

#define HWIO_SCMO_CFG_CMD_BUF_CFG_RFU_3_BMSK                         0x00000008
#define HWIO_SCMO_CFG_CMD_BUF_CFG_RFU_3_SHFT                                0x3

#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BMSK                0x00000007
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_SHFT                       0x0
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_0_FVAL            0x0u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_2_FVAL            0x1u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_3_FVAL            0x2u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_4_FVAL            0x3u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_5_FVAL            0x4u
#define HWIO_SCMO_CFG_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BUFFERS_6_FVAL            0x5u

//// Register CMD_BUF_STATUS ////

#define HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x)                         (x+0x00000520)
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_PHYS(x)                         (x+0x00000520)
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_RMSK                            0x000000ff
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_SHFT                                     0
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x), HWIO_SCMO_CFG_CMD_BUF_STATUS_RMSK)
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_OUT(x, val)                     \
	out_dword( HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_BUF_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_BUF_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_BUF_STATUS_HP_CMD_BUF_ENTRIES_IN_USE_BMSK  0x000000f0
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_HP_CMD_BUF_ENTRIES_IN_USE_SHFT         0x4

#define HWIO_SCMO_CFG_CMD_BUF_STATUS_LP_CMD_BUF_ENTRIES_IN_USE_BMSK  0x0000000f
#define HWIO_SCMO_CFG_CMD_BUF_STATUS_LP_CMD_BUF_ENTRIES_IN_USE_SHFT         0x0

//// Register RCH_SELECT ////

#define HWIO_SCMO_CFG_RCH_SELECT_ADDR(x)                             (x+0x00000540)
#define HWIO_SCMO_CFG_RCH_SELECT_PHYS(x)                             (x+0x00000540)
#define HWIO_SCMO_CFG_RCH_SELECT_RMSK                                0xffffffff
#define HWIO_SCMO_CFG_RCH_SELECT_SHFT                                         0
#define HWIO_SCMO_CFG_RCH_SELECT_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_SELECT_ADDR(x), HWIO_SCMO_CFG_RCH_SELECT_RMSK)
#define HWIO_SCMO_CFG_RCH_SELECT_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_SELECT_ADDR(x), mask) 
#define HWIO_SCMO_CFG_RCH_SELECT_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_RCH_SELECT_ADDR(x), val)
#define HWIO_SCMO_CFG_RCH_SELECT_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_RCH_SELECT_ADDR(x), mask, val, HWIO_SCMO_CFG_RCH_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_RCH_SELECT_DYNAMIC_RCH_SELECT_BMSK             0xffff0000
#define HWIO_SCMO_CFG_RCH_SELECT_DYNAMIC_RCH_SELECT_SHFT                   0x10
#define HWIO_SCMO_CFG_RCH_SELECT_DYNAMIC_RCH_SELECT_DISABLE_FVAL           0x0u
#define HWIO_SCMO_CFG_RCH_SELECT_DYNAMIC_RCH_SELECT_ENABLE_FVAL            0x1u

#define HWIO_SCMO_CFG_RCH_SELECT_RCH_PORTS_BMSK                      0x0000ffff
#define HWIO_SCMO_CFG_RCH_SELECT_RCH_PORTS_SHFT                             0x0
#define HWIO_SCMO_CFG_RCH_SELECT_RCH_PORTS_RCH0_FVAL                       0x0u
#define HWIO_SCMO_CFG_RCH_SELECT_RCH_PORTS_RCH1_FVAL                       0x1u

//// Register RCH_BKPR_CFG ////

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x)                           (x+0x00000544)
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_PHYS(x)                           (x+0x00000544)
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RMSK                              0xffffffff
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_SHFT                                       0
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x), HWIO_SCMO_CFG_RCH_BKPR_CFG_RMSK)
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_RCH_BKPR_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_RCH_BKPR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH1_FIFO_BKPR_HI_TH_BMSK         0xff000000
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH1_FIFO_BKPR_HI_TH_SHFT               0x18

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH1_FIFO_BKPR_LO_TH_BMSK         0x00ff0000
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH1_FIFO_BKPR_LO_TH_SHFT               0x10

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH0_FIFO_BKPR_HI_TH_BMSK         0x0000ff00
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH0_FIFO_BKPR_HI_TH_SHFT                0x8

#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH0_FIFO_BKPR_LO_TH_BMSK         0x000000ff
#define HWIO_SCMO_CFG_RCH_BKPR_CFG_RCH0_FIFO_BKPR_LO_TH_SHFT                0x0

//// Register RCH_STATUS ////

#define HWIO_SCMO_CFG_RCH_STATUS_ADDR(x)                             (x+0x00000560)
#define HWIO_SCMO_CFG_RCH_STATUS_PHYS(x)                             (x+0x00000560)
#define HWIO_SCMO_CFG_RCH_STATUS_RMSK                                0x00033333
#define HWIO_SCMO_CFG_RCH_STATUS_SHFT                                         0
#define HWIO_SCMO_CFG_RCH_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_STATUS_ADDR(x), HWIO_SCMO_CFG_RCH_STATUS_RMSK)
#define HWIO_SCMO_CFG_RCH_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_RCH_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_RCH_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_RCH_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_RCH_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_RCH_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_RCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_RCH_STATUS_PRQ_FIFO_FULL_BMSK                  0x00020000
#define HWIO_SCMO_CFG_RCH_STATUS_PRQ_FIFO_FULL_SHFT                        0x11

#define HWIO_SCMO_CFG_RCH_STATUS_PRQ_FIFO_EMPTY_BMSK                 0x00010000
#define HWIO_SCMO_CFG_RCH_STATUS_PRQ_FIFO_EMPTY_SHFT                       0x10

#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_QUAL_FIFO_FULL_BMSK            0x00002000
#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_QUAL_FIFO_FULL_SHFT                   0xd

#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_QUAL_FIFO_EMPTY_BMSK           0x00001000
#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_QUAL_FIFO_EMPTY_SHFT                  0xc

#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_DATA_FIFO_FULL_BMSK            0x00000200
#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_DATA_FIFO_FULL_SHFT                   0x9

#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_DATA_FIFO_EMPTY_BMSK           0x00000100
#define HWIO_SCMO_CFG_RCH_STATUS_RCH1_DATA_FIFO_EMPTY_SHFT                  0x8

#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_QUAL_FIFO_FULL_BMSK            0x00000020
#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_QUAL_FIFO_FULL_SHFT                   0x5

#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_QUAL_FIFO_EMPTY_BMSK           0x00000010
#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_QUAL_FIFO_EMPTY_SHFT                  0x4

#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_DATA_FIFO_FULL_BMSK            0x00000002
#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_DATA_FIFO_FULL_SHFT                   0x1

#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_DATA_FIFO_EMPTY_BMSK           0x00000001
#define HWIO_SCMO_CFG_RCH_STATUS_RCH0_DATA_FIFO_EMPTY_SHFT                  0x0

//// Register WCH_BUF_CFG ////

#define HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x)                            (x+0x00000580)
#define HWIO_SCMO_CFG_WCH_BUF_CFG_PHYS(x)                            (x+0x00000580)
#define HWIO_SCMO_CFG_WCH_BUF_CFG_RMSK                               0x000000ff
#define HWIO_SCMO_CFG_WCH_BUF_CFG_SHFT                                        0
#define HWIO_SCMO_CFG_WCH_BUF_CFG_IN(x)                              \
	in_dword_masked ( HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x), HWIO_SCMO_CFG_WCH_BUF_CFG_RMSK)
#define HWIO_SCMO_CFG_WCH_BUF_CFG_INM(x, mask)                       \
	in_dword_masked ( HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_WCH_BUF_CFG_OUT(x, val)                        \
	out_dword( HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_WCH_BUF_CFG_OUTM(x, mask, val)                 \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_WCH_BUF_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_WCH_BUF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_WCH_BUF_CFG_RFU_7_5_BMSK                       0x000000e0
#define HWIO_SCMO_CFG_WCH_BUF_CFG_RFU_7_5_SHFT                              0x5

#define HWIO_SCMO_CFG_WCH_BUF_CFG_WRITE_BLOCK_READ_BMSK              0x00000010
#define HWIO_SCMO_CFG_WCH_BUF_CFG_WRITE_BLOCK_READ_SHFT                     0x4

#define HWIO_SCMO_CFG_WCH_BUF_CFG_RFU_3_1_BMSK                       0x0000000e
#define HWIO_SCMO_CFG_WCH_BUF_CFG_RFU_3_1_SHFT                              0x1

#define HWIO_SCMO_CFG_WCH_BUF_CFG_COALESCE_EN_BMSK                   0x00000001
#define HWIO_SCMO_CFG_WCH_BUF_CFG_COALESCE_EN_SHFT                          0x0

//// Register WCH_STATUS ////

#define HWIO_SCMO_CFG_WCH_STATUS_ADDR(x)                             (x+0x000005a0)
#define HWIO_SCMO_CFG_WCH_STATUS_PHYS(x)                             (x+0x000005a0)
#define HWIO_SCMO_CFG_WCH_STATUS_RMSK                                0x00000333
#define HWIO_SCMO_CFG_WCH_STATUS_SHFT                                         0
#define HWIO_SCMO_CFG_WCH_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_WCH_STATUS_ADDR(x), HWIO_SCMO_CFG_WCH_STATUS_RMSK)
#define HWIO_SCMO_CFG_WCH_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_WCH_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_WCH_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_WCH_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_WCH_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_WCH_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_WCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_WCH_STATUS_BRESP_FIFO_FULL_BMSK                0x00000200
#define HWIO_SCMO_CFG_WCH_STATUS_BRESP_FIFO_FULL_SHFT                       0x9

#define HWIO_SCMO_CFG_WCH_STATUS_BRESP_FIFO_EMPTY_BMSK               0x00000100
#define HWIO_SCMO_CFG_WCH_STATUS_BRESP_FIFO_EMPTY_SHFT                      0x8

#define HWIO_SCMO_CFG_WCH_STATUS_WDATA_FIFO_FULL_BMSK                0x00000020
#define HWIO_SCMO_CFG_WCH_STATUS_WDATA_FIFO_FULL_SHFT                       0x5

#define HWIO_SCMO_CFG_WCH_STATUS_WDATA_FIFO_EMPTY_BMSK               0x00000010
#define HWIO_SCMO_CFG_WCH_STATUS_WDATA_FIFO_EMPTY_SHFT                      0x4

#define HWIO_SCMO_CFG_WCH_STATUS_WBUF_FULL_BMSK                      0x00000002
#define HWIO_SCMO_CFG_WCH_STATUS_WBUF_FULL_SHFT                             0x1

#define HWIO_SCMO_CFG_WCH_STATUS_WBUF_EMPTY_BMSK                     0x00000001
#define HWIO_SCMO_CFG_WCH_STATUS_WBUF_EMPTY_SHFT                            0x0

//// Register FLUSH_CFG ////

#define HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x)                              (x+0x000005c0)
#define HWIO_SCMO_CFG_FLUSH_CFG_PHYS(x)                              (x+0x000005c0)
#define HWIO_SCMO_CFG_FLUSH_CFG_RMSK                                 0xffffffff
#define HWIO_SCMO_CFG_FLUSH_CFG_SHFT                                          0
#define HWIO_SCMO_CFG_FLUSH_CFG_IN(x)                                \
	in_dword_masked ( HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x), HWIO_SCMO_CFG_FLUSH_CFG_RMSK)
#define HWIO_SCMO_CFG_FLUSH_CFG_INM(x, mask)                         \
	in_dword_masked ( HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x), mask) 
#define HWIO_SCMO_CFG_FLUSH_CFG_OUT(x, val)                          \
	out_dword( HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x), val)
#define HWIO_SCMO_CFG_FLUSH_CFG_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FLUSH_CFG_ADDR(x), mask, val, HWIO_SCMO_CFG_FLUSH_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FLUSH_CFG_BL16_ALIGN_FLUSH_EN_BMSK             0x80000000
#define HWIO_SCMO_CFG_FLUSH_CFG_BL16_ALIGN_FLUSH_EN_SHFT                   0x1f

#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_30_29_BMSK                       0x60000000
#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_30_29_SHFT                             0x1d

#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_IN_ORDER_BMSK                  0x10000000
#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_IN_ORDER_SHFT                        0x1c

#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_27_26_BMSK                       0x0c000000
#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_27_26_SHFT                             0x1a

#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_IDLE_DELAY_BMSK                0x03ff0000
#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_IDLE_DELAY_SHFT                      0x10

#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_15_12_BMSK                       0x0000f000
#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_15_12_SHFT                              0xc

#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_UPPER_LIMIT_BMSK               0x00000f00
#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_UPPER_LIMIT_SHFT                      0x8

#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_7_4_BMSK                         0x000000f0
#define HWIO_SCMO_CFG_FLUSH_CFG_RFU_7_4_SHFT                                0x4

#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_LOWER_LIMIT_BMSK               0x0000000f
#define HWIO_SCMO_CFG_FLUSH_CFG_FLUSH_LOWER_LIMIT_SHFT                      0x0

//// Register FLUSH_CMD ////

#define HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x)                              (x+0x000005c4)
#define HWIO_SCMO_CFG_FLUSH_CMD_PHYS(x)                              (x+0x000005c4)
#define HWIO_SCMO_CFG_FLUSH_CMD_RMSK                                 0x0000000f
#define HWIO_SCMO_CFG_FLUSH_CMD_SHFT                                          0
#define HWIO_SCMO_CFG_FLUSH_CMD_IN(x)                                \
	in_dword_masked ( HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x), HWIO_SCMO_CFG_FLUSH_CMD_RMSK)
#define HWIO_SCMO_CFG_FLUSH_CMD_INM(x, mask)                         \
	in_dword_masked ( HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x), mask) 
#define HWIO_SCMO_CFG_FLUSH_CMD_OUT(x, val)                          \
	out_dword( HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x), val)
#define HWIO_SCMO_CFG_FLUSH_CMD_OUTM(x, mask, val)                   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FLUSH_CMD_ADDR(x), mask, val, HWIO_SCMO_CFG_FLUSH_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FLUSH_CMD_RFU_3_2_BMSK                         0x0000000c
#define HWIO_SCMO_CFG_FLUSH_CMD_RFU_3_2_SHFT                                0x2

#define HWIO_SCMO_CFG_FLUSH_CMD_FLUSH_ALL_BUF_BMSK                   0x00000003
#define HWIO_SCMO_CFG_FLUSH_CMD_FLUSH_ALL_BUF_SHFT                          0x0

//// Register CMD_OPT_CFG0 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x)                           (x+0x00000700)
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PHYS(x)                           (x+0x00000700)
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RMSK                              0xffffffff
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG0_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG0_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_31_29_BMSK                    0xe0000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_31_29_SHFT                          0x1d

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_EN_BMSK          0x10000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_EN_SHFT                0x1c

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_BMSK             0x0f000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_SHFT                   0x18
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_1_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_2_FVAL       0x1u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_3_FVAL       0x2u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_4_FVAL       0x3u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_5_FVAL       0x4u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_6_FVAL       0x5u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_7_FVAL       0x6u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_DYN_CQ_DEPTH_DPE_CQ_DEPTH_8_FVAL       0x7u

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_23_21_BMSK                    0x00e00000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_23_21_SHFT                          0x15

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_BMSK            0x00100000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_SHFT                  0x14

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_19_18_BMSK                    0x000c0000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_19_18_SHFT                          0x12

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_BMSK              0x00030000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_SHFT                    0x10
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_NO_MASK_FVAL            0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_AREQ_AND_TIMEOUT_MASK_FVAL       0x1u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_TIMEOUT_MASK_ONLY_FVAL       0x2u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_MASK_CMDOUT_PRI_RESERVED_FVAL           0x3u

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_15_13_BMSK                    0x0000e000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_15_13_SHFT                           0xd

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_CMD_REORDERING_BMSK           0x00001000
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_DPE_CMD_REORDERING_SHFT                  0xc

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_11_9_BMSK                     0x00000e00
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_11_9_SHFT                            0x9

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_WR_OPT_EN_BMSK                    0x00000100
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_WR_OPT_EN_SHFT                           0x8

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_7_5_BMSK                      0x000000e0
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_7_5_SHFT                             0x5

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RD_OPT_EN_BMSK                    0x00000010
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RD_OPT_EN_SHFT                           0x4

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_3_1_BMSK                      0x0000000e
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_RFU_3_1_SHFT                             0x1

#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PAGE_MGMT_POLICY_BMSK             0x00000001
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PAGE_MGMT_POLICY_SHFT                    0x0
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PAGE_MGMT_POLICY_KEEP_PAGE_OPEN_FVAL       0x0u
#define HWIO_SCMO_CFG_CMD_OPT_CFG0_PAGE_MGMT_POLICY_CLOSE_AFTER_EACH_ACCESS_FVAL       0x1u

//// Register CMD_OPT_CFG1 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x)                           (x+0x00000704)
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_PHYS(x)                           (x+0x00000704)
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RMSK                              0xffffffff
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG1_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG1_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_31_29_BMSK                    0xe0000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_31_29_SHFT                          0x1d

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BMSK             0x1f000000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_SHFT                   0x18
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_RESERVED_FVAL          0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_23_21_BMSK                    0x00e00000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_23_21_SHFT                          0x15

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HP_CMD_TIMEOUT_BMSK               0x001f0000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HP_CMD_TIMEOUT_SHFT                     0x10
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_HP_CMD_TIMEOUT_RESERVED_FVAL            0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_15_13_BMSK                    0x0000e000
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_15_13_SHFT                           0xd

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_MP_CMD_TIMEOUT_BMSK               0x00001f00
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_MP_CMD_TIMEOUT_SHFT                      0x8
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_MP_CMD_TIMEOUT_RESERVED_FVAL            0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_7_5_BMSK                      0x000000e0
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_RFU_7_5_SHFT                             0x5

#define HWIO_SCMO_CFG_CMD_OPT_CFG1_LP_CMD_TIMEOUT_BMSK               0x0000001f
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_LP_CMD_TIMEOUT_SHFT                      0x0
#define HWIO_SCMO_CFG_CMD_OPT_CFG1_LP_CMD_TIMEOUT_RESERVED_FVAL            0x0u

//// Register CMD_OPT_CFG2 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x)                           (x+0x00000708)
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_PHYS(x)                           (x+0x00000708)
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RMSK                              0x0000ffff
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG2_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG2_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RFU_15_12_BMSK                    0x0000f000
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RFU_15_12_SHFT                           0xc

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_BMSK         0x00000f00
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_SHFT                0x8
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_RESERVED_FVAL       0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RFU_7_4_BMSK                      0x000000f0
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RFU_7_4_SHFT                             0x4

#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BMSK         0x0000000f
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_SHFT                0x0
#define HWIO_SCMO_CFG_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_RESERVED_FVAL       0x0u

//// Register CMD_OPT_CFG3 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x)                           (x+0x0000070c)
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_PHYS(x)                           (x+0x0000070c)
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RMSK                              0xffffffff
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG3_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG3_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RFU_31_21_BMSK                    0xffe00000
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RFU_31_21_SHFT                          0x15

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_BMSK            0x001f0000
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_SHFT                  0x10
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_WROPT_CMD_TIMEOUT_RESERVED_FVAL         0x0u

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RFU_15_5_BMSK                     0x0000ffe0
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_RFU_15_5_SHFT                            0x5

#define HWIO_SCMO_CFG_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_BMSK            0x0000001f
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_SHFT                   0x0
#define HWIO_SCMO_CFG_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_RESERVED_FVAL         0x0u

//// Register CMD_OPT_CFG4 ////

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x)                           (x+0x00000710)
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_PHYS(x)                           (x+0x00000710)
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RMSK                              0x000000ff
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_SHFT                                       0
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_IN(x)                             \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x), HWIO_SCMO_CFG_CMD_OPT_CFG4_RMSK)
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_INM(x, mask)                      \
	in_dword_masked ( HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x), mask) 
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_OUT(x, val)                       \
	out_dword( HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x), val)
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_CMD_OPT_CFG4_ADDR(x), mask, val, HWIO_SCMO_CFG_CMD_OPT_CFG4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RFU_7_5_BMSK                      0x000000e0
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RFU_7_5_SHFT                             0x5

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_MASK_WRQ_FULL_BMSK                0x00000010
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_MASK_WRQ_FULL_SHFT                       0x4

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RFU_3_1_BMSK                      0x0000000e
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_RFU_3_1_SHFT                             0x1

#define HWIO_SCMO_CFG_CMD_OPT_CFG4_MASK_RDQ_FULL_BMSK                0x00000001
#define HWIO_SCMO_CFG_CMD_OPT_CFG4_MASK_RDQ_FULL_SHFT                       0x0

//// Register FSP_STATUS ////

#define HWIO_SCMO_CFG_FSP_STATUS_ADDR(x)                             (x+0x00000a40)
#define HWIO_SCMO_CFG_FSP_STATUS_PHYS(x)                             (x+0x00000a40)
#define HWIO_SCMO_CFG_FSP_STATUS_RMSK                                0x00000007
#define HWIO_SCMO_CFG_FSP_STATUS_SHFT                                         0
#define HWIO_SCMO_CFG_FSP_STATUS_IN(x)                               \
	in_dword_masked ( HWIO_SCMO_CFG_FSP_STATUS_ADDR(x), HWIO_SCMO_CFG_FSP_STATUS_RMSK)
#define HWIO_SCMO_CFG_FSP_STATUS_INM(x, mask)                        \
	in_dword_masked ( HWIO_SCMO_CFG_FSP_STATUS_ADDR(x), mask) 
#define HWIO_SCMO_CFG_FSP_STATUS_OUT(x, val)                         \
	out_dword( HWIO_SCMO_CFG_FSP_STATUS_ADDR(x), val)
#define HWIO_SCMO_CFG_FSP_STATUS_OUTM(x, mask, val)                  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_SCMO_CFG_FSP_STATUS_ADDR(x), mask, val, HWIO_SCMO_CFG_FSP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_SCMO_CFG_FSP_STATUS_FREQ_SET_POINT_REG_IN_USE_BMSK      0x00000007
#define HWIO_SCMO_CFG_FSP_STATUS_FREQ_SET_POINT_REG_IN_USE_SHFT             0x0


#endif

