{
  "creator": "Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)",
  "modules": {
    "latch": {
      "attributes": {
        "STRUCTURAL_NETLIST": "yes",
        "ECO_CHECKSUM": "778ddb74",
        "hdlname": "\\latch",
        "top": "00000000000000000000000000000001",
        "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:18.1-66.10"
      },
      "ports": {
        "en": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "D_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "CCIO_EN": "TRUE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:38.5-40.20"
          },
          "connections": {
            "I": [ 3 ],
            "O": [ 5 ]
          }
        },
        "GND": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:41.7-42.19"
          },
          "connections": {
            "G": [ 6 ]
          }
        },
        "Q_OBUF_inst": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:43.8-45.15"
          },
          "connections": {
            "I": [ 7 ],
            "O": [ 4 ]
          }
        },
        "Q_reg_reg": {
          "hide_name": 0,
          "type": "LDCE",
          "parameters": {
            "INIT": "0"
          },
          "attributes": {
            "XILINX_LEGACY_PRIM": "LD",
            "XILINX_TRANSFORM_PINMAP": "VCC:GE GND:CLR",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:50.5-55.20"
          },
          "connections": {
            "CLR": [ 6 ],
            "D": [ 5 ],
            "G": [ 8 ],
            "GE": [ 9 ],
            "Q": [ 7 ]
          }
        },
        "VCC": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:56.7-57.19"
          },
          "connections": {
            "P": [ 9 ]
          }
        },
        "en_IBUF_BUFG_inst": {
          "hide_name": 0,
          "type": "BUFG",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:58.8-60.26"
          },
          "connections": {
            "I": [ 10 ],
            "O": [ 8 ]
          }
        },
        "en_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "CCIO_EN": "TRUE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:63.5-65.21"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 10 ]
          }
        }
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:23.9-23.10"
          }
        },
        "D_IBUF": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:27.8-27.14"
          }
        },
        "GND_1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:28.8-28.13"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:24.10-24.11"
          }
        },
        "Q_OBUF": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:30.8-30.14"
          }
        },
        "VCC_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:31.8-31.13"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:22.9-22.11"
          }
        },
        "en_IBUF": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:33.8-33.15"
          }
        },
        "en_IBUF_BUFG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "simple-designs/transparent_latch/outputs_vivado_xilinx_7/netlist.v:34.8-34.20"
          }
        }
      }
    }
  }
}
