Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Tue Oct 19 16:32:30 2021
| Host             : pc running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file factor1_bins_power_routed.rpt -pb factor1_bins_power_summary_routed.pb -rpx factor1_bins_power_routed.rpx
| Design           : factor1_bins
| Device           : xc7a100tfgg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.462        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.364        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 2.6          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.042 |       23 |       --- |             --- |
| Slice Logic              |     0.014 |    15127 |       --- |             --- |
|   LUT as Logic           |     0.012 |     4802 |     63400 |            7.57 |
|   CARRY4                 |    <0.001 |      353 |     15850 |            2.23 |
|   Register               |    <0.001 |     7570 |    126800 |            5.97 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |    <0.001 |      161 |     19000 |            0.85 |
|   LUT as Distributed RAM |    <0.001 |      288 |     19000 |            1.52 |
|   F7/F8 Muxes            |    <0.001 |      238 |     63400 |            0.38 |
|   Others                 |     0.000 |      615 |       --- |             --- |
| Signals                  |     0.017 |    11484 |       --- |             --- |
| Block RAM                |     0.010 |        7 |       135 |            5.19 |
| MMCM                     |     0.245 |        2 |         6 |           33.33 |
| I/O                      |     0.036 |       87 |       300 |           29.00 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.462 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.099 |       0.083 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.155 |       0.137 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.014 |       0.010 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_pll                                                                               | pll_inst/inst/clk_out1_pll                                           |             6.2 |
| clk_out1_pll_dac_1                                                                         | pll_dac1/inst/clk_out1_pll_dac                                       |            40.7 |
| clk_out2_pll                                                                               | pll_inst/inst/clk_out2_pll                                           |             8.0 |
| clk_out3_pll                                                                               | pll_inst/inst/clk_out3                                               |            20.0 |
| clk_out3_pll                                                                               | pll_inst/inst/clk_out3_pll                                           |            20.0 |
| clkfbout_pll                                                                               | pll_inst/inst/clkfbout_pll                                           |            20.0 |
| clkfbout_pll_dac_1                                                                         | pll_dac1/inst/clkfbout_pll_dac                                       |            60.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk                                                                                    | sys_clk                                                              |            20.0 |
| ts_PHY_RXC                                                                                 | PHY_RXC                                                              |             8.0 |
| ts_clk125                                                                                  | PHY_GTXC                                                             |             8.0 |
| ts_clk125                                                                                  | pll_inst/inst/clk_out2                                               |             8.0 |
| ts_clk160                                                                                  | pll_inst/inst/clk_out1                                               |             6.2 |
| ts_ser1_rx                                                                                 | ser1_rx                                                              |          5000.0 |
| ts_ser2_rse                                                                                | ser2_rse                                                             |          5000.0 |
| ts_ser2_rx                                                                                 | ser2_rx                                                              |          5000.0 |
| ts_ser2_tx                                                                                 | ser2_tx                                                              |          5000.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| factor1_bins             |     0.364 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
|   mac_inst               |     0.047 |
|     crc_inst             |     0.001 |
|     fifo_26010           |     0.002 |
|       U0                 |     0.002 |
|     fifo_26100           |     0.002 |
|       U0                 |     0.002 |
|     fifo_apo_inst        |     0.003 |
|       U0                 |     0.003 |
|     ila_eth_rx1          |     0.010 |
|       inst               |     0.010 |
|     ila_eth_tx1          |     0.009 |
|       inst               |     0.009 |
|     ram_adc              |     0.004 |
|   pll_dac1               |     0.122 |
|     inst                 |     0.122 |
|   pll_inst               |     0.123 |
|     inst                 |     0.123 |
|   ram_varu               |     0.001 |
|   rs485_bins_inst        |     0.006 |
|     fifo_rx              |     0.002 |
|       U0                 |     0.002 |
|     fifo_tx              |     0.002 |
|       U0                 |     0.002 |
|   rs485_dfs_inst         |     0.003 |
|     fifo_rx              |     0.002 |
|       U0                 |     0.002 |
|     fifo_tx              |     0.001 |
|       U0                 |     0.001 |
+--------------------------+-----------+


