Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 26 10:34:29 2024
| Host         : ASUS_Zenbook_WG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: dut/countdown/clk_1hz/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: dut/countdown/clk_200hz/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.098        0.000                      0                  449        0.193        0.000                      0                  449        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.098        0.000                      0                  449        0.193        0.000                      0                  449        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 dut/countdown/clk_1hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/clk_1hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.890ns (20.590%)  route 3.432ns (79.410%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.138    dut/countdown/clk_1hz/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  dut/countdown/clk_1hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  dut/countdown/clk_1hz/count_reg[27]/Q
                         net (fo=2, routed)           1.074     6.730    dut/countdown/clk_1hz/count_reg[27]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.854 f  dut/countdown/clk_1hz/count[0]_i_11/O
                         net (fo=1, routed)           0.433     7.287    dut/countdown/clk_1hz/count[0]_i_11_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.411 f  dut/countdown/clk_1hz/count[0]_i_6__0/O
                         net (fo=2, routed)           0.941     8.352    dut/countdown/clk_1hz/count[0]_i_6__0_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.476 r  dut/countdown/clk_1hz/count[0]_i_1/O
                         net (fo=32, routed)          0.984     9.461    dut/countdown/clk_1hz/count[0]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  dut/countdown/clk_1hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.844    dut/countdown/clk_1hz/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  dut/countdown/clk_1hz/count_reg[28]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    dut/countdown/clk_1hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 dut/countdown/clk_1hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/clk_1hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.890ns (20.590%)  route 3.432ns (79.410%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.138    dut/countdown/clk_1hz/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  dut/countdown/clk_1hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  dut/countdown/clk_1hz/count_reg[27]/Q
                         net (fo=2, routed)           1.074     6.730    dut/countdown/clk_1hz/count_reg[27]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.854 f  dut/countdown/clk_1hz/count[0]_i_11/O
                         net (fo=1, routed)           0.433     7.287    dut/countdown/clk_1hz/count[0]_i_11_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.411 f  dut/countdown/clk_1hz/count[0]_i_6__0/O
                         net (fo=2, routed)           0.941     8.352    dut/countdown/clk_1hz/count[0]_i_6__0_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.476 r  dut/countdown/clk_1hz/count[0]_i_1/O
                         net (fo=32, routed)          0.984     9.461    dut/countdown/clk_1hz/count[0]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  dut/countdown/clk_1hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.844    dut/countdown/clk_1hz/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  dut/countdown/clk_1hz/count_reg[29]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    dut/countdown/clk_1hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 dut/countdown/clk_1hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/clk_1hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.890ns (20.590%)  route 3.432ns (79.410%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.138    dut/countdown/clk_1hz/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  dut/countdown/clk_1hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  dut/countdown/clk_1hz/count_reg[27]/Q
                         net (fo=2, routed)           1.074     6.730    dut/countdown/clk_1hz/count_reg[27]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.854 f  dut/countdown/clk_1hz/count[0]_i_11/O
                         net (fo=1, routed)           0.433     7.287    dut/countdown/clk_1hz/count[0]_i_11_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.411 f  dut/countdown/clk_1hz/count[0]_i_6__0/O
                         net (fo=2, routed)           0.941     8.352    dut/countdown/clk_1hz/count[0]_i_6__0_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.476 r  dut/countdown/clk_1hz/count[0]_i_1/O
                         net (fo=32, routed)          0.984     9.461    dut/countdown/clk_1hz/count[0]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  dut/countdown/clk_1hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.844    dut/countdown/clk_1hz/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  dut/countdown/clk_1hz/count_reg[30]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    dut/countdown/clk_1hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 dut/countdown/clk_1hz/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/clk_1hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.890ns (20.590%)  route 3.432ns (79.410%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.617     5.138    dut/countdown/clk_1hz/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  dut/countdown/clk_1hz/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.656 f  dut/countdown/clk_1hz/count_reg[27]/Q
                         net (fo=2, routed)           1.074     6.730    dut/countdown/clk_1hz/count_reg[27]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.854 f  dut/countdown/clk_1hz/count[0]_i_11/O
                         net (fo=1, routed)           0.433     7.287    dut/countdown/clk_1hz/count[0]_i_11_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.411 f  dut/countdown/clk_1hz/count[0]_i_6__0/O
                         net (fo=2, routed)           0.941     8.352    dut/countdown/clk_1hz/count[0]_i_6__0_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.476 r  dut/countdown/clk_1hz/count[0]_i_1/O
                         net (fo=32, routed)          0.984     9.461    dut/countdown/clk_1hz/count[0]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  dut/countdown/clk_1hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.503    14.844    dut/countdown/clk_1hz/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  dut/countdown/clk_1hz/count_reg[31]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y26         FDRE (Setup_fdre_C_R)       -0.524    14.559    dut/countdown/clk_1hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 dut/countdown/clk_200hz/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/clk_200hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.890ns (20.943%)  route 3.360ns (79.057%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    dut/countdown/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  dut/countdown/clk_200hz/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  dut/countdown/clk_200hz/count_reg[9]/Q
                         net (fo=2, routed)           0.809     6.478    dut/countdown/clk_200hz/count_reg[9]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  dut/countdown/clk_200hz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.635     7.236    dut/countdown/clk_200hz/count[0]_i_8__0_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.360 r  dut/countdown/clk_200hz/count[0]_i_3__0/O
                         net (fo=2, routed)           0.968     8.328    dut/countdown/clk_200hz/count[0]_i_3__0_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.452 r  dut/countdown/clk_200hz/count[0]_i_1__0/O
                         net (fo=32, routed)          0.948     9.400    dut/countdown/clk_200hz/count[0]_i_1__0_n_0
    SLICE_X64Y22         FDRE                                         r  dut/countdown/clk_200hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505    14.846    dut/countdown/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  dut/countdown/clk_200hz/count_reg[28]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    dut/countdown/clk_200hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 dut/countdown/clk_200hz/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/clk_200hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.890ns (20.943%)  route 3.360ns (79.057%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    dut/countdown/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  dut/countdown/clk_200hz/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  dut/countdown/clk_200hz/count_reg[9]/Q
                         net (fo=2, routed)           0.809     6.478    dut/countdown/clk_200hz/count_reg[9]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  dut/countdown/clk_200hz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.635     7.236    dut/countdown/clk_200hz/count[0]_i_8__0_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.360 r  dut/countdown/clk_200hz/count[0]_i_3__0/O
                         net (fo=2, routed)           0.968     8.328    dut/countdown/clk_200hz/count[0]_i_3__0_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.452 r  dut/countdown/clk_200hz/count[0]_i_1__0/O
                         net (fo=32, routed)          0.948     9.400    dut/countdown/clk_200hz/count[0]_i_1__0_n_0
    SLICE_X64Y22         FDRE                                         r  dut/countdown/clk_200hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505    14.846    dut/countdown/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  dut/countdown/clk_200hz/count_reg[29]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    dut/countdown/clk_200hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 dut/countdown/clk_200hz/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/clk_200hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.890ns (20.943%)  route 3.360ns (79.057%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    dut/countdown/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  dut/countdown/clk_200hz/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  dut/countdown/clk_200hz/count_reg[9]/Q
                         net (fo=2, routed)           0.809     6.478    dut/countdown/clk_200hz/count_reg[9]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  dut/countdown/clk_200hz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.635     7.236    dut/countdown/clk_200hz/count[0]_i_8__0_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.360 r  dut/countdown/clk_200hz/count[0]_i_3__0/O
                         net (fo=2, routed)           0.968     8.328    dut/countdown/clk_200hz/count[0]_i_3__0_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.452 r  dut/countdown/clk_200hz/count[0]_i_1__0/O
                         net (fo=32, routed)          0.948     9.400    dut/countdown/clk_200hz/count[0]_i_1__0_n_0
    SLICE_X64Y22         FDRE                                         r  dut/countdown/clk_200hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505    14.846    dut/countdown/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  dut/countdown/clk_200hz/count_reg[30]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    dut/countdown/clk_200hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 dut/countdown/clk_200hz/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/clk_200hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.890ns (20.943%)  route 3.360ns (79.057%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.629     5.150    dut/countdown/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  dut/countdown/clk_200hz/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  dut/countdown/clk_200hz/count_reg[9]/Q
                         net (fo=2, routed)           0.809     6.478    dut/countdown/clk_200hz/count_reg[9]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.602 f  dut/countdown/clk_200hz/count[0]_i_8__0/O
                         net (fo=1, routed)           0.635     7.236    dut/countdown/clk_200hz/count[0]_i_8__0_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.360 r  dut/countdown/clk_200hz/count[0]_i_3__0/O
                         net (fo=2, routed)           0.968     8.328    dut/countdown/clk_200hz/count[0]_i_3__0_n_0
    SLICE_X65Y17         LUT3 (Prop_lut3_I0_O)        0.124     8.452 r  dut/countdown/clk_200hz/count[0]_i_1__0/O
                         net (fo=32, routed)          0.948     9.400    dut/countdown/clk_200hz/count[0]_i_1__0_n_0
    SLICE_X64Y22         FDRE                                         r  dut/countdown/clk_200hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.505    14.846    dut/countdown/clk_200hz/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  dut/countdown/clk_200hz/count_reg[31]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    dut/countdown/clk_200hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 dut/person_sel/btnc/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/person_sel/btnc/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.828ns (19.135%)  route 3.499ns (80.865%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.628     5.149    dut/person_sel/btnc/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  dut/person_sel/btnc/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  dut/person_sel/btnc/counter_reg[13]/Q
                         net (fo=4, routed)           0.832     6.437    dut/person_sel/btnc/counter_reg[13]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.561 f  dut/person_sel/btnc/counter[0]_i_8/O
                         net (fo=1, routed)           0.606     7.167    dut/person_sel/btnc/counter[0]_i_8_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  dut/person_sel/btnc/counter[0]_i_3/O
                         net (fo=2, routed)           0.964     8.255    dut/person_sel/btnc/counter[0]_i_3_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.379 r  dut/person_sel/btnc/counter[0]_i_1/O
                         net (fo=25, routed)          1.097     9.476    dut/person_sel/btnc/counter
    SLICE_X59Y14         FDRE                                         r  dut/person_sel/btnc/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.513    14.854    dut/person_sel/btnc/clk_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  dut/person_sel/btnc/counter_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    dut/person_sel/btnc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 dut/person_sel/btnc/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/person_sel/btnc/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 0.828ns (19.135%)  route 3.499ns (80.865%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.628     5.149    dut/person_sel/btnc/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  dut/person_sel/btnc/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  dut/person_sel/btnc/counter_reg[13]/Q
                         net (fo=4, routed)           0.832     6.437    dut/person_sel/btnc/counter_reg[13]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.561 f  dut/person_sel/btnc/counter[0]_i_8/O
                         net (fo=1, routed)           0.606     7.167    dut/person_sel/btnc/counter[0]_i_8_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I4_O)        0.124     7.291 r  dut/person_sel/btnc/counter[0]_i_3/O
                         net (fo=2, routed)           0.964     8.255    dut/person_sel/btnc/counter[0]_i_3_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.379 r  dut/person_sel/btnc/counter[0]_i_1/O
                         net (fo=25, routed)          1.097     9.476    dut/person_sel/btnc/counter
    SLICE_X59Y14         FDRE                                         r  dut/person_sel/btnc/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.513    14.854    dut/person_sel/btnc/clk_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  dut/person_sel/btnc/counter_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    dut/person_sel/btnc/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dut/person_sel/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/person_sel/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.834%)  route 0.160ns (46.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.559     1.442    dut/person_sel/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  dut/person_sel/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  dut/person_sel/state_reg[0]/Q
                         net (fo=7, routed)           0.160     1.743    dut/person_sel/state_reg_n_0_[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  dut/person_sel/led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    dut/person_sel/led[0]_i_1_n_0
    SLICE_X54Y20         FDRE                                         r  dut/person_sel/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.826     1.953    dut/person_sel/clk_IBUF_BUFG
    SLICE_X54Y20         FDRE                                         r  dut/person_sel/led_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.120     1.595    dut/person_sel/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dut/btnc/button_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/countdown/pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.470    dut/btnc/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  dut/btnc/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  dut/btnc/button_out_reg/Q
                         net (fo=1, routed)           0.062     1.660    dut/countdown/button_out_reg
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.099     1.759 r  dut/countdown/pressed_i_1/O
                         net (fo=1, routed)           0.000     1.759    dut/countdown/pressed_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  dut/countdown/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    dut/countdown/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  dut/countdown/pressed_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091     1.561    dut/countdown/pressed_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dut/person_sel/done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/person_sel/done_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.559     1.442    dut/person_sel/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  dut/person_sel/done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  dut/person_sel/done_reg[0]/Q
                         net (fo=3, routed)           0.133     1.716    dut/person_sel/done[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.761 r  dut/person_sel/done[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    dut/person_sel/done[0]_i_1_n_0
    SLICE_X57Y20         FDRE                                         r  dut/person_sel/done_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.826     1.953    dut/person_sel/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  dut/person_sel/done_reg[0]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.092     1.534    dut/person_sel/done_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dut/person_sel/done_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/person_sel/done_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.559     1.442    dut/person_sel/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  dut/person_sel/done_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  dut/person_sel/done_reg[0]/Q
                         net (fo=3, routed)           0.134     1.717    dut/person_sel/done[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  dut/person_sel/done[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    dut/person_sel/done[1]_i_1_n_0
    SLICE_X57Y20         FDRE                                         r  dut/person_sel/done_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.826     1.953    dut/person_sel/clk_IBUF_BUFG
    SLICE_X57Y20         FDRE                                         r  dut/person_sel/done_reg[1]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.091     1.533    dut/person_sel/done_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dut/btnc/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/btnc/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.587     1.470    dut/btnc/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  dut/btnc/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  dut/btnc/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.728    dut/btnc/counter_reg[19]
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  dut/btnc/counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.836    dut/btnc/counter_reg[16]_i_1__2_n_4
    SLICE_X61Y18         FDRE                                         r  dut/btnc/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.855     1.982    dut/btnc/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  dut/btnc/counter_reg[19]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    dut/btnc/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dut/person_sel/btnc/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/person_sel/btnc/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.590     1.473    dut/person_sel/btnc/clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  dut/person_sel/btnc/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dut/person_sel/btnc/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.731    dut/person_sel/btnc/counter_reg[7]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  dut/person_sel/btnc/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.839    dut/person_sel/btnc/counter_reg[4]_i_1__1_n_4
    SLICE_X59Y15         FDRE                                         r  dut/person_sel/btnc/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.858     1.985    dut/person_sel/btnc/clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  dut/person_sel/btnc/counter_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    dut/person_sel/btnc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dut/btnc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/btnc/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.588     1.471    dut/btnc/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  dut/btnc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  dut/btnc/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.731    dut/btnc/counter_reg[15]
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  dut/btnc/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.839    dut/btnc/counter_reg[12]_i_1__2_n_4
    SLICE_X61Y17         FDRE                                         r  dut/btnc/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    dut/btnc/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  dut/btnc/counter_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    dut/btnc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dut/btnc/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/btnc/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.590     1.473    dut/btnc/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  dut/btnc/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  dut/btnc/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.733    dut/btnc/counter_reg[7]
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  dut/btnc/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.841    dut/btnc/counter_reg[4]_i_1__2_n_4
    SLICE_X61Y15         FDRE                                         r  dut/btnc/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.858     1.985    dut/btnc/clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  dut/btnc/counter_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    dut/btnc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dut/person_sel/btnc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/person_sel/btnc/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.588     1.471    dut/person_sel/btnc/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  dut/person_sel/btnc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  dut/person_sel/btnc/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.731    dut/person_sel/btnc/counter_reg[15]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  dut/person_sel/btnc/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.839    dut/person_sel/btnc/counter_reg[12]_i_1__1_n_4
    SLICE_X59Y17         FDRE                                         r  dut/person_sel/btnc/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.856     1.983    dut/person_sel/btnc/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  dut/person_sel/btnc/counter_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    dut/person_sel/btnc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dut/person_sel/btnd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/person_sel/btnd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.560     1.443    dut/person_sel/btnd/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  dut/person_sel/btnd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  dut/person_sel/btnd/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.703    dut/person_sel/btnd/counter_reg[15]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  dut/person_sel/btnd/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.811    dut/person_sel/btnd/counter_reg[12]_i_1__0_n_4
    SLICE_X55Y17         FDRE                                         r  dut/person_sel/btnd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.829     1.956    dut/person_sel/btnd/clk_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  dut/person_sel/btnd/counter_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    dut/person_sel/btnd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   dut/btnc/button_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   dut/btnc/button_press_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   dut/btnc/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   dut/btnc/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   dut/btnc/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   dut/btnc/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y14   dut/btnc/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   dut/btnc/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   dut/btnc/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   dut/btnc/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   dut/btnc/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   dut/btnc/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   dut/btnc/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   dut/btnc/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   dut/countdown/clk_1hz/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   dut/countdown/clk_1hz/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   dut/countdown/clk_1hz/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   dut/countdown/clk_1hz/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   dut/person_sel/btnc/button_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   dut/btnc/button_press_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dut/btnc/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   dut/btnc/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   dut/btnc/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   dut/countdown/clk_1hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   dut/countdown/clk_1hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   dut/countdown/clk_1hz/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   dut/countdown/clk_1hz/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   dut/countdown/clk_1hz/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   dut/countdown/clk_1hz/count_reg[17]/C



