{
    "MlibObjs": {},
    "cycles_program_begin": 6714768648370096,
    "CompileStrategy": "fullobj",
    "perf": [
        [
            0.15953993797302246,
            0.026608,
            0.020695000000000002,
            264756,
            265424,
            1626747302.7042789,
            6714769264794777,
            "doParsingAndDesignResolution",
            "entry"
        ],
        [
            0.1633908748626709,
            0.028424000000000001,
            0.022726,
            265608,
            266256,
            1626747302.7081299,
            6714769280943548,
            "doParsingAndDesignResolution",
            "exit"
        ],
        [
            0.16343092918395996,
            0.028465000000000001,
            0.022726,
            265608,
            266256,
            1626747302.7081699,
            6714769281073128,
            "doPostDesignResolutionToVir2Vcs",
            "entry"
        ],
        [
            0.1654660701751709,
            0.029696,
            0.023529999999999999,
            266796,
            266800,
            1626747302.7102051,
            6714769289649536,
            "doUptoVir2VcsNoSepCleanup",
            "entry"
        ],
        [
            0.17165994644165039,
            0.035647999999999999,
            0.023765000000000001,
            267324,
            279680,
            1626747302.716399,
            6714769315674822,
            "doUptoVir2VcsNoSepCleanup",
            "exit"
        ],
        [
            0.17171096801757812,
            0.035679000000000002,
            0.023786000000000002,
            267324,
            279680,
            1626747302.71645,
            6714769315852924,
            "doRadify_vir2vcsAll",
            "entry"
        ],
        [
            0.17416191101074219,
            0.037345000000000003,
            0.024569000000000001,
            268996,
            279680,
            1626747302.7189009,
            6714769326173342,
            "doRadify_vir2vcsAll",
            "exit"
        ],
        [
            0.17419195175170898,
            0.037364000000000001,
            0.024580999999999999,
            268996,
            279680,
            1626747302.718931,
            6714769326269181,
            "doPostDesignResolutionToVir2Vcs",
            "exit"
        ],
        [
            0.17421293258666992,
            0.037376,
            0.024590000000000001,
            268996,
            279680,
            1626747302.7189519,
            6714769326350452,
            "doGAToPass2",
            "entry"
        ],
        [
            0.19338297843933105,
            0.037519999999999998,
            0.025672,
            267440,
            279680,
            1626747302.738122,
            6714769406915087,
            "DoPass2",
            "entry"
        ],
        [
            0.20673489570617676,
            0.046642999999999997,
            0.027841000000000001,
            272000,
            279680,
            1626747302.7514739,
            6714769462971972,
            "DoPass2",
            "exit"
        ]
    ],
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "checksum": 0,
                "bytes": 32908,
                "mod": "std",
                "mode": 4,
                "archive": "archive.4038/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "fsm_full_tb": {
            "Cz6Uj_d": {
                "checksum": 0,
                "bytes": 25446,
                "mod": "fsm_full_tb",
                "mode": 4,
                "archive": "archive.4038/_12827_archive_1.a",
                "out": "Cz6Uj_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 0,
                "bytes": 7684,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        }
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            1
        ],
        "fsm_full_tb": [
            "fsm_full_tb",
            "Cz6Uj",
            "module",
            2
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            3
        ]
    },
    "cpu_cycles_pass2_start": 6714769406940653,
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.037551000000000001,
            "ru_minflt": 23353,
            "ru_stime_sec": 0.025693000000000001,
            "ru_maxrss_kb": 71272,
            "ru_majflt": 0,
            "ru_nvcsw": 40,
            "ru_nivcsw": 6
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.010866000000000001,
            "ru_minflt": 6322,
            "ru_stime_sec": 0.0073990000000000002,
            "ru_maxrss_kb": 23624,
            "ru_majflt": 0,
            "ru_nvcsw": 17,
            "ru_nivcsw": 6
        },
        "nMops": 2086,
        "cpu_cycles_cgstart": 6714769407021733,
        "nQuads": 1161,
        "Frontend(%)": 79.669913776081103,
        "totalObjSize": 92664,
        "mop/quad": 1.7967269595176572,
        "ru_self_end": {
            "ru_utime_sec": 0.047848000000000002,
            "ru_minflt": 25834,
            "ru_stime_sec": 0.028048,
            "ru_maxrss_kb": 77212,
            "ru_majflt": 0,
            "ru_nvcsw": 41,
            "ru_nivcsw": 7
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.012924,
            "ru_minflt": 6908,
            "ru_stime_sec": 0.0073990000000000002,
            "ru_maxrss_kb": 24036,
            "ru_majflt": 0,
            "ru_nvcsw": 18,
            "ru_nivcsw": 8
        },
        "peak_mem_kb": 279680,
        "CodeGen(%)": 20.330086223918908,
        "cpu_cycles_end": 6714769468817350,
        "cpu_cycles_total": 820447254,
        "mopSpeed": 168838.52691218132,
        "quadSpeed": 93970.05261027925,
        "outputSizePerQuad": 79.813953488372093,
        "realTime": 0.2081758975982666
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 67218,
        "text": 0,
        "archive": "archive.4038/_12827_archive_1.a"
    },
    "incremental": "on",
    "Misc": {
        "vcs_version": "N-2017.12-SP2-1_Full64",
        "csrc": "csrc",
        "archive_dir": "archive.4038",
        "vcs_build_date": "Build Date = Jul 14 2018 20:29:59",
        "csrc_abs": "/home/hammada/projects/verilog_repair/benchmarks/fsm_full/csrc",
        "daidir_abs": "/home/hammada/projects/verilog_repair/benchmarks/fsm_full/simv.daidir",
        "master_pid": 12827,
        "daidir": "/home/hammada/projects/verilog_repair/benchmarks/fsm_full/simv.daidir",
        "VCS_HOME": "/usr/caen/vcs-2017.12-SP2-1",
        "cwd": "/home/hammada/projects/verilog_repair/benchmarks/fsm_full",
        "default_output_dir": "csrc"
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "fsm_full_tb",
        "fsm_full_tb"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.12827.json"
    ],
    "rlimit": {
        "data": -1,
        "stack": -1
    },
    "CompileStatus": "Successful"
}