
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f34 <.init>:
   10f34:	push	{r3, lr}
   10f38:	bl	1204c <ftello64@plt+0xdec>
   10f3c:	pop	{r3, pc}

Disassembly of section .plt:

00010f40 <fdopen@plt-0x14>:
   10f40:	push	{lr}		; (str lr, [sp, #-4]!)
   10f44:	ldr	lr, [pc, #4]	; 10f50 <fdopen@plt-0x4>
   10f48:	add	lr, pc, lr
   10f4c:	ldr	pc, [lr, #8]!
   10f50:	strheq	r9, [r1], -r0

00010f54 <fdopen@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #102400	; 0x19000
   10f5c:	ldr	pc, [ip, #176]!	; 0xb0

00010f60 <calloc@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #102400	; 0x19000
   10f68:	ldr	pc, [ip, #168]!	; 0xa8

00010f6c <fputs_unlocked@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #102400	; 0x19000
   10f74:	ldr	pc, [ip, #160]!	; 0xa0

00010f78 <raise@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #102400	; 0x19000
   10f80:	ldr	pc, [ip, #152]!	; 0x98

00010f84 <strcmp@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #102400	; 0x19000
   10f8c:	ldr	pc, [ip, #144]!	; 0x90

00010f90 <posix_fadvise64@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #102400	; 0x19000
   10f98:	ldr	pc, [ip, #136]!	; 0x88

00010f9c <fflush@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #102400	; 0x19000
   10fa4:	ldr	pc, [ip, #128]!	; 0x80

00010fa8 <free@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #102400	; 0x19000
   10fb0:	ldr	pc, [ip, #120]!	; 0x78

00010fb4 <ferror@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #102400	; 0x19000
   10fbc:	ldr	pc, [ip, #112]!	; 0x70

00010fc0 <_exit@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #102400	; 0x19000
   10fc8:	ldr	pc, [ip, #104]!	; 0x68

00010fcc <memcpy@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #102400	; 0x19000
   10fd4:	ldr	pc, [ip, #96]!	; 0x60

00010fd8 <__strtoull_internal@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #102400	; 0x19000
   10fe0:	ldr	pc, [ip, #88]!	; 0x58

00010fe4 <mbsinit@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #102400	; 0x19000
   10fec:	ldr	pc, [ip, #80]!	; 0x50

00010ff0 <fwrite_unlocked@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #102400	; 0x19000
   10ff8:	ldr	pc, [ip, #72]!	; 0x48

00010ffc <memcmp@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #102400	; 0x19000
   11004:	ldr	pc, [ip, #64]!	; 0x40

00011008 <stpcpy@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #102400	; 0x19000
   11010:	ldr	pc, [ip, #56]!	; 0x38

00011014 <fputc_unlocked@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #102400	; 0x19000
   1101c:	ldr	pc, [ip, #48]!	; 0x30

00011020 <dcgettext@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #102400	; 0x19000
   11028:	ldr	pc, [ip, #40]!	; 0x28

0001102c <dup2@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #102400	; 0x19000
   11034:	ldr	pc, [ip, #32]!

00011038 <realloc@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #102400	; 0x19000
   11040:	ldr	pc, [ip, #24]!

00011044 <textdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #102400	; 0x19000
   1104c:	ldr	pc, [ip, #16]!

00011050 <rawmemchr@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #102400	; 0x19000
   11058:	ldr	pc, [ip, #8]!

0001105c <iswprint@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #102400	; 0x19000
   11064:	ldr	pc, [ip, #0]!

00011068 <__fxstat64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #24, 20	; 0x18000
   11070:	ldr	pc, [ip, #4088]!	; 0xff8

00011074 <fwrite@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #24, 20	; 0x18000
   1107c:	ldr	pc, [ip, #4080]!	; 0xff0

00011080 <lseek64@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #24, 20	; 0x18000
   11088:	ldr	pc, [ip, #4072]!	; 0xfe8

0001108c <__ctype_get_mb_cur_max@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #24, 20	; 0x18000
   11094:	ldr	pc, [ip, #4064]!	; 0xfe0

00011098 <fread@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #24, 20	; 0x18000
   110a0:	ldr	pc, [ip, #4056]!	; 0xfd8

000110a4 <__fpending@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #24, 20	; 0x18000
   110ac:	ldr	pc, [ip, #4048]!	; 0xfd0

000110b0 <mbrtowc@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #24, 20	; 0x18000
   110b8:	ldr	pc, [ip, #4040]!	; 0xfc8

000110bc <error@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #24, 20	; 0x18000
   110c4:	ldr	pc, [ip, #4032]!	; 0xfc0

000110c8 <open64@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #24, 20	; 0x18000
   110d0:	ldr	pc, [ip, #4024]!	; 0xfb8

000110d4 <malloc@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #24, 20	; 0x18000
   110dc:	ldr	pc, [ip, #4016]!	; 0xfb0

000110e0 <__libc_start_main@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #24, 20	; 0x18000
   110e8:	ldr	pc, [ip, #4008]!	; 0xfa8

000110ec <__freading@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #24, 20	; 0x18000
   110f4:	ldr	pc, [ip, #4000]!	; 0xfa0

000110f8 <__gmon_start__@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #24, 20	; 0x18000
   11100:	ldr	pc, [ip, #3992]!	; 0xf98

00011104 <freopen64@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #24, 20	; 0x18000
   1110c:	ldr	pc, [ip, #3984]!	; 0xf90

00011110 <getopt_long@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #24, 20	; 0x18000
   11118:	ldr	pc, [ip, #3976]!	; 0xf88

0001111c <__ctype_b_loc@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #24, 20	; 0x18000
   11124:	ldr	pc, [ip, #3968]!	; 0xf80

00011128 <exit@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #24, 20	; 0x18000
   11130:	ldr	pc, [ip, #3960]!	; 0xf78

00011134 <strlen@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #24, 20	; 0x18000
   1113c:	ldr	pc, [ip, #3952]!	; 0xf70

00011140 <strchr@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #24, 20	; 0x18000
   11148:	ldr	pc, [ip, #3944]!	; 0xf68

0001114c <__errno_location@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #24, 20	; 0x18000
   11154:	ldr	pc, [ip, #3936]!	; 0xf60

00011158 <__cxa_atexit@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #24, 20	; 0x18000
   11160:	ldr	pc, [ip, #3928]!	; 0xf58

00011164 <setvbuf@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #24, 20	; 0x18000
   1116c:	ldr	pc, [ip, #3920]!	; 0xf50

00011170 <memset@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #24, 20	; 0x18000
   11178:	ldr	pc, [ip, #3912]!	; 0xf48

0001117c <__printf_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #24, 20	; 0x18000
   11184:	ldr	pc, [ip, #3904]!	; 0xf40

00011188 <fileno@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #24, 20	; 0x18000
   11190:	ldr	pc, [ip, #3896]!	; 0xf38

00011194 <__fprintf_chk@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #24, 20	; 0x18000
   1119c:	ldr	pc, [ip, #3888]!	; 0xf30

000111a0 <fclose@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #24, 20	; 0x18000
   111a8:	ldr	pc, [ip, #3880]!	; 0xf28

000111ac <fseeko64@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #24, 20	; 0x18000
   111b4:	ldr	pc, [ip, #3872]!	; 0xf20

000111b8 <fcntl64@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #24, 20	; 0x18000
   111c0:	ldr	pc, [ip, #3864]!	; 0xf18

000111c4 <__uflow@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #24, 20	; 0x18000
   111cc:	ldr	pc, [ip, #3856]!	; 0xf10

000111d0 <setlocale@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #24, 20	; 0x18000
   111d8:	ldr	pc, [ip, #3848]!	; 0xf08

000111dc <__explicit_bzero_chk@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #24, 20	; 0x18000
   111e4:	ldr	pc, [ip, #3840]!	; 0xf00

000111e8 <strrchr@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #24, 20	; 0x18000
   111f0:	ldr	pc, [ip, #3832]!	; 0xef8

000111f4 <nl_langinfo@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #24, 20	; 0x18000
   111fc:	ldr	pc, [ip, #3824]!	; 0xef0

00011200 <fopen64@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #24, 20	; 0x18000
   11208:	ldr	pc, [ip, #3816]!	; 0xee8

0001120c <bindtextdomain@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #24, 20	; 0x18000
   11214:	ldr	pc, [ip, #3808]!	; 0xee0

00011218 <fread_unlocked@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #24, 20	; 0x18000
   11220:	ldr	pc, [ip, #3800]!	; 0xed8

00011224 <getrandom@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #24, 20	; 0x18000
   1122c:	ldr	pc, [ip, #3792]!	; 0xed0

00011230 <strncmp@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #24, 20	; 0x18000
   11238:	ldr	pc, [ip, #3784]!	; 0xec8

0001123c <abort@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #24, 20	; 0x18000
   11244:	ldr	pc, [ip, #3776]!	; 0xec0

00011248 <close@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #24, 20	; 0x18000
   11250:	ldr	pc, [ip, #3768]!	; 0xeb8

00011254 <__assert_fail@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #24, 20	; 0x18000
   1125c:	ldr	pc, [ip, #3760]!	; 0xeb0

00011260 <ftello64@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #24, 20	; 0x18000
   11268:	ldr	pc, [ip, #3752]!	; 0xea8

Disassembly of section .text:

00011270 <.text>:
   11270:	mvn	r3, #0
   11274:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11278:	mov	r5, r1
   1127c:	strd	r6, [sp, #8]
   11280:	mov	r4, r3
   11284:	strd	r8, [sp, #16]
   11288:	mov	r9, r0
   1128c:	movw	r8, #41352	; 0xa188
   11290:	movt	r8, #2
   11294:	strd	sl, [sp, #24]
   11298:	mov	fp, #0
   1129c:	str	lr, [sp, #32]
   112a0:	sub	sp, sp, #188	; 0xbc
   112a4:	mov	r6, fp
   112a8:	ldr	r0, [r1]
   112ac:	str	fp, [sp, #44]	; 0x2c
   112b0:	str	fp, [sp, #48]	; 0x30
   112b4:	str	r3, [sp, #56]	; 0x38
   112b8:	bl	12b30 <ftello64@plt+0x18d0>
   112bc:	movw	r1, #39804	; 0x9b7c
   112c0:	movt	r1, #1
   112c4:	ldr	sl, [pc, #3392]	; 1200c <ftello64@plt+0xdac>
   112c8:	mov	r0, #6
   112cc:	bl	111d0 <setlocale@plt>
   112d0:	movw	r1, #37940	; 0x9434
   112d4:	movt	r1, #1
   112d8:	movw	r0, #37760	; 0x9380
   112dc:	movt	r0, #1
   112e0:	bl	1120c <bindtextdomain@plt>
   112e4:	movw	r0, #37760	; 0x9380
   112e8:	movt	r0, #1
   112ec:	bl	11044 <textdomain@plt>
   112f0:	movw	r0, #9396	; 0x24b4
   112f4:	movt	r0, #1
   112f8:	bl	18ec0 <ftello64@plt+0x7c60>
   112fc:	mov	r3, #10
   11300:	str	fp, [sp, #28]
   11304:	str	r4, [sp, #52]	; 0x34
   11308:	movw	r4, #38128	; 0x94f0
   1130c:	movt	r4, #1
   11310:	str	fp, [sp, #32]
   11314:	str	r3, [sp, #40]	; 0x28
   11318:	mov	r7, #0
   1131c:	mov	r3, sl
   11320:	mov	r2, r4
   11324:	mov	r1, r5
   11328:	mov	r0, r9
   1132c:	str	r7, [sp]
   11330:	bl	11110 <getopt_long@plt>
   11334:	cmn	r0, #1
   11338:	beq	11578 <ftello64@plt+0x318>
   1133c:	cmp	r0, #110	; 0x6e
   11340:	beq	115b8 <ftello64@plt+0x358>
   11344:	bgt	11490 <ftello64@plt+0x230>
   11348:	cmn	r0, #2
   1134c:	beq	115b0 <ftello64@plt+0x350>
   11350:	ble	114dc <ftello64@plt+0x27c>
   11354:	cmp	r0, #101	; 0x65
   11358:	beq	1155c <ftello64@plt+0x2fc>
   1135c:	cmp	r0, #105	; 0x69
   11360:	bne	115a8 <ftello64@plt+0x348>
   11364:	ldr	r6, [r8]
   11368:	mov	r1, #45	; 0x2d
   1136c:	mov	r0, r6
   11370:	bl	11140 <strchr@plt>
   11374:	ldr	r2, [sp, #28]
   11378:	mov	r3, r0
   1137c:	cmp	r2, #0
   11380:	clz	r2, r0
   11384:	lsr	r2, r2, #5
   11388:	str	r2, [sp, #68]	; 0x44
   1138c:	bne	11efc <ftello64@plt+0xc9c>
   11390:	cmp	r0, #0
   11394:	beq	1163c <ftello64@plt+0x3dc>
   11398:	ldr	ip, [sp, #28]
   1139c:	mvn	r6, #0
   113a0:	mov	r7, #0
   113a4:	movw	r1, #37996	; 0x946c
   113a8:	movt	r1, #1
   113ac:	str	r3, [sp, #60]	; 0x3c
   113b0:	strb	ip, [r3]
   113b4:	mov	r0, ip
   113b8:	movw	ip, #39804	; 0x9b7c
   113bc:	movt	ip, #1
   113c0:	ldr	r2, [r8]
   113c4:	str	r2, [sp, #52]	; 0x34
   113c8:	mov	r2, #5
   113cc:	str	ip, [sp, #64]	; 0x40
   113d0:	bl	11020 <dcgettext@plt>
   113d4:	strd	r6, [sp]
   113d8:	mov	r2, #0
   113dc:	mov	r3, #0
   113e0:	ldr	r7, [sp, #28]
   113e4:	mvn	r6, #0
   113e8:	str	r0, [sp, #12]
   113ec:	ldr	r0, [sp, #52]	; 0x34
   113f0:	ldr	ip, [sp, #64]	; 0x40
   113f4:	str	ip, [sp, #8]
   113f8:	str	r7, [sp, #16]
   113fc:	bl	16af0 <ftello64@plt+0x5890>
   11400:	ldr	r2, [sp, #60]	; 0x3c
   11404:	mov	r3, #45	; 0x2d
   11408:	movw	r1, #37996	; 0x946c
   1140c:	movt	r1, #1
   11410:	str	r7, [sp, #28]
   11414:	str	r0, [sp, #52]	; 0x34
   11418:	mov	r0, r7
   1141c:	mov	r7, #0
   11420:	strb	r3, [r2], #1
   11424:	str	r2, [sp, #60]	; 0x3c
   11428:	mov	r2, #5
   1142c:	bl	11020 <dcgettext@plt>
   11430:	strd	r6, [sp]
   11434:	mov	r2, #0
   11438:	mov	r3, #0
   1143c:	ldr	r7, [sp, #28]
   11440:	str	r0, [sp, #12]
   11444:	ldr	r0, [sp, #60]	; 0x3c
   11448:	ldr	ip, [sp, #64]	; 0x40
   1144c:	str	ip, [sp, #8]
   11450:	str	r7, [sp, #16]
   11454:	bl	16af0 <ftello64@plt+0x5890>
   11458:	ldr	r2, [sp, #52]	; 0x34
   1145c:	mov	r6, r0
   11460:	sub	r3, r0, r2
   11464:	cmn	r3, #1
   11468:	movne	r3, #0
   1146c:	moveq	r3, #1
   11470:	cmp	r2, r0
   11474:	eorhi	r3, r3, #1
   11478:	ldr	r2, [sp, #68]	; 0x44
   1147c:	orrs	r3, r2, r3
   11480:	bne	11680 <ftello64@plt+0x420>
   11484:	mov	r3, #1
   11488:	str	r3, [sp, #28]
   1148c:	b	11318 <ftello64@plt+0xb8>
   11490:	cmp	r0, #114	; 0x72
   11494:	beq	11570 <ftello64@plt+0x310>
   11498:	ble	11524 <ftello64@plt+0x2c4>
   1149c:	cmp	r0, #122	; 0x7a
   114a0:	beq	11568 <ftello64@plt+0x308>
   114a4:	cmp	r0, #256	; 0x100
   114a8:	bne	115a8 <ftello64@plt+0x348>
   114ac:	ldr	r0, [sp, #48]	; 0x30
   114b0:	ldr	r3, [r8]
   114b4:	cmp	r0, #0
   114b8:	beq	114d4 <ftello64@plt+0x274>
   114bc:	mov	r1, r3
   114c0:	str	r3, [sp, #48]	; 0x30
   114c4:	bl	10f84 <strcmp@plt>
   114c8:	cmp	r0, #0
   114cc:	ldr	r3, [sp, #48]	; 0x30
   114d0:	bne	11ed8 <ftello64@plt+0xc78>
   114d4:	str	r3, [sp, #48]	; 0x30
   114d8:	b	11318 <ftello64@plt+0xb8>
   114dc:	cmn	r0, #3
   114e0:	bne	115a8 <ftello64@plt+0x348>
   114e4:	movw	r2, #38116	; 0x94e4
   114e8:	movt	r2, #1
   114ec:	movw	r3, #41248	; 0xa120
   114f0:	movt	r3, #2
   114f4:	movw	r0, #41348	; 0xa184
   114f8:	movt	r0, #2
   114fc:	stm	sp, {r2, r7}
   11500:	movw	r1, #36796	; 0x8fbc
   11504:	movt	r1, #1
   11508:	ldr	r0, [r0]
   1150c:	movw	r2, #37756	; 0x937c
   11510:	movt	r2, #1
   11514:	ldr	r3, [r3]
   11518:	bl	163e0 <ftello64@plt+0x5180>
   1151c:	mov	r0, r7
   11520:	bl	11128 <exit@plt>
   11524:	cmp	r0, #111	; 0x6f
   11528:	bne	115a8 <ftello64@plt+0x348>
   1152c:	ldr	r0, [sp, #44]	; 0x2c
   11530:	ldr	r3, [r8]
   11534:	cmp	r0, #0
   11538:	beq	11554 <ftello64@plt+0x2f4>
   1153c:	mov	r1, r3
   11540:	str	r3, [sp, #44]	; 0x2c
   11544:	bl	10f84 <strcmp@plt>
   11548:	cmp	r0, #0
   1154c:	ldr	r3, [sp, #44]	; 0x2c
   11550:	bne	11f08 <ftello64@plt+0xca8>
   11554:	str	r3, [sp, #44]	; 0x2c
   11558:	b	11318 <ftello64@plt+0xb8>
   1155c:	mov	r3, #1
   11560:	str	r3, [sp, #32]
   11564:	b	11318 <ftello64@plt+0xb8>
   11568:	str	r7, [sp, #40]	; 0x28
   1156c:	b	11318 <ftello64@plt+0xb8>
   11570:	mov	fp, #1
   11574:	b	11318 <ftello64@plt+0xb8>
   11578:	ldrd	r2, [sp, #28]
   1157c:	ands	sl, r3, r2
   11580:	beq	116c4 <ftello64@plt+0x464>
   11584:	mov	r2, #5
   11588:	movw	r1, #38140	; 0x94fc
   1158c:	movt	r1, #1
   11590:	mov	r0, r7
   11594:	bl	11020 <dcgettext@plt>
   11598:	mov	r2, r0
   1159c:	mov	r1, r7
   115a0:	mov	r0, r7
   115a4:	bl	110bc <error@plt>
   115a8:	mov	r0, #1
   115ac:	bl	12100 <ftello64@plt+0xea0>
   115b0:	mov	r0, r7
   115b4:	bl	12100 <ftello64@plt+0xea0>
   115b8:	movw	r1, #39804	; 0x9b7c
   115bc:	movt	r1, #1
   115c0:	ldr	r0, [r8]
   115c4:	add	r3, sp, #80	; 0x50
   115c8:	mov	r2, #10
   115cc:	str	r1, [sp]
   115d0:	mov	r1, r7
   115d4:	bl	16af8 <ftello64@plt+0x5898>
   115d8:	cmp	r0, #0
   115dc:	bne	11600 <ftello64@plt+0x3a0>
   115e0:	ldr	r0, [sp, #56]	; 0x38
   115e4:	mov	r1, #0
   115e8:	ldrd	r2, [sp, #80]	; 0x50
   115ec:	cmp	r3, r1
   115f0:	cmpeq	r2, r0
   115f4:	movhi	r2, r0
   115f8:	str	r2, [sp, #56]	; 0x38
   115fc:	b	11318 <ftello64@plt+0xb8>
   11600:	cmp	r0, #1
   11604:	beq	11318 <ftello64@plt+0xb8>
   11608:	mov	r2, #5
   1160c:	movw	r1, #38024	; 0x9488
   11610:	movt	r1, #1
   11614:	mov	r0, r7
   11618:	bl	11020 <dcgettext@plt>
   1161c:	mov	r4, r0
   11620:	ldr	r0, [r8]
   11624:	bl	14e20 <ftello64@plt+0x3bc0>
   11628:	mov	r3, r0
   1162c:	mov	r2, r4
   11630:	mov	r1, r7
   11634:	mov	r0, #1
   11638:	bl	110bc <error@plt>
   1163c:	mov	r2, #5
   11640:	movw	r1, #37996	; 0x946c
   11644:	movt	r1, #1
   11648:	mvn	r4, #0
   1164c:	bl	11020 <dcgettext@plt>
   11650:	ldr	r2, [sp, #28]
   11654:	movw	r3, #39804	; 0x9b7c
   11658:	movt	r3, #1
   1165c:	mov	r5, #0
   11660:	strd	r4, [sp]
   11664:	str	r3, [sp, #8]
   11668:	mov	r3, #0
   1166c:	str	r0, [sp, #12]
   11670:	mov	r0, r6
   11674:	str	r2, [sp, #16]
   11678:	mov	r2, #0
   1167c:	bl	16af0 <ftello64@plt+0x5890>
   11680:	bl	1114c <__errno_location@plt>
   11684:	ldr	r5, [r0]
   11688:	mov	r2, #5
   1168c:	movw	r1, #37996	; 0x946c
   11690:	movt	r1, #1
   11694:	mov	r0, #0
   11698:	bl	11020 <dcgettext@plt>
   1169c:	mov	r4, r0
   116a0:	ldr	r0, [r8]
   116a4:	bl	14e20 <ftello64@plt+0x3bc0>
   116a8:	movw	r2, #38016	; 0x9480
   116ac:	movt	r2, #1
   116b0:	str	r0, [sp]
   116b4:	mov	r1, r5
   116b8:	mov	r3, r4
   116bc:	mov	r0, #1
   116c0:	bl	110bc <error@plt>
   116c4:	movw	r3, #41328	; 0xa170
   116c8:	movt	r3, #2
   116cc:	ldr	r8, [r3]
   116d0:	ldr	r3, [sp, #28]
   116d4:	sub	r7, r9, r8
   116d8:	add	r4, r5, r8, lsl #2
   116dc:	cmp	r3, #0
   116e0:	beq	11780 <ftello64@plt+0x520>
   116e4:	cmp	r7, #0
   116e8:	bgt	11a40 <ftello64@plt+0x7e0>
   116ec:	ldr	r3, [sp, #56]	; 0x38
   116f0:	cmp	r3, #0
   116f4:	bne	11aa8 <ftello64@plt+0x848>
   116f8:	ldr	r4, [sp, #56]	; 0x38
   116fc:	mov	r5, r4
   11700:	ldr	r3, [sp, #56]	; 0x38
   11704:	cmp	r3, r5
   11708:	movcs	r3, fp
   1170c:	orrcc	r3, fp, #1
   11710:	cmp	r3, #0
   11714:	beq	11900 <ftello64@plt+0x6a0>
   11718:	cmp	fp, #0
   1171c:	ldreq	r6, [sp, #56]	; 0x38
   11720:	beq	11904 <ftello64@plt+0x6a4>
   11724:	mvn	r1, #0
   11728:	ldr	r0, [sp, #48]	; 0x30
   1172c:	bl	14e74 <ftello64@plt+0x3c14>
   11730:	subs	r7, r0, #0
   11734:	bne	11820 <ftello64@plt+0x5c0>
   11738:	ldr	r1, [sp, #48]	; 0x30
   1173c:	movw	r3, #37928	; 0x9428
   11740:	movt	r3, #1
   11744:	subs	r2, r1, #0
   11748:	moveq	r2, r3
   1174c:	mov	r5, r2
   11750:	bl	1114c <__errno_location@plt>
   11754:	ldr	r4, [r0]
   11758:	mov	r2, r5
   1175c:	mov	r1, #3
   11760:	mov	r0, #0
   11764:	bl	14c48 <ftello64@plt+0x39e8>
   11768:	mov	r3, r0
   1176c:	movw	r2, #38020	; 0x9484
   11770:	movt	r2, #1
   11774:	mov	r0, #1
   11778:	mov	r1, r4
   1177c:	bl	110bc <error@plt>
   11780:	ldr	r3, [sp, #32]
   11784:	eor	r3, r3, #1
   11788:	cmp	r7, #1
   1178c:	movle	r3, #0
   11790:	andgt	r3, r3, #1
   11794:	cmp	r3, #0
   11798:	bne	11a00 <ftello64@plt+0x7a0>
   1179c:	ldr	r3, [sp, #56]	; 0x38
   117a0:	cmp	r3, #0
   117a4:	beq	116f8 <ftello64@plt+0x498>
   117a8:	ldr	r3, [sp, #32]
   117ac:	cmp	r3, #0
   117b0:	beq	11b00 <ftello64@plt+0x8a0>
   117b4:	mov	r5, r7
   117b8:	mov	r9, r7
   117bc:	ldr	r8, [sp, #28]
   117c0:	b	117d4 <ftello64@plt+0x574>
   117c4:	ldr	r0, [r4, r8, lsl #2]
   117c8:	add	r8, r8, #1
   117cc:	bl	11134 <strlen@plt>
   117d0:	add	r9, r9, r0
   117d4:	cmp	r7, r8
   117d8:	bgt	117c4 <ftello64@plt+0x564>
   117dc:	mov	r0, r9
   117e0:	mov	r9, #0
   117e4:	bl	164f0 <ftello64@plt+0x5290>
   117e8:	mov	r8, r0
   117ec:	ldr	sl, [sp, #40]	; 0x28
   117f0:	b	11810 <ftello64@plt+0x5b0>
   117f4:	mov	r0, r8
   117f8:	ldr	r1, [r4, r9, lsl #2]
   117fc:	bl	11008 <stpcpy@plt>
   11800:	str	r8, [r4, r9, lsl #2]
   11804:	mov	r8, r0
   11808:	add	r9, r9, #1
   1180c:	strb	sl, [r8], #1
   11810:	cmp	r7, r9
   11814:	bgt	117f4 <ftello64@plt+0x594>
   11818:	str	r8, [r4, r7, lsl #2]
   1181c:	b	11700 <ftello64@plt+0x4a0>
   11820:	ldr	r1, [sp, #28]
   11824:	ldr	r3, [sp, #56]	; 0x38
   11828:	ldr	r2, [sp, #32]
   1182c:	cmp	r3, #0
   11830:	moveq	r3, #1
   11834:	orrne	r3, r2, r1
   11838:	cmp	r3, #0
   1183c:	beq	11f14 <ftello64@plt+0xcb4>
   11840:	ldr	r3, [sp, #44]	; 0x2c
   11844:	cmp	r3, #0
   11848:	beq	11870 <ftello64@plt+0x610>
   1184c:	movw	r3, #41348	; 0xa184
   11850:	movt	r3, #2
   11854:	ldr	r0, [sp, #44]	; 0x2c
   11858:	movw	r1, #38268	; 0x957c
   1185c:	movt	r1, #1
   11860:	ldr	r2, [r3]
   11864:	bl	12774 <ftello64@plt+0x1514>
   11868:	cmp	r0, #0
   1186c:	beq	11abc <ftello64@plt+0x85c>
   11870:	ldr	r3, [sp, #56]	; 0x38
   11874:	cmp	r3, #0
   11878:	beq	118f8 <ftello64@plt+0x698>
   1187c:	cmp	r5, #0
   11880:	beq	11fc8 <ftello64@plt+0xd68>
   11884:	ldr	r3, [sp, #28]
   11888:	cmp	r3, #0
   1188c:	beq	11c70 <ftello64@plt+0xa10>
   11890:	add	r5, r6, #1
   11894:	mov	r8, #0
   11898:	ldr	fp, [sp, #40]	; 0x28
   1189c:	movw	r6, #38228	; 0x9554
   118a0:	movt	r6, #1
   118a4:	ldr	sl, [sp, #52]	; 0x34
   118a8:	mov	r4, r8
   118ac:	ldr	r9, [sp, #56]	; 0x38
   118b0:	sub	r5, r5, sl
   118b4:	subs	r5, r5, #1
   118b8:	sbc	r8, r8, #0
   118bc:	b	118f0 <ftello64@plt+0x690>
   118c0:	mov	r2, r5
   118c4:	mov	r3, r8
   118c8:	mov	r0, r7
   118cc:	bl	14ebc <ftello64@plt+0x3c5c>
   118d0:	add	r2, sl, r0
   118d4:	mov	r3, fp
   118d8:	mov	r1, r6
   118dc:	mov	r0, #1
   118e0:	bl	1117c <__printf_chk@plt>
   118e4:	cmp	r0, #0
   118e8:	blt	119d4 <ftello64@plt+0x774>
   118ec:	add	r4, r4, #1
   118f0:	cmp	r9, r4
   118f4:	bne	118c0 <ftello64@plt+0x660>
   118f8:	mov	r0, #0
   118fc:	bl	11128 <exit@plt>
   11900:	mov	r6, r5
   11904:	mov	r1, r5
   11908:	mov	r0, r6
   1190c:	bl	15138 <ftello64@plt+0x3ed8>
   11910:	mov	r1, r0
   11914:	ldr	r0, [sp, #48]	; 0x30
   11918:	bl	14e74 <ftello64@plt+0x3c14>
   1191c:	subs	sl, r0, #0
   11920:	beq	11738 <ftello64@plt+0x4d8>
   11924:	ldr	r1, [sp, #28]
   11928:	ldr	r3, [sp, #56]	; 0x38
   1192c:	ldr	r2, [sp, #32]
   11930:	cmp	r3, #0
   11934:	moveq	r9, #1
   11938:	orrne	r9, r2, r1
   1193c:	cmp	r9, #0
   11940:	beq	11acc <ftello64@plt+0x86c>
   11944:	mov	r2, r5
   11948:	mov	r1, r6
   1194c:	bl	1517c <ftello64@plt+0x3f1c>
   11950:	mov	r7, r0
   11954:	ldr	r0, [sp, #44]	; 0x2c
   11958:	cmp	r0, #0
   1195c:	beq	11980 <ftello64@plt+0x720>
   11960:	movw	r3, #41348	; 0xa184
   11964:	movt	r3, #2
   11968:	movw	r1, #38268	; 0x957c
   1196c:	movt	r1, #1
   11970:	ldr	r2, [r3]
   11974:	bl	12774 <ftello64@plt+0x1514>
   11978:	cmp	r0, #0
   1197c:	beq	11abc <ftello64@plt+0x85c>
   11980:	ldr	sl, [sp, #28]
   11984:	cmp	sl, #0
   11988:	bne	11a60 <ftello64@plt+0x800>
   1198c:	movw	r9, #41348	; 0xa184
   11990:	movt	r9, #2
   11994:	b	1199c <ftello64@plt+0x73c>
   11998:	add	sl, sl, #1
   1199c:	cmp	r6, sl
   119a0:	beq	118f8 <ftello64@plt+0x698>
   119a4:	ldr	r2, [r7, sl, lsl #2]
   119a8:	mov	r1, #1
   119ac:	ldr	r3, [r9]
   119b0:	add	r0, r4, r2, lsl #2
   119b4:	ldr	r2, [r4, r2, lsl #2]
   119b8:	ldr	r5, [r0, #4]
   119bc:	mov	r0, r2
   119c0:	sub	r5, r5, r2
   119c4:	mov	r2, r5
   119c8:	bl	10ff0 <fwrite_unlocked@plt>
   119cc:	cmp	r5, r0
   119d0:	beq	11998 <ftello64@plt+0x738>
   119d4:	bl	1114c <__errno_location@plt>
   119d8:	movw	r1, #38236	; 0x955c
   119dc:	movt	r1, #1
   119e0:	ldr	r4, [r0]
   119e4:	mov	r2, #5
   119e8:	mov	r0, #0
   119ec:	bl	11020 <dcgettext@plt>
   119f0:	mov	r2, r0
   119f4:	mov	r0, #1
   119f8:	mov	r1, r4
   119fc:	bl	110bc <error@plt>
   11a00:	movw	r1, #38248	; 0x9568
   11a04:	movt	r1, #1
   11a08:	ldr	r0, [sp, #28]
   11a0c:	mov	r2, #5
   11a10:	mov	r8, #4
   11a14:	bl	11020 <dcgettext@plt>
   11a18:	mov	r5, r0
   11a1c:	ldr	r0, [r4, r8]
   11a20:	bl	14e20 <ftello64@plt+0x3bc0>
   11a24:	mov	r1, #0
   11a28:	mov	r3, r0
   11a2c:	mov	r2, r5
   11a30:	mov	r0, r1
   11a34:	bl	110bc <error@plt>
   11a38:	mov	r0, #1
   11a3c:	bl	12100 <ftello64@plt+0xea0>
   11a40:	movw	r1, #38248	; 0x9568
   11a44:	movt	r1, #1
   11a48:	mov	r2, #5
   11a4c:	mov	r0, sl
   11a50:	bl	11020 <dcgettext@plt>
   11a54:	mov	r5, r0
   11a58:	mov	r8, sl
   11a5c:	b	11a1c <ftello64@plt+0x7bc>
   11a60:	movw	r5, #38228	; 0x9554
   11a64:	movt	r5, #1
   11a68:	ldr	r9, [sp, #40]	; 0x28
   11a6c:	mov	r4, #0
   11a70:	ldr	r8, [sp, #52]	; 0x34
   11a74:	b	11a9c <ftello64@plt+0x83c>
   11a78:	ldr	r2, [r7, r4, lsl #2]
   11a7c:	mov	r3, r9
   11a80:	mov	r1, r5
   11a84:	mov	r0, #1
   11a88:	add	r2, r8, r2
   11a8c:	bl	1117c <__printf_chk@plt>
   11a90:	cmp	r0, #0
   11a94:	blt	119d4 <ftello64@plt+0x774>
   11a98:	add	r4, r4, #1
   11a9c:	cmp	r6, r4
   11aa0:	bne	11a78 <ftello64@plt+0x818>
   11aa4:	b	118f8 <ftello64@plt+0x698>
   11aa8:	ldr	r3, [sp, #52]	; 0x34
   11aac:	add	r5, r6, #1
   11ab0:	mov	r4, sl
   11ab4:	sub	r5, r5, r3
   11ab8:	b	11700 <ftello64@plt+0x4a0>
   11abc:	bl	1114c <__errno_location@plt>
   11ac0:	ldr	r4, [r0]
   11ac4:	ldr	r2, [sp, #44]	; 0x2c
   11ac8:	b	1175c <ftello64@plt+0x4fc>
   11acc:	movw	r3, #41344	; 0xa180
   11ad0:	movt	r3, #2
   11ad4:	mov	r8, r9
   11ad8:	str	r3, [sp, #64]	; 0x40
   11adc:	ldr	r3, [sp, #64]	; 0x40
   11ae0:	ldr	r0, [r3]
   11ae4:	bl	125f4 <ftello64@plt+0x1394>
   11ae8:	cmp	r0, #0
   11aec:	beq	11f30 <ftello64@plt+0xcd0>
   11af0:	bl	1114c <__errno_location@plt>
   11af4:	movw	r1, #38796	; 0x978c
   11af8:	movt	r1, #1
   11afc:	b	119e0 <ftello64@plt+0x780>
   11b00:	cmp	r7, #1
   11b04:	beq	11cdc <ftello64@plt+0xa7c>
   11b08:	movw	r3, #41344	; 0xa180
   11b0c:	movt	r3, #2
   11b10:	str	r3, [sp, #64]	; 0x40
   11b14:	ldr	r3, [sp, #64]	; 0x40
   11b18:	mov	r1, #2
   11b1c:	ldr	r0, [r3]
   11b20:	bl	125a4 <ftello64@plt+0x1344>
   11b24:	ldr	r3, [sp, #56]	; 0x38
   11b28:	cmn	r3, #1
   11b2c:	movne	r3, #0
   11b30:	moveq	r3, #1
   11b34:	orrs	r1, fp, r3
   11b38:	add	r3, sp, #80	; 0x50
   11b3c:	str	r3, [sp, #60]	; 0x3c
   11b40:	bne	11bb4 <ftello64@plt+0x954>
   11b44:	mov	r2, r3
   11b48:	mov	r0, #3
   11b4c:	bl	11068 <__fxstat64@plt>
   11b50:	cmp	r0, #0
   11b54:	bne	11d50 <ftello64@plt+0xaf0>
   11b58:	ldr	r3, [sp, #96]	; 0x60
   11b5c:	and	r3, r3, #53248	; 0xd000
   11b60:	cmp	r3, #32768	; 0x8000
   11b64:	bne	11d50 <ftello64@plt+0xaf0>
   11b68:	mov	r1, #1
   11b6c:	mov	r3, #0
   11b70:	ldrd	r4, [sp, #128]	; 0x80
   11b74:	mov	r2, #0
   11b78:	str	r1, [sp]
   11b7c:	bl	11080 <lseek64@plt>
   11b80:	cmp	r0, #0
   11b84:	sbcs	r3, r1, #0
   11b88:	blt	11d50 <ftello64@plt+0xaf0>
   11b8c:	subs	r3, r4, r0
   11b90:	mov	r2, #8388608	; 0x800000
   11b94:	sbc	r1, r5, r1
   11b98:	str	r3, [sp, #72]	; 0x48
   11b9c:	mov	r3, #0
   11ba0:	str	r1, [sp, #76]	; 0x4c
   11ba4:	ldrd	r0, [sp, #72]	; 0x48
   11ba8:	cmp	r2, r0
   11bac:	sbcs	r3, r3, r1
   11bb0:	blt	11d50 <ftello64@plt+0xaf0>
   11bb4:	ldrd	r2, [sp, #60]	; 0x3c
   11bb8:	mov	r1, #0
   11bbc:	ldr	r0, [r3]
   11bc0:	bl	15bd8 <ftello64@plt+0x4978>
   11bc4:	subs	r8, r0, #0
   11bc8:	beq	11af0 <ftello64@plt+0x890>
   11bcc:	ldr	r4, [sp, #80]	; 0x50
   11bd0:	cmp	r4, #0
   11bd4:	beq	11bfc <ftello64@plt+0x99c>
   11bd8:	add	r3, r8, r4
   11bdc:	ldr	r2, [sp, #40]	; 0x28
   11be0:	ldrb	r3, [r3, #-1]
   11be4:	cmp	r3, r2
   11be8:	beq	11bfc <ftello64@plt+0x99c>
   11bec:	add	r3, r4, #1
   11bf0:	strb	r2, [r8, r4]
   11bf4:	mov	r4, r3
   11bf8:	str	r3, [sp, #80]	; 0x50
   11bfc:	add	r4, r8, r4
   11c00:	mov	r0, r8
   11c04:	ldr	r9, [sp, #40]	; 0x28
   11c08:	mov	r5, #0
   11c0c:	b	11c20 <ftello64@plt+0x9c0>
   11c10:	mov	r1, r9
   11c14:	mov	r5, r7
   11c18:	bl	11050 <rawmemchr@plt>
   11c1c:	add	r0, r0, #1
   11c20:	cmp	r4, r0
   11c24:	add	r7, r5, #1
   11c28:	bhi	11c10 <ftello64@plt+0x9b0>
   11c2c:	mov	r0, r7
   11c30:	mov	r1, #4
   11c34:	bl	16658 <ftello64@plt+0x53f8>
   11c38:	mov	r4, r0
   11c3c:	mov	r7, r0
   11c40:	add	r9, r0, r5, lsl #2
   11c44:	mov	r0, r8
   11c48:	str	r8, [r4]
   11c4c:	ldr	r8, [sp, #40]	; 0x28
   11c50:	b	11c64 <ftello64@plt+0xa04>
   11c54:	mov	r1, r8
   11c58:	bl	11050 <rawmemchr@plt>
   11c5c:	add	r0, r0, #1
   11c60:	str	r0, [r7, #4]!
   11c64:	cmp	r9, r7
   11c68:	bne	11c54 <ftello64@plt+0x9f4>
   11c6c:	b	11700 <ftello64@plt+0x4a0>
   11c70:	mov	r3, #0
   11c74:	subs	r8, r5, #1
   11c78:	ldr	r6, [sp, #28]
   11c7c:	movw	r9, #41348	; 0xa184
   11c80:	movt	r9, #2
   11c84:	sbc	sl, r3, #0
   11c88:	ldr	fp, [sp, #56]	; 0x38
   11c8c:	b	11c94 <ftello64@plt+0xa34>
   11c90:	add	r6, r6, #1
   11c94:	cmp	fp, r6
   11c98:	beq	118f8 <ftello64@plt+0x698>
   11c9c:	mov	r2, r8
   11ca0:	mov	r3, sl
   11ca4:	mov	r0, r7
   11ca8:	bl	14ebc <ftello64@plt+0x3c5c>
   11cac:	add	ip, r4, r0, lsl #2
   11cb0:	ldr	r2, [r4, r0, lsl #2]
   11cb4:	mov	r1, #1
   11cb8:	ldr	r5, [ip, #4]
   11cbc:	ldr	r3, [r9]
   11cc0:	mov	r0, r2
   11cc4:	sub	r5, r5, r2
   11cc8:	mov	r2, r5
   11ccc:	bl	10ff0 <fwrite_unlocked@plt>
   11cd0:	cmp	r5, r0
   11cd4:	beq	11c90 <ftello64@plt+0xa30>
   11cd8:	b	119d4 <ftello64@plt+0x774>
   11cdc:	ldr	r4, [r5, r8, lsl #2]
   11ce0:	movw	r1, #38176	; 0x9520
   11ce4:	movt	r1, #1
   11ce8:	mov	r0, r4
   11cec:	bl	10f84 <strcmp@plt>
   11cf0:	movw	r3, #41344	; 0xa180
   11cf4:	movt	r3, #2
   11cf8:	cmp	r0, #0
   11cfc:	str	r3, [sp, #64]	; 0x40
   11d00:	beq	11b14 <ftello64@plt+0x8b4>
   11d04:	mov	r0, r4
   11d08:	movw	r1, #38180	; 0x9524
   11d0c:	movt	r1, #1
   11d10:	ldr	r2, [r3]
   11d14:	bl	12774 <ftello64@plt+0x1514>
   11d18:	cmp	r0, #0
   11d1c:	bne	11b14 <ftello64@plt+0x8b4>
   11d20:	bl	1114c <__errno_location@plt>
   11d24:	ldr	r4, [r0]
   11d28:	mov	r1, #3
   11d2c:	ldr	r2, [r5, r8, lsl #2]
   11d30:	ldr	r0, [sp, #32]
   11d34:	bl	14c48 <ftello64@plt+0x39e8>
   11d38:	mov	r3, r0
   11d3c:	movw	r2, #38020	; 0x9484
   11d40:	movt	r2, #1
   11d44:	mov	r1, r4
   11d48:	mov	r0, r7
   11d4c:	bl	110bc <error@plt>
   11d50:	mvn	r1, #0
   11d54:	ldr	r0, [sp, #48]	; 0x30
   11d58:	bl	14e74 <ftello64@plt+0x3c14>
   11d5c:	subs	sl, r0, #0
   11d60:	beq	11738 <ftello64@plt+0x4d8>
   11d64:	ldr	r5, [sp, #56]	; 0x38
   11d68:	mov	r1, #12
   11d6c:	mov	r6, #0
   11d70:	mov	r7, #0
   11d74:	ldr	r3, [sp, #64]	; 0x40
   11d78:	cmp	r5, #1024	; 0x400
   11d7c:	movcc	r4, r5
   11d80:	movcs	r4, #1024	; 0x400
   11d84:	ldr	r9, [r3]
   11d88:	mov	r3, #0
   11d8c:	mov	r0, r4
   11d90:	str	r3, [sp, #48]	; 0x30
   11d94:	bl	16818 <ftello64@plt+0x55b8>
   11d98:	mov	r2, r5
   11d9c:	mov	r3, #0
   11da0:	mov	r8, r0
   11da4:	mov	r5, #12
   11da8:	strd	r2, [sp, #32]
   11dac:	ldr	r3, [sp, #48]	; 0x30
   11db0:	mov	fp, r3
   11db4:	ldrd	r2, [sp, #32]
   11db8:	cmp	r7, r3
   11dbc:	cmpeq	r6, r2
   11dc0:	bcs	11e20 <ftello64@plt+0xbc0>
   11dc4:	mov	r1, r9
   11dc8:	mla	r0, r5, r6, r8
   11dcc:	ldr	r2, [sp, #40]	; 0x28
   11dd0:	bl	129f4 <ftello64@plt+0x1794>
   11dd4:	subs	fp, r0, #0
   11dd8:	beq	11e9c <ftello64@plt+0xc3c>
   11ddc:	adds	r6, r6, #1
   11de0:	mov	r3, #0
   11de4:	adc	r7, r7, #0
   11de8:	cmp	r7, r3
   11dec:	cmpeq	r6, r4
   11df0:	bcc	11db4 <ftello64@plt+0xb54>
   11df4:	add	r4, r4, #1024	; 0x400
   11df8:	mov	r0, r8
   11dfc:	mov	r1, r4
   11e00:	mov	r2, #12
   11e04:	bl	165d4 <ftello64@plt+0x5374>
   11e08:	mov	r8, r0
   11e0c:	mov	r2, #12288	; 0x3000
   11e10:	mla	r0, r5, r6, r0
   11e14:	mov	r1, #0
   11e18:	bl	11170 <memset@plt>
   11e1c:	b	11db4 <ftello64@plt+0xb54>
   11e20:	cmp	fp, #0
   11e24:	beq	11e9c <ftello64@plt+0xc3c>
   11e28:	ldr	r0, [sp, #60]	; 0x3c
   11e2c:	bl	129e0 <ftello64@plt+0x1780>
   11e30:	ldr	fp, [sp, #40]	; 0x28
   11e34:	b	11e48 <ftello64@plt+0xbe8>
   11e38:	orrs	r3, r6, r7
   11e3c:	beq	11ecc <ftello64@plt+0xc6c>
   11e40:	mov	r6, r4
   11e44:	mov	r7, r5
   11e48:	adds	r4, r6, #1
   11e4c:	mov	r2, r6
   11e50:	mov	r3, r7
   11e54:	mov	r0, sl
   11e58:	adc	r5, r7, #0
   11e5c:	bl	14ebc <ftello64@plt+0x3c5c>
   11e60:	ldrd	r2, [sp, #32]
   11e64:	cmp	r3, r1
   11e68:	mov	r1, r9
   11e6c:	cmpeq	r2, r0
   11e70:	mov	r2, fp
   11e74:	movhi	r3, #12
   11e78:	ldrls	r0, [sp, #60]	; 0x3c
   11e7c:	mlahi	r0, r3, r0, r8
   11e80:	bl	129f4 <ftello64@plt+0x1794>
   11e84:	cmp	r0, #0
   11e88:	bne	11e38 <ftello64@plt+0xbd8>
   11e8c:	orrs	r3, r6, r7
   11e90:	beq	11fec <ftello64@plt+0xd8c>
   11e94:	ldr	r0, [sp, #60]	; 0x3c
   11e98:	bl	12b28 <ftello64@plt+0x18c8>
   11e9c:	ldr	r3, [r9]
   11ea0:	tst	r3, #32
   11ea4:	bne	11af0 <ftello64@plt+0x890>
   11ea8:	ldrd	r2, [sp, #32]
   11eac:	mov	r4, #0
   11eb0:	mov	r9, #1
   11eb4:	cmp	r3, r7
   11eb8:	cmpeq	r2, r6
   11ebc:	movhi	r2, r6
   11ec0:	mov	r5, r2
   11ec4:	mov	r6, r2
   11ec8:	b	11adc <ftello64@plt+0x87c>
   11ecc:	mov	r6, #1
   11ed0:	mov	r7, #0
   11ed4:	b	11e94 <ftello64@plt+0xc34>
   11ed8:	movw	r1, #38080	; 0x94c0
   11edc:	movt	r1, #1
   11ee0:	mov	r2, #5
   11ee4:	mov	r0, r7
   11ee8:	bl	11020 <dcgettext@plt>
   11eec:	mov	r2, r0
   11ef0:	mov	r1, r7
   11ef4:	mov	r0, #1
   11ef8:	bl	110bc <error@plt>
   11efc:	movw	r1, #37964	; 0x944c
   11f00:	movt	r1, #1
   11f04:	b	11ee0 <ftello64@plt+0xc80>
   11f08:	movw	r1, #38048	; 0x94a0
   11f0c:	movt	r1, #1
   11f10:	b	11ee0 <ftello64@plt+0xc80>
   11f14:	movw	r3, #41344	; 0xa180
   11f18:	movt	r3, #2
   11f1c:	ldr	r0, [r3]
   11f20:	bl	125f4 <ftello64@plt+0x1394>
   11f24:	cmp	r0, #0
   11f28:	beq	11840 <ftello64@plt+0x5e0>
   11f2c:	b	11af0 <ftello64@plt+0x890>
   11f30:	mov	r0, sl
   11f34:	mov	r2, r5
   11f38:	mov	r1, r6
   11f3c:	bl	1517c <ftello64@plt+0x3f1c>
   11f40:	ldr	r3, [sp, #44]	; 0x2c
   11f44:	mov	r7, r0
   11f48:	cmp	r3, #0
   11f4c:	beq	11f74 <ftello64@plt+0xd14>
   11f50:	movw	r3, #41348	; 0xa184
   11f54:	movt	r3, #2
   11f58:	ldr	r0, [sp, #44]	; 0x2c
   11f5c:	movw	r1, #38268	; 0x957c
   11f60:	movt	r1, #1
   11f64:	ldr	r2, [r3]
   11f68:	bl	12774 <ftello64@plt+0x1514>
   11f6c:	cmp	r0, #0
   11f70:	beq	11abc <ftello64@plt+0x85c>
   11f74:	cmp	r9, #0
   11f78:	beq	11980 <ftello64@plt+0x720>
   11f7c:	movw	r9, #41348	; 0xa184
   11f80:	movt	r9, #2
   11f84:	mov	r6, #0
   11f88:	mov	sl, #12
   11f8c:	b	11fbc <ftello64@plt+0xd5c>
   11f90:	ldr	r4, [r7, r6, lsl #2]
   11f94:	mov	r1, #1
   11f98:	ldr	r3, [r9]
   11f9c:	mla	r4, sl, r4, r8
   11fa0:	ldr	r2, [r4, #4]
   11fa4:	ldr	r0, [r4, #8]
   11fa8:	bl	10ff0 <fwrite_unlocked@plt>
   11fac:	ldr	r3, [r4, #4]
   11fb0:	cmp	r0, r3
   11fb4:	bne	119d4 <ftello64@plt+0x774>
   11fb8:	add	r6, r6, #1
   11fbc:	cmp	r6, r5
   11fc0:	bne	11f90 <ftello64@plt+0xd30>
   11fc4:	b	118f8 <ftello64@plt+0x698>
   11fc8:	mov	r2, #5
   11fcc:	movw	r1, #38208	; 0x9540
   11fd0:	movt	r1, #1
   11fd4:	mov	r0, r5
   11fd8:	bl	11020 <dcgettext@plt>
   11fdc:	mov	r2, r0
   11fe0:	mov	r1, r5
   11fe4:	mov	r0, #1
   11fe8:	bl	110bc <error@plt>
   11fec:	mov	r2, #5
   11ff0:	movw	r1, #38184	; 0x9528
   11ff4:	movt	r1, #1
   11ff8:	bl	11020 <dcgettext@plt>
   11ffc:	mov	r2, r0
   12000:	mov	r1, #75	; 0x4b
   12004:	mov	r0, #1
   12008:	bl	110bc <error@plt>
   1200c:	andeq	r8, r1, ip, lsl pc
   12010:	mov	fp, #0
   12014:	mov	lr, #0
   12018:	pop	{r1}		; (ldr r1, [sp], #4)
   1201c:	mov	r2, sp
   12020:	push	{r2}		; (str r2, [sp, #-4]!)
   12024:	push	{r0}		; (str r0, [sp, #-4]!)
   12028:	ldr	ip, [pc, #16]	; 12040 <ftello64@plt+0xde0>
   1202c:	push	{ip}		; (str ip, [sp, #-4]!)
   12030:	ldr	r0, [pc, #12]	; 12044 <ftello64@plt+0xde4>
   12034:	ldr	r3, [pc, #12]	; 12048 <ftello64@plt+0xde8>
   12038:	bl	110e0 <__libc_start_main@plt>
   1203c:	bl	1123c <abort@plt>
   12040:			; <UNDEFINED> instruction: 0x00018ebc
   12044:	andeq	r1, r1, r0, ror r2
   12048:	andeq	r8, r1, ip, asr lr
   1204c:	ldr	r3, [pc, #20]	; 12068 <ftello64@plt+0xe08>
   12050:	ldr	r2, [pc, #20]	; 1206c <ftello64@plt+0xe0c>
   12054:	add	r3, pc, r3
   12058:	ldr	r2, [r3, r2]
   1205c:	cmp	r2, #0
   12060:	bxeq	lr
   12064:	b	110f8 <__gmon_start__@plt>
   12068:	andeq	r7, r1, r4, lsr #31
   1206c:	andeq	r0, r0, r4, lsl r1
   12070:	ldr	r0, [pc, #24]	; 12090 <ftello64@plt+0xe30>
   12074:	ldr	r3, [pc, #24]	; 12094 <ftello64@plt+0xe34>
   12078:	cmp	r3, r0
   1207c:	bxeq	lr
   12080:	ldr	r3, [pc, #16]	; 12098 <ftello64@plt+0xe38>
   12084:	cmp	r3, #0
   12088:	bxeq	lr
   1208c:	bx	r3
   12090:	andeq	sl, r2, r8, ror #2
   12094:	andeq	sl, r2, r8, ror #2
   12098:	andeq	r0, r0, r0
   1209c:	ldr	r0, [pc, #36]	; 120c8 <ftello64@plt+0xe68>
   120a0:	ldr	r1, [pc, #36]	; 120cc <ftello64@plt+0xe6c>
   120a4:	sub	r1, r1, r0
   120a8:	asr	r1, r1, #2
   120ac:	add	r1, r1, r1, lsr #31
   120b0:	asrs	r1, r1, #1
   120b4:	bxeq	lr
   120b8:	ldr	r3, [pc, #16]	; 120d0 <ftello64@plt+0xe70>
   120bc:	cmp	r3, #0
   120c0:	bxeq	lr
   120c4:	bx	r3
   120c8:	andeq	sl, r2, r8, ror #2
   120cc:	andeq	sl, r2, r8, ror #2
   120d0:	andeq	r0, r0, r0
   120d4:	push	{r4, lr}
   120d8:	ldr	r4, [pc, #24]	; 120f8 <ftello64@plt+0xe98>
   120dc:	ldrb	r3, [r4]
   120e0:	cmp	r3, #0
   120e4:	popne	{r4, pc}
   120e8:	bl	12070 <ftello64@plt+0xe10>
   120ec:	mov	r3, #1
   120f0:	strb	r3, [r4]
   120f4:	pop	{r4, pc}
   120f8:	andeq	sl, r2, ip, lsl #3
   120fc:	b	1209c <ftello64@plt+0xe3c>
   12100:	subs	r6, r0, #0
   12104:	str	r7, [sp, #-8]!
   12108:	str	lr, [sp, #4]
   1210c:	sub	sp, sp, #64	; 0x40
   12110:	beq	12158 <ftello64@plt+0xef8>
   12114:	movw	r3, #41336	; 0xa178
   12118:	movt	r3, #2
   1211c:	ldr	r4, [r3]
   12120:	mov	r2, #5
   12124:	movw	r1, #36804	; 0x8fc4
   12128:	movt	r1, #1
   1212c:	mov	r0, #0
   12130:	bl	11020 <dcgettext@plt>
   12134:	movw	r3, #41368	; 0xa198
   12138:	movt	r3, #2
   1213c:	mov	r2, r0
   12140:	mov	r1, #1
   12144:	ldr	r3, [r3]
   12148:	mov	r0, r4
   1214c:	bl	11194 <__fprintf_chk@plt>
   12150:	mov	r0, r6
   12154:	bl	11128 <exit@plt>
   12158:	mov	r2, #5
   1215c:	movw	r1, #36844	; 0x8fec
   12160:	movt	r1, #1
   12164:	movw	r7, #41348	; 0xa184
   12168:	movt	r7, #2
   1216c:	bl	11020 <dcgettext@plt>
   12170:	movw	r3, #41368	; 0xa198
   12174:	movt	r3, #2
   12178:	ldr	ip, [r3]
   1217c:	mov	r1, r0
   12180:	mov	r0, #1
   12184:	mov	r3, ip
   12188:	mov	r2, ip
   1218c:	str	ip, [sp]
   12190:	bl	1117c <__printf_chk@plt>
   12194:	mov	r2, #5
   12198:	movw	r1, #36940	; 0x904c
   1219c:	movt	r1, #1
   121a0:	mov	r0, r6
   121a4:	bl	11020 <dcgettext@plt>
   121a8:	ldr	r1, [r7]
   121ac:	bl	10f6c <fputs_unlocked@plt>
   121b0:	mov	r2, #5
   121b4:	movw	r1, #37008	; 0x9090
   121b8:	movt	r1, #1
   121bc:	mov	r0, r6
   121c0:	bl	11020 <dcgettext@plt>
   121c4:	ldr	r1, [r7]
   121c8:	bl	10f6c <fputs_unlocked@plt>
   121cc:	mov	r2, #5
   121d0:	movw	r1, #37064	; 0x90c8
   121d4:	movt	r1, #1
   121d8:	mov	r0, r6
   121dc:	bl	11020 <dcgettext@plt>
   121e0:	ldr	r1, [r7]
   121e4:	bl	10f6c <fputs_unlocked@plt>
   121e8:	mov	r2, #5
   121ec:	movw	r1, #37140	; 0x9114
   121f0:	movt	r1, #1
   121f4:	mov	r0, r6
   121f8:	bl	11020 <dcgettext@plt>
   121fc:	ldr	r1, [r7]
   12200:	bl	10f6c <fputs_unlocked@plt>
   12204:	mov	r2, #5
   12208:	movw	r1, #37524	; 0x9294
   1220c:	movt	r1, #1
   12210:	mov	r0, r6
   12214:	bl	11020 <dcgettext@plt>
   12218:	ldr	r1, [r7]
   1221c:	bl	10f6c <fputs_unlocked@plt>
   12220:	mov	r2, #5
   12224:	movw	r1, #37588	; 0x92d4
   12228:	movt	r1, #1
   1222c:	mov	r0, r6
   12230:	bl	11020 <dcgettext@plt>
   12234:	ldr	r1, [r7]
   12238:	bl	10f6c <fputs_unlocked@plt>
   1223c:	mov	r2, #5
   12240:	movw	r1, #37636	; 0x9304
   12244:	movt	r1, #1
   12248:	mov	r0, r6
   1224c:	bl	11020 <dcgettext@plt>
   12250:	ldr	r1, [r7]
   12254:	bl	10f6c <fputs_unlocked@plt>
   12258:	movw	lr, #36580	; 0x8ee4
   1225c:	movt	lr, #1
   12260:	ldr	ip, [lr]
   12264:	ldr	r4, [lr, #4]
   12268:	ldrd	r8, [lr, #8]
   1226c:	subs	r1, ip, #0
   12270:	str	ip, [sp, #8]
   12274:	ldrd	r2, [lr, #16]
   12278:	str	r4, [sp, #12]
   1227c:	ldrd	r4, [lr, #24]
   12280:	strd	r8, [sp, #16]
   12284:	ldrd	r8, [lr, #32]
   12288:	strd	r2, [sp, #24]
   1228c:	ldrd	r2, [lr, #40]	; 0x28
   12290:	strd	r4, [sp, #32]
   12294:	ldrd	r4, [lr, #48]	; 0x30
   12298:	strd	r8, [sp, #40]	; 0x28
   1229c:	strd	r2, [sp, #48]	; 0x30
   122a0:	strd	r4, [sp, #56]	; 0x38
   122a4:	movwne	r5, #36796	; 0x8fbc
   122a8:	add	r4, sp, #8
   122ac:	movtne	r5, #1
   122b0:	bne	123a8 <ftello64@plt+0x1148>
   122b4:	ldr	r4, [r4, #4]
   122b8:	movw	r1, #37692	; 0x933c
   122bc:	movt	r1, #1
   122c0:	mov	r2, #5
   122c4:	cmp	r4, #0
   122c8:	beq	123bc <ftello64@plt+0x115c>
   122cc:	mov	r0, #0
   122d0:	bl	11020 <dcgettext@plt>
   122d4:	mov	r1, r0
   122d8:	movw	r3, #37716	; 0x9354
   122dc:	movt	r3, #1
   122e0:	movw	r2, #37756	; 0x937c
   122e4:	movt	r2, #1
   122e8:	mov	r0, #1
   122ec:	bl	1117c <__printf_chk@plt>
   122f0:	mov	r1, #0
   122f4:	mov	r0, #5
   122f8:	bl	111d0 <setlocale@plt>
   122fc:	cmp	r0, #0
   12300:	movweq	r5, #36796	; 0x8fbc
   12304:	movteq	r5, #1
   12308:	beq	1232c <ftello64@plt+0x10cc>
   1230c:	movw	r1, #37772	; 0x938c
   12310:	movt	r1, #1
   12314:	mov	r2, #3
   12318:	movw	r5, #36796	; 0x8fbc
   1231c:	movt	r5, #1
   12320:	bl	11230 <strncmp@plt>
   12324:	cmp	r0, #0
   12328:	bne	12474 <ftello64@plt+0x1214>
   1232c:	mov	r2, #5
   12330:	movw	r1, #37848	; 0x93d8
   12334:	movt	r1, #1
   12338:	mov	r0, #0
   1233c:	bl	11020 <dcgettext@plt>
   12340:	mov	r1, r0
   12344:	movw	r3, #36796	; 0x8fbc
   12348:	movt	r3, #1
   1234c:	movw	r2, #37716	; 0x9354
   12350:	movt	r2, #1
   12354:	mov	r0, #1
   12358:	bl	1117c <__printf_chk@plt>
   1235c:	mov	r2, #5
   12360:	movw	r1, #37876	; 0x93f4
   12364:	movt	r1, #1
   12368:	mov	r0, #0
   1236c:	bl	11020 <dcgettext@plt>
   12370:	movw	r2, #38280	; 0x9588
   12374:	movt	r2, #1
   12378:	cmp	r4, r5
   1237c:	movw	r3, #39804	; 0x9b7c
   12380:	movt	r3, #1
   12384:	mov	r1, r0
   12388:	moveq	r3, r2
   1238c:	mov	r2, r4
   12390:	mov	r0, #1
   12394:	bl	1117c <__printf_chk@plt>
   12398:	b	12150 <ftello64@plt+0xef0>
   1239c:	ldr	r1, [r4, #8]!
   123a0:	cmp	r1, #0
   123a4:	beq	122b4 <ftello64@plt+0x1054>
   123a8:	mov	r0, r5
   123ac:	bl	10f84 <strcmp@plt>
   123b0:	cmp	r0, #0
   123b4:	bne	1239c <ftello64@plt+0x113c>
   123b8:	b	122b4 <ftello64@plt+0x1054>
   123bc:	mov	r0, r4
   123c0:	bl	11020 <dcgettext@plt>
   123c4:	mov	r1, r0
   123c8:	movw	r3, #37716	; 0x9354
   123cc:	movt	r3, #1
   123d0:	movw	r2, #37756	; 0x937c
   123d4:	movt	r2, #1
   123d8:	mov	r0, #1
   123dc:	bl	1117c <__printf_chk@plt>
   123e0:	mov	r1, r4
   123e4:	mov	r0, #5
   123e8:	bl	111d0 <setlocale@plt>
   123ec:	cmp	r0, #0
   123f0:	beq	1240c <ftello64@plt+0x11ac>
   123f4:	movw	r1, #37772	; 0x938c
   123f8:	movt	r1, #1
   123fc:	mov	r2, #3
   12400:	bl	11230 <strncmp@plt>
   12404:	cmp	r0, #0
   12408:	bne	12468 <ftello64@plt+0x1208>
   1240c:	mov	r2, #5
   12410:	movw	r1, #37848	; 0x93d8
   12414:	movt	r1, #1
   12418:	mov	r0, #0
   1241c:	bl	11020 <dcgettext@plt>
   12420:	mov	r1, r0
   12424:	movw	r3, #36796	; 0x8fbc
   12428:	movt	r3, #1
   1242c:	movw	r2, #37716	; 0x9354
   12430:	movt	r2, #1
   12434:	mov	r0, #1
   12438:	bl	1117c <__printf_chk@plt>
   1243c:	movw	r1, #37876	; 0x93f4
   12440:	movt	r1, #1
   12444:	mov	r2, #5
   12448:	mov	r0, #0
   1244c:	bl	11020 <dcgettext@plt>
   12450:	movw	r4, #36796	; 0x8fbc
   12454:	movt	r4, #1
   12458:	movw	r3, #38280	; 0x9588
   1245c:	movt	r3, #1
   12460:	mov	r1, r0
   12464:	b	1238c <ftello64@plt+0x112c>
   12468:	movw	r5, #36796	; 0x8fbc
   1246c:	movt	r5, #1
   12470:	mov	r4, r5
   12474:	mov	r2, #5
   12478:	movw	r1, #37776	; 0x9390
   1247c:	movt	r1, #1
   12480:	mov	r0, #0
   12484:	bl	11020 <dcgettext@plt>
   12488:	ldr	r1, [r7]
   1248c:	bl	10f6c <fputs_unlocked@plt>
   12490:	b	1232c <ftello64@plt+0x10cc>
   12494:	movw	r3, #41360	; 0xa190
   12498:	movt	r3, #2
   1249c:	str	r0, [r3]
   124a0:	bx	lr
   124a4:	movw	r3, #41360	; 0xa190
   124a8:	movt	r3, #2
   124ac:	strb	r0, [r3, #4]
   124b0:	bx	lr
   124b4:	movw	r3, #41348	; 0xa184
   124b8:	movt	r3, #2
   124bc:	strd	r4, [sp, #-16]!
   124c0:	ldr	r0, [r3]
   124c4:	str	r6, [sp, #8]
   124c8:	str	lr, [sp, #12]
   124cc:	sub	sp, sp, #8
   124d0:	bl	175a8 <ftello64@plt+0x6348>
   124d4:	cmp	r0, #0
   124d8:	beq	12504 <ftello64@plt+0x12a4>
   124dc:	movw	r4, #41360	; 0xa190
   124e0:	movt	r4, #2
   124e4:	ldrb	r6, [r4, #4]
   124e8:	bl	1114c <__errno_location@plt>
   124ec:	mov	r5, r0
   124f0:	cmp	r6, #0
   124f4:	beq	12530 <ftello64@plt+0x12d0>
   124f8:	ldr	r3, [r0]
   124fc:	cmp	r3, #32
   12500:	bne	12530 <ftello64@plt+0x12d0>
   12504:	movw	r3, #41336	; 0xa178
   12508:	movt	r3, #2
   1250c:	ldr	r0, [r3]
   12510:	bl	175a8 <ftello64@plt+0x6348>
   12514:	cmp	r0, #0
   12518:	bne	12578 <ftello64@plt+0x1318>
   1251c:	add	sp, sp, #8
   12520:	ldrd	r4, [sp]
   12524:	ldr	r6, [sp, #8]
   12528:	add	sp, sp, #12
   1252c:	pop	{pc}		; (ldr pc, [sp], #4)
   12530:	movw	r1, #38236	; 0x955c
   12534:	movt	r1, #1
   12538:	mov	r2, #5
   1253c:	mov	r0, #0
   12540:	bl	11020 <dcgettext@plt>
   12544:	mov	r6, r0
   12548:	ldr	r0, [r4]
   1254c:	cmp	r0, #0
   12550:	beq	12588 <ftello64@plt+0x1328>
   12554:	ldr	r4, [r5]
   12558:	bl	14c34 <ftello64@plt+0x39d4>
   1255c:	mov	r3, r0
   12560:	movw	r2, #38016	; 0x9480
   12564:	movt	r2, #1
   12568:	mov	r0, #0
   1256c:	str	r6, [sp]
   12570:	mov	r1, r4
   12574:	bl	110bc <error@plt>
   12578:	movw	r3, #41252	; 0xa124
   1257c:	movt	r3, #2
   12580:	ldr	r0, [r3]
   12584:	bl	10fc0 <_exit@plt>
   12588:	mov	r3, r6
   1258c:	movw	r2, #38020	; 0x9484
   12590:	movt	r2, #1
   12594:	ldr	r1, [r5]
   12598:	bl	110bc <error@plt>
   1259c:	b	12578 <ftello64@plt+0x1318>
   125a0:	b	10f90 <posix_fadvise64@plt>
   125a4:	cmp	r0, #0
   125a8:	bxeq	lr
   125ac:	str	r4, [sp, #-16]!
   125b0:	mov	r4, r1
   125b4:	strd	r6, [sp, #4]
   125b8:	mov	r6, #0
   125bc:	mov	r7, #0
   125c0:	str	lr, [sp, #12]
   125c4:	sub	sp, sp, #16
   125c8:	bl	11188 <fileno@plt>
   125cc:	mov	r2, r6
   125d0:	mov	r3, r7
   125d4:	strd	r6, [sp]
   125d8:	str	r4, [sp, #8]
   125dc:	bl	10f90 <posix_fadvise64@plt>
   125e0:	add	sp, sp, #16
   125e4:	ldr	r4, [sp]
   125e8:	ldrd	r6, [sp, #4]
   125ec:	add	sp, sp, #12
   125f0:	pop	{pc}		; (ldr pc, [sp], #4)
   125f4:	strd	r4, [sp, #-12]!
   125f8:	mov	r4, r0
   125fc:	str	lr, [sp, #8]
   12600:	sub	sp, sp, #12
   12604:	bl	11188 <fileno@plt>
   12608:	cmp	r0, #0
   1260c:	mov	r0, r4
   12610:	blt	12694 <ftello64@plt+0x1434>
   12614:	bl	110ec <__freading@plt>
   12618:	cmp	r0, #0
   1261c:	bne	12660 <ftello64@plt+0x1400>
   12620:	mov	r0, r4
   12624:	bl	126a8 <ftello64@plt+0x1448>
   12628:	cmp	r0, #0
   1262c:	beq	12690 <ftello64@plt+0x1430>
   12630:	bl	1114c <__errno_location@plt>
   12634:	mov	r5, r0
   12638:	mov	r0, r4
   1263c:	ldr	r4, [r5]
   12640:	bl	111a0 <fclose@plt>
   12644:	cmp	r4, #0
   12648:	mvnne	r0, #0
   1264c:	strne	r4, [r5]
   12650:	add	sp, sp, #12
   12654:	ldrd	r4, [sp]
   12658:	add	sp, sp, #8
   1265c:	pop	{pc}		; (ldr pc, [sp], #4)
   12660:	mov	r0, r4
   12664:	bl	11188 <fileno@plt>
   12668:	mov	r1, #1
   1266c:	mov	r2, #0
   12670:	mov	r3, #0
   12674:	str	r1, [sp]
   12678:	bl	11080 <lseek64@plt>
   1267c:	mvn	r3, #0
   12680:	mvn	r2, #0
   12684:	cmp	r1, r3
   12688:	cmpeq	r0, r2
   1268c:	bne	12620 <ftello64@plt+0x13c0>
   12690:	mov	r0, r4
   12694:	add	sp, sp, #12
   12698:	ldrd	r4, [sp]
   1269c:	ldr	lr, [sp, #8]
   126a0:	add	sp, sp, #12
   126a4:	b	111a0 <fclose@plt>
   126a8:	str	r4, [sp, #-8]!
   126ac:	subs	r4, r0, #0
   126b0:	str	lr, [sp, #4]
   126b4:	sub	sp, sp, #8
   126b8:	beq	126d4 <ftello64@plt+0x1474>
   126bc:	bl	110ec <__freading@plt>
   126c0:	cmp	r0, #0
   126c4:	beq	126d4 <ftello64@plt+0x1474>
   126c8:	ldr	r3, [r4]
   126cc:	tst	r3, #256	; 0x100
   126d0:	bne	126ec <ftello64@plt+0x148c>
   126d4:	mov	r0, r4
   126d8:	add	sp, sp, #8
   126dc:	ldr	r4, [sp]
   126e0:	ldr	lr, [sp, #4]
   126e4:	add	sp, sp, #8
   126e8:	b	10f9c <fflush@plt>
   126ec:	mov	r1, #1
   126f0:	mov	r2, #0
   126f4:	mov	r3, #0
   126f8:	mov	r0, r4
   126fc:	str	r1, [sp]
   12700:	bl	12910 <ftello64@plt+0x16b0>
   12704:	b	126d4 <ftello64@plt+0x1474>
   12708:	mov	r1, #0
   1270c:	str	r4, [sp, #-8]!
   12710:	mov	r4, r0
   12714:	movw	r0, #38484	; 0x9654
   12718:	movt	r0, #1
   1271c:	str	lr, [sp, #4]
   12720:	bl	110c8 <open64@plt>
   12724:	cmp	r4, r0
   12728:	moveq	r3, #1
   1272c:	beq	12740 <ftello64@plt+0x14e0>
   12730:	cmp	r0, #0
   12734:	mov	r3, r0
   12738:	movlt	r3, #0
   1273c:	bge	12750 <ftello64@plt+0x14f0>
   12740:	ldr	r4, [sp]
   12744:	add	sp, sp, #4
   12748:	mov	r0, r3
   1274c:	pop	{pc}		; (ldr pc, [sp], #4)
   12750:	bl	11248 <close@plt>
   12754:	bl	1114c <__errno_location@plt>
   12758:	mov	r2, #9
   1275c:	mov	r3, #0
   12760:	ldr	r4, [sp]
   12764:	add	sp, sp, #4
   12768:	str	r2, [r0]
   1276c:	mov	r0, r3
   12770:	pop	{pc}		; (ldr pc, [sp], #4)
   12774:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12778:	strd	r6, [sp, #8]
   1277c:	strd	r8, [sp, #16]
   12780:	mov	r8, r2
   12784:	strd	sl, [sp, #24]
   12788:	mov	sl, r0
   1278c:	mov	r0, r2
   12790:	str	lr, [sp, #32]
   12794:	sub	sp, sp, #4
   12798:	mov	fp, r1
   1279c:	bl	11188 <fileno@plt>
   127a0:	mov	r4, r0
   127a4:	bl	1114c <__errno_location@plt>
   127a8:	cmp	r4, #1
   127ac:	mov	r9, r0
   127b0:	beq	128fc <ftello64@plt+0x169c>
   127b4:	cmp	r4, #2
   127b8:	beq	1289c <ftello64@plt+0x163c>
   127bc:	cmp	r4, #0
   127c0:	beq	12890 <ftello64@plt+0x1630>
   127c4:	mov	r1, #2
   127c8:	mov	r0, r1
   127cc:	bl	1102c <dup2@plt>
   127d0:	subs	r4, r0, #2
   127d4:	movne	r4, #1
   127d8:	mov	r1, #1
   127dc:	mov	r0, r1
   127e0:	bl	1102c <dup2@plt>
   127e4:	subs	r7, r0, #1
   127e8:	movne	r7, #1
   127ec:	mov	r1, #0
   127f0:	mov	r0, r1
   127f4:	bl	1102c <dup2@plt>
   127f8:	subs	r5, r0, #0
   127fc:	beq	12818 <ftello64@plt+0x15b8>
   12800:	mov	r0, #0
   12804:	bl	12708 <ftello64@plt+0x14a8>
   12808:	cmp	r0, #0
   1280c:	mov	r5, r0
   12810:	mov	r6, r0
   12814:	beq	12908 <ftello64@plt+0x16a8>
   12818:	cmp	r7, #0
   1281c:	bne	128b0 <ftello64@plt+0x1650>
   12820:	cmp	r4, #0
   12824:	beq	12838 <ftello64@plt+0x15d8>
   12828:	mov	r0, #2
   1282c:	bl	12708 <ftello64@plt+0x14a8>
   12830:	subs	r4, r0, #0
   12834:	beq	128e8 <ftello64@plt+0x1688>
   12838:	mov	r2, r8
   1283c:	mov	r1, fp
   12840:	mov	r0, sl
   12844:	bl	11104 <freopen64@plt>
   12848:	mov	r6, r0
   1284c:	cmp	r4, #0
   12850:	ldr	r8, [r9]
   12854:	bne	128f0 <ftello64@plt+0x1690>
   12858:	cmp	r7, #0
   1285c:	bne	128dc <ftello64@plt+0x167c>
   12860:	cmp	r5, #0
   12864:	bne	128a4 <ftello64@plt+0x1644>
   12868:	cmp	r6, #0
   1286c:	mov	r0, r6
   12870:	streq	r8, [r9]
   12874:	add	sp, sp, #4
   12878:	ldrd	r4, [sp]
   1287c:	ldrd	r6, [sp, #8]
   12880:	ldrd	r8, [sp, #16]
   12884:	ldrd	sl, [sp, #24]
   12888:	add	sp, sp, #32
   1288c:	pop	{pc}		; (ldr pc, [sp], #4)
   12890:	mov	r7, r4
   12894:	mov	r5, r4
   12898:	b	12838 <ftello64@plt+0x15d8>
   1289c:	mov	r4, #0
   128a0:	b	127d8 <ftello64@plt+0x1578>
   128a4:	mov	r0, #0
   128a8:	bl	11248 <close@plt>
   128ac:	b	12868 <ftello64@plt+0x1608>
   128b0:	mov	r0, #1
   128b4:	bl	12708 <ftello64@plt+0x14a8>
   128b8:	subs	r7, r0, #0
   128bc:	bne	12820 <ftello64@plt+0x15c0>
   128c0:	cmp	r4, #0
   128c4:	ldr	r8, [r9]
   128c8:	moveq	r6, r4
   128cc:	beq	128dc <ftello64@plt+0x167c>
   128d0:	mov	r0, #2
   128d4:	mov	r6, r7
   128d8:	bl	11248 <close@plt>
   128dc:	mov	r0, #1
   128e0:	bl	11248 <close@plt>
   128e4:	b	12860 <ftello64@plt+0x1600>
   128e8:	ldr	r8, [r9]
   128ec:	mov	r6, r4
   128f0:	mov	r0, #2
   128f4:	bl	11248 <close@plt>
   128f8:	b	12858 <ftello64@plt+0x15f8>
   128fc:	mov	r4, #0
   12900:	mov	r7, r4
   12904:	b	127ec <ftello64@plt+0x158c>
   12908:	mov	r5, #1
   1290c:	b	1284c <ftello64@plt+0x15ec>
   12910:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12914:	mov	r4, r0
   12918:	ldr	ip, [r0, #4]
   1291c:	strd	r6, [sp, #8]
   12920:	str	lr, [sp, #20]
   12924:	ldr	lr, [r0, #8]
   12928:	str	r8, [sp, #16]
   1292c:	sub	sp, sp, #8
   12930:	ldr	r5, [sp, #32]
   12934:	cmp	lr, ip
   12938:	beq	12960 <ftello64@plt+0x1700>
   1293c:	mov	r0, r4
   12940:	str	r5, [sp, #32]
   12944:	add	sp, sp, #8
   12948:	ldrd	r4, [sp]
   1294c:	ldrd	r6, [sp, #8]
   12950:	ldr	r8, [sp, #16]
   12954:	ldr	lr, [sp, #20]
   12958:	add	sp, sp, #24
   1295c:	b	111ac <fseeko64@plt>
   12960:	ldr	ip, [r0, #16]
   12964:	ldr	lr, [r0, #20]
   12968:	cmp	lr, ip
   1296c:	bne	1293c <ftello64@plt+0x16dc>
   12970:	ldr	r8, [r0, #36]	; 0x24
   12974:	cmp	r8, #0
   12978:	bne	1293c <ftello64@plt+0x16dc>
   1297c:	mov	r6, r2
   12980:	mov	r7, r3
   12984:	bl	11188 <fileno@plt>
   12988:	mov	r2, r6
   1298c:	mov	r3, r7
   12990:	str	r5, [sp]
   12994:	bl	11080 <lseek64@plt>
   12998:	mvn	r3, #0
   1299c:	mvn	r2, #0
   129a0:	cmp	r1, r3
   129a4:	cmpeq	r0, r2
   129a8:	beq	129d8 <ftello64@plt+0x1778>
   129ac:	ldr	r3, [r4]
   129b0:	strd	r0, [r4, #80]	; 0x50
   129b4:	bic	r3, r3, #16
   129b8:	str	r3, [r4]
   129bc:	mov	r0, r8
   129c0:	add	sp, sp, #8
   129c4:	ldrd	r4, [sp]
   129c8:	ldrd	r6, [sp, #8]
   129cc:	ldr	r8, [sp, #16]
   129d0:	add	sp, sp, #20
   129d4:	pop	{pc}		; (ldr pc, [sp], #4)
   129d8:	mvn	r8, #0
   129dc:	b	129bc <ftello64@plt+0x175c>
   129e0:	mov	r3, #0
   129e4:	str	r3, [r0]
   129e8:	str	r3, [r0, #4]
   129ec:	str	r3, [r0, #8]
   129f0:	bx	lr
   129f4:	ldr	ip, [r1]
   129f8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   129fc:	ldr	r3, [r0]
   12a00:	strd	r6, [sp, #8]
   12a04:	strd	sl, [sp, #24]
   12a08:	ldr	fp, [r0, #8]
   12a0c:	tst	ip, #16
   12a10:	strd	r8, [sp, #16]
   12a14:	str	lr, [sp, #32]
   12a18:	sub	sp, sp, #12
   12a1c:	add	r9, fp, r3
   12a20:	bne	12b10 <ftello64@plt+0x18b0>
   12a24:	mov	r8, r2
   12a28:	mov	r7, r0
   12a2c:	mov	r5, r1
   12a30:	mov	r4, fp
   12a34:	b	12a5c <ftello64@plt+0x17fc>
   12a38:	add	r1, r3, #1
   12a3c:	str	r1, [r5, #4]
   12a40:	ldrb	r6, [r3]
   12a44:	mov	sl, r6
   12a48:	cmp	r4, r9
   12a4c:	beq	12ab0 <ftello64@plt+0x1850>
   12a50:	cmp	sl, r8
   12a54:	strb	r6, [r4], #1
   12a58:	beq	12ae8 <ftello64@plt+0x1888>
   12a5c:	ldr	r3, [r5, #4]
   12a60:	ldr	r1, [r5, #8]
   12a64:	cmp	r3, r1
   12a68:	bcc	12a38 <ftello64@plt+0x17d8>
   12a6c:	mov	r0, r5
   12a70:	bl	111c4 <__uflow@plt>
   12a74:	cmn	r0, #1
   12a78:	mov	sl, r0
   12a7c:	bne	12b18 <ftello64@plt+0x18b8>
   12a80:	cmp	fp, r4
   12a84:	beq	12b10 <ftello64@plt+0x18b0>
   12a88:	ldr	r3, [r5]
   12a8c:	tst	r3, #32
   12a90:	bne	12b10 <ftello64@plt+0x18b0>
   12a94:	ldrb	r3, [r4, #-1]
   12a98:	cmp	r3, r8
   12a9c:	beq	12ae8 <ftello64@plt+0x1888>
   12aa0:	cmp	r4, r9
   12aa4:	mov	sl, r8
   12aa8:	bne	12ae4 <ftello64@plt+0x1884>
   12aac:	mov	r6, r8
   12ab0:	mov	r2, #1
   12ab4:	mov	r0, fp
   12ab8:	mvn	r3, #0
   12abc:	mov	r1, r7
   12ac0:	str	r2, [sp]
   12ac4:	ldr	r4, [r7]
   12ac8:	bl	166e8 <ftello64@plt+0x5488>
   12acc:	ldr	r2, [r7]
   12ad0:	mov	fp, r0
   12ad4:	str	r0, [r7, #8]
   12ad8:	add	r4, r0, r4
   12adc:	add	r9, r0, r2
   12ae0:	b	12a50 <ftello64@plt+0x17f0>
   12ae4:	strb	r8, [r4], #1
   12ae8:	sub	r4, r4, fp
   12aec:	mov	r0, r7
   12af0:	str	r4, [r7, #4]
   12af4:	add	sp, sp, #12
   12af8:	ldrd	r4, [sp]
   12afc:	ldrd	r6, [sp, #8]
   12b00:	ldrd	r8, [sp, #16]
   12b04:	ldrd	sl, [sp, #24]
   12b08:	add	sp, sp, #32
   12b0c:	pop	{pc}		; (ldr pc, [sp], #4)
   12b10:	mov	r0, #0
   12b14:	b	12af4 <ftello64@plt+0x1894>
   12b18:	uxtb	r6, r0
   12b1c:	b	12a48 <ftello64@plt+0x17e8>
   12b20:	mov	r2, #10
   12b24:	b	129f4 <ftello64@plt+0x1794>
   12b28:	ldr	r0, [r0, #8]
   12b2c:	b	176dc <ftello64@plt+0x647c>
   12b30:	strd	r4, [sp, #-16]!
   12b34:	subs	r4, r0, #0
   12b38:	str	r6, [sp, #8]
   12b3c:	str	lr, [sp, #12]
   12b40:	beq	12bd8 <ftello64@plt+0x1978>
   12b44:	mov	r1, #47	; 0x2f
   12b48:	bl	111e8 <strrchr@plt>
   12b4c:	subs	r5, r0, #0
   12b50:	beq	12bb0 <ftello64@plt+0x1950>
   12b54:	add	r6, r5, #1
   12b58:	sub	r3, r6, r4
   12b5c:	cmp	r3, #6
   12b60:	ble	12bb0 <ftello64@plt+0x1950>
   12b64:	movw	r1, #38552	; 0x9698
   12b68:	movt	r1, #1
   12b6c:	mov	r2, #7
   12b70:	sub	r0, r5, #6
   12b74:	bl	11230 <strncmp@plt>
   12b78:	cmp	r0, #0
   12b7c:	bne	12bb0 <ftello64@plt+0x1950>
   12b80:	movw	r1, #38560	; 0x96a0
   12b84:	movt	r1, #1
   12b88:	mov	r2, #3
   12b8c:	mov	r0, r6
   12b90:	bl	11230 <strncmp@plt>
   12b94:	cmp	r0, #0
   12b98:	movne	r4, r6
   12b9c:	bne	12bb0 <ftello64@plt+0x1950>
   12ba0:	add	r4, r5, #4
   12ba4:	movw	r3, #41320	; 0xa168
   12ba8:	movt	r3, #2
   12bac:	str	r4, [r3]
   12bb0:	movw	r2, #41368	; 0xa198
   12bb4:	movt	r2, #2
   12bb8:	ldr	r6, [sp, #8]
   12bbc:	movw	r3, #41324	; 0xa16c
   12bc0:	movt	r3, #2
   12bc4:	str	r4, [r2]
   12bc8:	str	r4, [r3]
   12bcc:	ldrd	r4, [sp]
   12bd0:	add	sp, sp, #12
   12bd4:	pop	{pc}		; (ldr pc, [sp], #4)
   12bd8:	movw	r3, #41336	; 0xa178
   12bdc:	movt	r3, #2
   12be0:	movw	r0, #38496	; 0x9660
   12be4:	movt	r0, #1
   12be8:	ldr	r3, [r3]
   12bec:	mov	r2, #55	; 0x37
   12bf0:	mov	r1, #1
   12bf4:	bl	11074 <fwrite@plt>
   12bf8:	bl	1123c <abort@plt>
   12bfc:	strd	r4, [sp, #-16]!
   12c00:	mov	r4, #0
   12c04:	mov	r5, #0
   12c08:	cmp	r1, #10
   12c0c:	str	r6, [sp, #8]
   12c10:	strd	r4, [r0]
   12c14:	strd	r4, [r0, #8]
   12c18:	str	lr, [sp, #12]
   12c1c:	strd	r4, [r0, #16]
   12c20:	strd	r4, [r0, #24]
   12c24:	strd	r4, [r0, #32]
   12c28:	strd	r4, [r0, #40]	; 0x28
   12c2c:	beq	12c44 <ftello64@plt+0x19e4>
   12c30:	ldrd	r4, [sp]
   12c34:	str	r1, [r0]
   12c38:	ldr	r6, [sp, #8]
   12c3c:	add	sp, sp, #12
   12c40:	pop	{pc}		; (ldr pc, [sp], #4)
   12c44:	bl	1123c <abort@plt>
   12c48:	mov	r2, #5
   12c4c:	strd	r4, [sp, #-16]!
   12c50:	mov	r5, r0
   12c54:	str	r6, [sp, #8]
   12c58:	mov	r6, r1
   12c5c:	mov	r1, r0
   12c60:	mov	r0, #0
   12c64:	str	lr, [sp, #12]
   12c68:	bl	11020 <dcgettext@plt>
   12c6c:	cmp	r5, r0
   12c70:	mov	r4, r0
   12c74:	beq	12c8c <ftello64@plt+0x1a2c>
   12c78:	mov	r0, r4
   12c7c:	ldrd	r4, [sp]
   12c80:	ldr	r6, [sp, #8]
   12c84:	add	sp, sp, #12
   12c88:	pop	{pc}		; (ldr pc, [sp], #4)
   12c8c:	bl	188e4 <ftello64@plt+0x7684>
   12c90:	ldrb	r3, [r0]
   12c94:	bic	r3, r3, #32
   12c98:	cmp	r3, #85	; 0x55
   12c9c:	bne	12d04 <ftello64@plt+0x1aa4>
   12ca0:	ldrb	r3, [r0, #1]
   12ca4:	bic	r3, r3, #32
   12ca8:	cmp	r3, #84	; 0x54
   12cac:	bne	12d84 <ftello64@plt+0x1b24>
   12cb0:	ldrb	r3, [r0, #2]
   12cb4:	bic	r3, r3, #32
   12cb8:	cmp	r3, #70	; 0x46
   12cbc:	bne	12d84 <ftello64@plt+0x1b24>
   12cc0:	ldrb	r3, [r0, #3]
   12cc4:	cmp	r3, #45	; 0x2d
   12cc8:	bne	12d84 <ftello64@plt+0x1b24>
   12ccc:	ldrb	r3, [r0, #4]
   12cd0:	cmp	r3, #56	; 0x38
   12cd4:	bne	12d84 <ftello64@plt+0x1b24>
   12cd8:	ldrb	r3, [r0, #5]
   12cdc:	cmp	r3, #0
   12ce0:	bne	12d84 <ftello64@plt+0x1b24>
   12ce4:	ldrb	r2, [r4]
   12ce8:	movw	r3, #38652	; 0x96fc
   12cec:	movt	r3, #1
   12cf0:	movw	r4, #38664	; 0x9708
   12cf4:	movt	r4, #1
   12cf8:	cmp	r2, #96	; 0x60
   12cfc:	movne	r4, r3
   12d00:	b	12c78 <ftello64@plt+0x1a18>
   12d04:	cmp	r3, #71	; 0x47
   12d08:	bne	12d84 <ftello64@plt+0x1b24>
   12d0c:	ldrb	r3, [r0, #1]
   12d10:	bic	r3, r3, #32
   12d14:	cmp	r3, #66	; 0x42
   12d18:	bne	12d84 <ftello64@plt+0x1b24>
   12d1c:	ldrb	r3, [r0, #2]
   12d20:	cmp	r3, #49	; 0x31
   12d24:	bne	12d84 <ftello64@plt+0x1b24>
   12d28:	ldrb	r3, [r0, #3]
   12d2c:	cmp	r3, #56	; 0x38
   12d30:	bne	12d84 <ftello64@plt+0x1b24>
   12d34:	ldrb	r3, [r0, #4]
   12d38:	cmp	r3, #48	; 0x30
   12d3c:	bne	12d84 <ftello64@plt+0x1b24>
   12d40:	ldrb	r3, [r0, #5]
   12d44:	cmp	r3, #51	; 0x33
   12d48:	bne	12d84 <ftello64@plt+0x1b24>
   12d4c:	ldrb	r3, [r0, #6]
   12d50:	cmp	r3, #48	; 0x30
   12d54:	bne	12d84 <ftello64@plt+0x1b24>
   12d58:	ldrb	r3, [r0, #7]
   12d5c:	cmp	r3, #0
   12d60:	bne	12d84 <ftello64@plt+0x1b24>
   12d64:	ldrb	r2, [r4]
   12d68:	movw	r3, #38656	; 0x9700
   12d6c:	movt	r3, #1
   12d70:	movw	r4, #38660	; 0x9704
   12d74:	movt	r4, #1
   12d78:	cmp	r2, #96	; 0x60
   12d7c:	movne	r4, r3
   12d80:	b	12c78 <ftello64@plt+0x1a18>
   12d84:	movw	r3, #38668	; 0x970c
   12d88:	movt	r3, #1
   12d8c:	cmp	r6, #9
   12d90:	movw	r4, #38648	; 0x96f8
   12d94:	movt	r4, #1
   12d98:	movne	r4, r3
   12d9c:	b	12c78 <ftello64@plt+0x1a18>
   12da0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12da4:	strd	r6, [sp, #8]
   12da8:	strd	r8, [sp, #16]
   12dac:	strd	sl, [sp, #24]
   12db0:	mov	fp, r0
   12db4:	mov	sl, r1
   12db8:	str	lr, [sp, #32]
   12dbc:	sub	sp, sp, #116	; 0x74
   12dc0:	ldr	r8, [sp, #152]	; 0x98
   12dc4:	str	r3, [sp, #28]
   12dc8:	ldr	r3, [sp, #156]	; 0x9c
   12dcc:	str	r2, [sp, #32]
   12dd0:	and	r4, r3, #2
   12dd4:	ubfx	r3, r3, #1, #1
   12dd8:	str	r3, [sp, #44]	; 0x2c
   12ddc:	bl	1108c <__ctype_get_mb_cur_max@plt>
   12de0:	str	r0, [sp, #64]	; 0x40
   12de4:	cmp	r8, #10
   12de8:	ldrls	pc, [pc, r8, lsl #2]
   12dec:	b	1455c <ftello64@plt+0x32fc>
   12df0:	strdeq	r3, [r1], -r4
   12df4:	muleq	r1, r0, r2
   12df8:	andeq	r3, r1, ip, ror #16
   12dfc:			; <UNDEFINED> instruction: 0x000132b0
   12e00:	andeq	r3, r1, r8, asr r1
   12e04:	andeq	r3, r1, r4, lsr #3
   12e08:	andeq	r3, r1, r4, lsr #4
   12e0c:	andeq	r3, r1, r0, ror #4
   12e10:	andeq	r2, r1, ip, lsl lr
   12e14:	andeq	r2, r1, ip, lsl lr
   12e18:	andeq	r2, r1, ip, lsl lr
   12e1c:	cmp	r8, #10
   12e20:	beq	12e4c <ftello64@plt+0x1bec>
   12e24:	mov	r1, r8
   12e28:	movw	r0, #38672	; 0x9710
   12e2c:	movt	r0, #1
   12e30:	bl	12c48 <ftello64@plt+0x19e8>
   12e34:	mov	r1, r8
   12e38:	str	r0, [sp, #164]	; 0xa4
   12e3c:	movw	r0, #38668	; 0x970c
   12e40:	movt	r0, #1
   12e44:	bl	12c48 <ftello64@plt+0x19e8>
   12e48:	str	r0, [sp, #168]	; 0xa8
   12e4c:	cmp	r4, #0
   12e50:	movne	r4, #0
   12e54:	beq	14238 <ftello64@plt+0x2fd8>
   12e58:	mov	r3, #1
   12e5c:	mov	r5, #0
   12e60:	ldr	r0, [sp, #168]	; 0xa8
   12e64:	str	r3, [sp, #36]	; 0x24
   12e68:	str	r3, [sp, #40]	; 0x28
   12e6c:	str	r5, [sp, #68]	; 0x44
   12e70:	bl	11134 <strlen@plt>
   12e74:	ldr	r3, [sp, #168]	; 0xa8
   12e78:	str	r5, [sp, #48]	; 0x30
   12e7c:	str	r0, [sp, #56]	; 0x38
   12e80:	str	r3, [sp, #60]	; 0x3c
   12e84:	str	r5, [sp, #72]	; 0x48
   12e88:	str	r8, [sp, #152]	; 0x98
   12e8c:	mov	r8, fp
   12e90:	mov	r9, #0
   12e94:	ldr	fp, [sp, #152]	; 0x98
   12e98:	ldr	r3, [sp, #28]
   12e9c:	cmn	r3, #1
   12ea0:	beq	13400 <ftello64@plt+0x21a0>
   12ea4:	ldr	r3, [sp, #28]
   12ea8:	subs	r6, r3, r9
   12eac:	movne	r6, #1
   12eb0:	cmp	r6, #0
   12eb4:	beq	13418 <ftello64@plt+0x21b8>
   12eb8:	ldr	r0, [sp, #32]
   12ebc:	ldr	r7, [sp, #40]	; 0x28
   12ec0:	add	r3, r0, r9
   12ec4:	cmp	fp, #2
   12ec8:	moveq	r7, #0
   12ecc:	andne	r7, r7, #1
   12ed0:	str	r3, [sp, #52]	; 0x34
   12ed4:	cmp	r7, #0
   12ed8:	beq	138b4 <ftello64@plt+0x2654>
   12edc:	ldr	r2, [sp, #56]	; 0x38
   12ee0:	cmp	r2, #0
   12ee4:	beq	13b50 <ftello64@plt+0x28f0>
   12ee8:	ldr	r1, [sp, #28]
   12eec:	cmp	r2, #1
   12ef0:	mov	r3, r2
   12ef4:	movls	r3, #0
   12ef8:	movhi	r3, #1
   12efc:	add	r5, r9, r2
   12f00:	cmn	r1, #1
   12f04:	movne	r3, #0
   12f08:	cmp	r3, #0
   12f0c:	beq	12f18 <ftello64@plt+0x1cb8>
   12f10:	bl	11134 <strlen@plt>
   12f14:	str	r0, [sp, #28]
   12f18:	ldr	r3, [sp, #28]
   12f1c:	cmp	r5, r3
   12f20:	bhi	13b50 <ftello64@plt+0x28f0>
   12f24:	ldr	r0, [sp, #52]	; 0x34
   12f28:	ldr	r2, [sp, #56]	; 0x38
   12f2c:	ldr	r1, [sp, #60]	; 0x3c
   12f30:	bl	10ffc <memcmp@plt>
   12f34:	cmp	r0, #0
   12f38:	bne	13b50 <ftello64@plt+0x28f0>
   12f3c:	ldr	r3, [sp, #44]	; 0x2c
   12f40:	cmp	r3, #0
   12f44:	bne	14480 <ftello64@plt+0x3220>
   12f48:	ldr	r3, [sp, #52]	; 0x34
   12f4c:	ldrb	r5, [r3]
   12f50:	cmp	r5, #126	; 0x7e
   12f54:	ldrls	pc, [pc, r5, lsl #2]
   12f58:	b	13810 <ftello64@plt+0x25b0>
   12f5c:	andeq	r3, r1, r4, lsl r7
   12f60:	andeq	r3, r1, r0, lsl r8
   12f64:	andeq	r3, r1, r0, lsl r8
   12f68:	andeq	r3, r1, r0, lsl r8
   12f6c:	andeq	r3, r1, r0, lsl r8
   12f70:	andeq	r3, r1, r0, lsl r8
   12f74:	andeq	r3, r1, r0, lsl r8
   12f78:	andeq	r3, r1, r8, ror #13
   12f7c:	andeq	r3, r1, r0, ror #13
   12f80:	andeq	r3, r1, r8, lsr #12
   12f84:	ldrdeq	r3, [r1], -r4
   12f88:	andeq	r3, r1, r0, lsr #12
   12f8c:			; <UNDEFINED> instruction: 0x000136b0
   12f90:	strdeq	r3, [r1], -ip
   12f94:	andeq	r3, r1, r0, lsl r8
   12f98:	andeq	r3, r1, r0, lsl r8
   12f9c:	andeq	r3, r1, r0, lsl r8
   12fa0:	andeq	r3, r1, r0, lsl r8
   12fa4:	andeq	r3, r1, r0, lsl r8
   12fa8:	andeq	r3, r1, r0, lsl r8
   12fac:	andeq	r3, r1, r0, lsl r8
   12fb0:	andeq	r3, r1, r0, lsl r8
   12fb4:	andeq	r3, r1, r0, lsl r8
   12fb8:	andeq	r3, r1, r0, lsl r8
   12fbc:	andeq	r3, r1, r0, lsl r8
   12fc0:	andeq	r3, r1, r0, lsl r8
   12fc4:	andeq	r3, r1, r0, lsl r8
   12fc8:	andeq	r3, r1, r0, lsl r8
   12fcc:	andeq	r3, r1, r0, lsl r8
   12fd0:	andeq	r3, r1, r0, lsl r8
   12fd4:	andeq	r3, r1, r0, lsl r8
   12fd8:	andeq	r3, r1, r0, lsl r8
   12fdc:	andeq	r3, r1, ip, ror #15
   12fe0:	strdeq	r3, [r1], -r4
   12fe4:	strdeq	r3, [r1], -r4
   12fe8:	ldrdeq	r3, [r1], -r0
   12fec:	strdeq	r3, [r1], -r4
   12ff0:	andeq	r3, r1, r4, lsl #16
   12ff4:	strdeq	r3, [r1], -r4
   12ff8:	andeq	r3, r1, r0, asr r5
   12ffc:	strdeq	r3, [r1], -r4
   13000:	strdeq	r3, [r1], -r4
   13004:	strdeq	r3, [r1], -r4
   13008:	andeq	r3, r1, r4, lsl #16
   1300c:	andeq	r3, r1, r4, lsl #16
   13010:	andeq	r3, r1, r4, lsl #16
   13014:	andeq	r3, r1, r4, lsl #16
   13018:	andeq	r3, r1, r4, lsl #16
   1301c:	andeq	r3, r1, r4, lsl #16
   13020:	andeq	r3, r1, r4, lsl #16
   13024:	andeq	r3, r1, r4, lsl #16
   13028:	andeq	r3, r1, r4, lsl #16
   1302c:	andeq	r3, r1, r4, lsl #16
   13030:	andeq	r3, r1, r4, lsl #16
   13034:	andeq	r3, r1, r4, lsl #16
   13038:	andeq	r3, r1, r4, lsl #16
   1303c:	andeq	r3, r1, r4, lsl #16
   13040:	andeq	r3, r1, r4, lsl #16
   13044:	andeq	r3, r1, r4, lsl #16
   13048:	strdeq	r3, [r1], -r4
   1304c:	strdeq	r3, [r1], -r4
   13050:	strdeq	r3, [r1], -r4
   13054:	strdeq	r3, [r1], -r4
   13058:	andeq	r3, r1, r4, lsr #10
   1305c:	andeq	r3, r1, r0, lsl r8
   13060:	andeq	r3, r1, r4, lsl #16
   13064:	andeq	r3, r1, r4, lsl #16
   13068:	andeq	r3, r1, r4, lsl #16
   1306c:	andeq	r3, r1, r4, lsl #16
   13070:	andeq	r3, r1, r4, lsl #16
   13074:	andeq	r3, r1, r4, lsl #16
   13078:	andeq	r3, r1, r4, lsl #16
   1307c:	andeq	r3, r1, r4, lsl #16
   13080:	andeq	r3, r1, r4, lsl #16
   13084:	andeq	r3, r1, r4, lsl #16
   13088:	andeq	r3, r1, r4, lsl #16
   1308c:	andeq	r3, r1, r4, lsl #16
   13090:	andeq	r3, r1, r4, lsl #16
   13094:	andeq	r3, r1, r4, lsl #16
   13098:	andeq	r3, r1, r4, lsl #16
   1309c:	andeq	r3, r1, r4, lsl #16
   130a0:	andeq	r3, r1, r4, lsl #16
   130a4:	andeq	r3, r1, r4, lsl #16
   130a8:	andeq	r3, r1, r4, lsl #16
   130ac:	andeq	r3, r1, r4, lsl #16
   130b0:	andeq	r3, r1, r4, lsl #16
   130b4:	andeq	r3, r1, r4, lsl #16
   130b8:	andeq	r3, r1, r4, lsl #16
   130bc:	andeq	r3, r1, r4, lsl #16
   130c0:	andeq	r3, r1, r4, lsl #16
   130c4:	andeq	r3, r1, r4, lsl #16
   130c8:	strdeq	r3, [r1], -r4
   130cc:	andeq	r3, r1, ip, asr #9
   130d0:	andeq	r3, r1, r4, lsl #16
   130d4:	strdeq	r3, [r1], -r4
   130d8:	andeq	r3, r1, r4, lsl #16
   130dc:	strdeq	r3, [r1], -r4
   130e0:	andeq	r3, r1, r4, lsl #16
   130e4:	andeq	r3, r1, r4, lsl #16
   130e8:	andeq	r3, r1, r4, lsl #16
   130ec:	andeq	r3, r1, r4, lsl #16
   130f0:	andeq	r3, r1, r4, lsl #16
   130f4:	andeq	r3, r1, r4, lsl #16
   130f8:	andeq	r3, r1, r4, lsl #16
   130fc:	andeq	r3, r1, r4, lsl #16
   13100:	andeq	r3, r1, r4, lsl #16
   13104:	andeq	r3, r1, r4, lsl #16
   13108:	andeq	r3, r1, r4, lsl #16
   1310c:	andeq	r3, r1, r4, lsl #16
   13110:	andeq	r3, r1, r4, lsl #16
   13114:	andeq	r3, r1, r4, lsl #16
   13118:	andeq	r3, r1, r4, lsl #16
   1311c:	andeq	r3, r1, r4, lsl #16
   13120:	andeq	r3, r1, r4, lsl #16
   13124:	andeq	r3, r1, r4, lsl #16
   13128:	andeq	r3, r1, r4, lsl #16
   1312c:	andeq	r3, r1, r4, lsl #16
   13130:	andeq	r3, r1, r4, lsl #16
   13134:	andeq	r3, r1, r4, lsl #16
   13138:	andeq	r3, r1, r4, lsl #16
   1313c:	andeq	r3, r1, r4, lsl #16
   13140:	andeq	r3, r1, r4, lsl #16
   13144:	andeq	r3, r1, r4, lsl #16
   13148:	strdeq	r3, [r1], -r0
   1314c:	strdeq	r3, [r1], -r4
   13150:	strdeq	r3, [r1], -r0
   13154:	ldrdeq	r3, [r1], -r0
   13158:	cmp	r4, #0
   1315c:	moveq	r3, #1
   13160:	streq	r3, [sp, #40]	; 0x28
   13164:	beq	13878 <ftello64@plt+0x2618>
   13168:	mov	r3, #0
   1316c:	mov	r2, #1
   13170:	mov	r4, r3
   13174:	str	r2, [sp, #36]	; 0x24
   13178:	str	r2, [sp, #44]	; 0x2c
   1317c:	str	r2, [sp, #56]	; 0x38
   13180:	str	r3, [sp, #68]	; 0x44
   13184:	movw	r3, #38668	; 0x970c
   13188:	movt	r3, #1
   1318c:	str	r4, [sp, #40]	; 0x28
   13190:	mov	r8, #2
   13194:	str	r4, [sp, #48]	; 0x30
   13198:	str	r3, [sp, #60]	; 0x3c
   1319c:	str	r4, [sp, #72]	; 0x48
   131a0:	b	12e88 <ftello64@plt+0x1c28>
   131a4:	cmp	r4, #0
   131a8:	bne	143f4 <ftello64@plt+0x3194>
   131ac:	cmp	sl, #0
   131b0:	beq	141b4 <ftello64@plt+0x2f54>
   131b4:	mov	r3, #34	; 0x22
   131b8:	mov	r1, r4
   131bc:	mov	r2, #1
   131c0:	strb	r3, [fp]
   131c4:	movw	r3, #38648	; 0x96f8
   131c8:	movt	r3, #1
   131cc:	mov	r4, r2
   131d0:	str	r2, [sp, #36]	; 0x24
   131d4:	str	r2, [sp, #40]	; 0x28
   131d8:	str	r1, [sp, #44]	; 0x2c
   131dc:	str	r1, [sp, #48]	; 0x30
   131e0:	str	r2, [sp, #56]	; 0x38
   131e4:	str	r3, [sp, #60]	; 0x3c
   131e8:	str	r1, [sp, #68]	; 0x44
   131ec:	str	r1, [sp, #72]	; 0x48
   131f0:	b	12e88 <ftello64@plt+0x1c28>
   131f4:	mov	r3, #0
   131f8:	mov	r4, r8
   131fc:	str	r3, [sp, #40]	; 0x28
   13200:	str	r3, [sp, #44]	; 0x2c
   13204:	str	r3, [sp, #48]	; 0x30
   13208:	str	r8, [sp, #56]	; 0x38
   1320c:	str	r3, [sp, #60]	; 0x3c
   13210:	str	r3, [sp, #68]	; 0x44
   13214:	mov	r3, #1
   13218:	str	r3, [sp, #36]	; 0x24
   1321c:	str	r8, [sp, #72]	; 0x48
   13220:	b	12e88 <ftello64@plt+0x1c28>
   13224:	mov	r3, #1
   13228:	mov	r2, #0
   1322c:	mov	r4, r2
   13230:	mov	r8, #5
   13234:	str	r3, [sp, #36]	; 0x24
   13238:	str	r3, [sp, #40]	; 0x28
   1323c:	str	r3, [sp, #44]	; 0x2c
   13240:	str	r2, [sp, #48]	; 0x30
   13244:	str	r3, [sp, #56]	; 0x38
   13248:	movw	r3, #38648	; 0x96f8
   1324c:	movt	r3, #1
   13250:	str	r3, [sp, #60]	; 0x3c
   13254:	str	r2, [sp, #68]	; 0x44
   13258:	str	r2, [sp, #72]	; 0x48
   1325c:	b	12e88 <ftello64@plt+0x1c28>
   13260:	mov	r3, #0
   13264:	mov	r2, #1
   13268:	mov	r4, r3
   1326c:	str	r2, [sp, #36]	; 0x24
   13270:	str	r2, [sp, #40]	; 0x28
   13274:	str	r3, [sp, #44]	; 0x2c
   13278:	str	r3, [sp, #48]	; 0x30
   1327c:	str	r3, [sp, #56]	; 0x38
   13280:	str	r3, [sp, #60]	; 0x3c
   13284:	str	r3, [sp, #68]	; 0x44
   13288:	str	r3, [sp, #72]	; 0x48
   1328c:	b	12e88 <ftello64@plt+0x1c28>
   13290:	mov	r2, #1
   13294:	mov	r3, #0
   13298:	mov	r4, r3
   1329c:	str	r2, [sp, #36]	; 0x24
   132a0:	str	r2, [sp, #44]	; 0x2c
   132a4:	str	r8, [sp, #56]	; 0x38
   132a8:	str	r3, [sp, #68]	; 0x44
   132ac:	b	13184 <ftello64@plt+0x1f24>
   132b0:	mov	r3, #1
   132b4:	mov	r2, #0
   132b8:	mov	r4, r2
   132bc:	mov	r8, #2
   132c0:	str	r3, [sp, #36]	; 0x24
   132c4:	str	r3, [sp, #40]	; 0x28
   132c8:	str	r3, [sp, #44]	; 0x2c
   132cc:	str	r2, [sp, #48]	; 0x30
   132d0:	str	r3, [sp, #56]	; 0x38
   132d4:	movw	r3, #38668	; 0x970c
   132d8:	movt	r3, #1
   132dc:	str	r3, [sp, #60]	; 0x3c
   132e0:	str	r2, [sp, #68]	; 0x44
   132e4:	str	r2, [sp, #72]	; 0x48
   132e8:	b	12e88 <ftello64@plt+0x1c28>
   132ec:	mov	r7, #0
   132f0:	ldr	r3, [sp, #28]
   132f4:	cmn	r3, #1
   132f8:	beq	13dd0 <ftello64@plt+0x2b70>
   132fc:	ldr	r3, [sp, #28]
   13300:	subs	r2, r3, #1
   13304:	movne	r2, #1
   13308:	sub	r3, fp, #2
   1330c:	cmp	r2, #0
   13310:	clz	r3, r3
   13314:	lsr	r3, r3, #5
   13318:	bne	13324 <ftello64@plt+0x20c4>
   1331c:	cmp	r9, #0
   13320:	beq	13b30 <ftello64@plt+0x28d0>
   13324:	mov	r6, #0
   13328:	ldr	r2, [sp, #40]	; 0x28
   1332c:	eor	r2, r2, #1
   13330:	orrs	r3, r3, r2
   13334:	bne	1350c <ftello64@plt+0x22ac>
   13338:	ldr	r2, [sp, #160]	; 0xa0
   1333c:	cmp	r2, #0
   13340:	beq	13360 <ftello64@plt+0x2100>
   13344:	ldr	r0, [sp, #160]	; 0xa0
   13348:	ubfx	r1, r5, #5, #8
   1334c:	and	r2, r5, #31
   13350:	ldr	r1, [r0, r1, lsl #2]
   13354:	lsr	r2, r1, r2
   13358:	tst	r2, #1
   1335c:	bne	13368 <ftello64@plt+0x2108>
   13360:	cmp	r7, #0
   13364:	beq	135d8 <ftello64@plt+0x2378>
   13368:	ldr	r2, [sp, #44]	; 0x2c
   1336c:	sub	r3, fp, #2
   13370:	clz	r3, r3
   13374:	lsr	r3, r3, #5
   13378:	cmp	r2, #0
   1337c:	bne	14124 <ftello64@plt+0x2ec4>
   13380:	ldr	r2, [sp, #48]	; 0x30
   13384:	eor	r2, r2, #1
   13388:	ands	r3, r3, r2
   1338c:	beq	133c4 <ftello64@plt+0x2164>
   13390:	cmp	sl, r4
   13394:	str	r3, [sp, #48]	; 0x30
   13398:	movhi	r2, #39	; 0x27
   1339c:	strbhi	r2, [r8, r4]
   133a0:	add	r2, r4, #1
   133a4:	cmp	sl, r2
   133a8:	movhi	r1, #36	; 0x24
   133ac:	strbhi	r1, [r8, r2]
   133b0:	add	r2, r4, #2
   133b4:	add	r4, r4, #3
   133b8:	cmp	sl, r2
   133bc:	movhi	r1, #39	; 0x27
   133c0:	strbhi	r1, [r8, r2]
   133c4:	cmp	r4, sl
   133c8:	add	r9, r9, #1
   133cc:	movcc	r3, #92	; 0x5c
   133d0:	strbcc	r3, [r8, r4]
   133d4:	add	r4, r4, #1
   133d8:	cmp	r4, sl
   133dc:	ldr	r3, [sp, #36]	; 0x24
   133e0:	strbcc	r5, [r8, r4]
   133e4:	cmp	r6, #0
   133e8:	add	r4, r4, #1
   133ec:	moveq	r3, #0
   133f0:	str	r3, [sp, #36]	; 0x24
   133f4:	ldr	r3, [sp, #28]
   133f8:	cmn	r3, #1
   133fc:	bne	12ea4 <ftello64@plt+0x1c44>
   13400:	ldr	r3, [sp, #32]
   13404:	ldrb	r6, [r3, r9]
   13408:	adds	r6, r6, #0
   1340c:	movne	r6, #1
   13410:	cmp	r6, #0
   13414:	bne	12eb8 <ftello64@plt+0x1c58>
   13418:	str	fp, [sp, #152]	; 0x98
   1341c:	mov	fp, r8
   13420:	cmp	r4, #0
   13424:	ldr	r1, [sp, #44]	; 0x2c
   13428:	movne	r3, #0
   1342c:	ldr	r8, [sp, #152]	; 0x98
   13430:	sub	r2, r8, #2
   13434:	clz	r2, r2
   13438:	lsr	r2, r2, #5
   1343c:	andeq	r3, r2, r1
   13440:	cmp	r3, #0
   13444:	bne	14500 <ftello64@plt+0x32a0>
   13448:	eor	r3, r1, #1
   1344c:	ands	r2, r2, r3
   13450:	beq	1442c <ftello64@plt+0x31cc>
   13454:	ldr	r3, [sp, #68]	; 0x44
   13458:	cmp	r3, #0
   1345c:	beq	14430 <ftello64@plt+0x31d0>
   13460:	ldr	r3, [sp, #36]	; 0x24
   13464:	cmp	r3, #0
   13468:	bne	144bc <ftello64@plt+0x325c>
   1346c:	ldr	r3, [sp, #72]	; 0x48
   13470:	adds	r3, r3, #0
   13474:	movne	r3, #1
   13478:	cmp	sl, #0
   1347c:	movne	r3, #0
   13480:	cmp	r3, #0
   13484:	ldreq	r2, [sp, #68]	; 0x44
   13488:	beq	14430 <ftello64@plt+0x31d0>
   1348c:	ldr	r2, [sp, #72]	; 0x48
   13490:	str	r3, [sp, #68]	; 0x44
   13494:	movw	r3, #38668	; 0x970c
   13498:	movt	r3, #1
   1349c:	mov	r1, #39	; 0x27
   134a0:	mov	r4, #1
   134a4:	ldr	sl, [sp, #72]	; 0x48
   134a8:	mov	r8, #2
   134ac:	str	r3, [sp, #60]	; 0x3c
   134b0:	mov	r3, #0
   134b4:	strb	r1, [fp]
   134b8:	str	r3, [sp, #44]	; 0x2c
   134bc:	str	r4, [sp, #56]	; 0x38
   134c0:	str	r2, [sp, #72]	; 0x48
   134c4:	b	12e88 <ftello64@plt+0x1c28>
   134c8:	mov	r7, #0
   134cc:	cmp	fp, #2
   134d0:	beq	13db0 <ftello64@plt+0x2b50>
   134d4:	ldr	r2, [sp, #40]	; 0x28
   134d8:	ldr	r3, [sp, #56]	; 0x38
   134dc:	ldr	r1, [sp, #44]	; 0x2c
   134e0:	cmp	r3, #0
   134e4:	moveq	r3, #0
   134e8:	andne	r3, r2, r1
   134ec:	cmp	r3, #0
   134f0:	moveq	r5, #92	; 0x5c
   134f4:	moveq	r3, r5
   134f8:	bne	13dbc <ftello64@plt+0x2b5c>
   134fc:	ldr	r2, [sp, #40]	; 0x28
   13500:	cmp	r2, #0
   13504:	bne	141f8 <ftello64@plt+0x2f98>
   13508:	mov	r6, #0
   1350c:	ldr	r3, [sp, #44]	; 0x2c
   13510:	cmp	r3, #0
   13514:	beq	13da8 <ftello64@plt+0x2b48>
   13518:	mov	r3, #0
   1351c:	b	13338 <ftello64@plt+0x20d8>
   13520:	mov	r7, #0
   13524:	cmp	fp, #2
   13528:	beq	13e20 <ftello64@plt+0x2bc0>
   1352c:	cmp	fp, #5
   13530:	beq	13de4 <ftello64@plt+0x2b84>
   13534:	sub	r3, fp, #2
   13538:	mov	r6, #0
   1353c:	clz	r3, r3
   13540:	mov	r5, #63	; 0x3f
   13544:	lsr	r3, r3, #5
   13548:	b	13328 <ftello64@plt+0x20c8>
   1354c:	mov	r7, #0
   13550:	cmp	fp, #2
   13554:	movne	r3, #0
   13558:	movne	r5, #39	; 0x27
   1355c:	strne	r6, [sp, #68]	; 0x44
   13560:	bne	13328 <ftello64@plt+0x20c8>
   13564:	ldr	r3, [sp, #44]	; 0x2c
   13568:	cmp	r3, #0
   1356c:	bne	14228 <ftello64@plt+0x2fc8>
   13570:	ldr	r3, [sp, #72]	; 0x48
   13574:	cmp	sl, #0
   13578:	clz	r3, r3
   1357c:	lsr	r3, r3, #5
   13580:	moveq	r3, #0
   13584:	cmp	r3, #0
   13588:	bne	14154 <ftello64@plt+0x2ef4>
   1358c:	cmp	sl, r4
   13590:	movhi	r3, #39	; 0x27
   13594:	strbhi	r3, [r8, r4]
   13598:	add	r3, r4, #1
   1359c:	cmp	sl, r3
   135a0:	movhi	r2, #92	; 0x5c
   135a4:	strbhi	r2, [r8, r3]
   135a8:	add	r3, r4, #2
   135ac:	cmp	sl, r3
   135b0:	bls	135bc <ftello64@plt+0x235c>
   135b4:	mov	r2, #39	; 0x27
   135b8:	strb	r2, [r8, r3]
   135bc:	mov	r3, #0
   135c0:	cmp	r7, #0
   135c4:	add	r4, r4, #3
   135c8:	mov	r5, #39	; 0x27
   135cc:	str	r3, [sp, #48]	; 0x30
   135d0:	str	r6, [sp, #68]	; 0x44
   135d4:	bne	13368 <ftello64@plt+0x2108>
   135d8:	ldr	r2, [sp, #48]	; 0x30
   135dc:	eor	r3, r3, #1
   135e0:	add	r9, r9, #1
   135e4:	and	r3, r3, r2
   135e8:	uxtb	r3, r3
   135ec:	cmp	r3, #0
   135f0:	beq	133d8 <ftello64@plt+0x2178>
   135f4:	cmp	sl, r4
   135f8:	movhi	r3, #39	; 0x27
   135fc:	strbhi	r3, [r8, r4]
   13600:	add	r3, r4, #1
   13604:	add	r4, r4, #2
   13608:	cmp	sl, r3
   1360c:	movhi	r2, #39	; 0x27
   13610:	strbhi	r2, [r8, r3]
   13614:	mov	r3, #0
   13618:	str	r3, [sp, #48]	; 0x30
   1361c:	b	133d8 <ftello64@plt+0x2178>
   13620:	mov	r3, #118	; 0x76
   13624:	b	134fc <ftello64@plt+0x229c>
   13628:	mov	r3, #116	; 0x74
   1362c:	ldr	r2, [sp, #44]	; 0x2c
   13630:	cmp	fp, #2
   13634:	movne	r2, #0
   13638:	andeq	r2, r2, #1
   1363c:	cmp	r2, #0
   13640:	beq	134fc <ftello64@plt+0x229c>
   13644:	mov	fp, r8
   13648:	mov	r8, #2
   1364c:	ldr	r3, [sp, #40]	; 0x28
   13650:	cmp	r3, #0
   13654:	movne	r8, #4
   13658:	mov	lr, #0
   1365c:	mov	r0, fp
   13660:	ldr	r2, [sp, #32]
   13664:	ldr	r3, [sp, #156]	; 0x9c
   13668:	ldr	r1, [sp, #164]	; 0xa4
   1366c:	bic	ip, r3, #2
   13670:	ldr	r3, [sp, #28]
   13674:	stm	sp, {r8, ip, lr}
   13678:	ldr	ip, [sp, #168]	; 0xa8
   1367c:	str	r1, [sp, #12]
   13680:	mov	r1, sl
   13684:	str	ip, [sp, #16]
   13688:	bl	12da0 <ftello64@plt+0x1b40>
   1368c:	mov	r4, r0
   13690:	mov	r0, r4
   13694:	add	sp, sp, #116	; 0x74
   13698:	ldrd	r4, [sp]
   1369c:	ldrd	r6, [sp, #8]
   136a0:	ldrd	r8, [sp, #16]
   136a4:	ldrd	sl, [sp, #24]
   136a8:	add	sp, sp, #32
   136ac:	pop	{pc}		; (ldr pc, [sp], #4)
   136b0:	mov	r5, #102	; 0x66
   136b4:	ldr	r2, [sp, #44]	; 0x2c
   136b8:	sub	r3, fp, #2
   136bc:	clz	r3, r3
   136c0:	lsr	r3, r3, #5
   136c4:	cmp	r2, #0
   136c8:	bne	14124 <ftello64@plt+0x2ec4>
   136cc:	mov	r6, r2
   136d0:	b	133c4 <ftello64@plt+0x2164>
   136d4:	mov	r5, #110	; 0x6e
   136d8:	mov	r6, #0
   136dc:	b	13368 <ftello64@plt+0x2108>
   136e0:	mov	r5, #98	; 0x62
   136e4:	b	136b4 <ftello64@plt+0x2454>
   136e8:	mov	r5, #97	; 0x61
   136ec:	b	136b4 <ftello64@plt+0x2454>
   136f0:	mov	r7, #0
   136f4:	mov	r6, #0
   136f8:	b	13518 <ftello64@plt+0x22b8>
   136fc:	mov	r5, #114	; 0x72
   13700:	b	136d8 <ftello64@plt+0x2478>
   13704:	ldr	r3, [sp, #44]	; 0x2c
   13708:	cmp	r3, #0
   1370c:	bne	1449c <ftello64@plt+0x323c>
   13710:	mov	r7, r3
   13714:	ldr	r3, [sp, #48]	; 0x30
   13718:	sub	r2, fp, #2
   1371c:	clz	r2, r2
   13720:	lsr	r2, r2, #5
   13724:	eor	r3, r3, #1
   13728:	ands	r3, r2, r3
   1372c:	beq	14140 <ftello64@plt+0x2ee0>
   13730:	cmp	sl, r4
   13734:	movhi	r1, #39	; 0x27
   13738:	strbhi	r1, [r8, r4]
   1373c:	add	r1, r4, #1
   13740:	cmp	sl, r1
   13744:	movhi	r0, #36	; 0x24
   13748:	strbhi	r0, [r8, r1]
   1374c:	add	r1, r4, #2
   13750:	cmp	sl, r1
   13754:	movhi	r0, #39	; 0x27
   13758:	strbhi	r0, [r8, r1]
   1375c:	add	r1, r4, #3
   13760:	cmp	sl, r1
   13764:	bls	14198 <ftello64@plt+0x2f38>
   13768:	mov	r4, r1
   1376c:	mov	r1, #92	; 0x5c
   13770:	mov	r0, r4
   13774:	str	r3, [sp, #48]	; 0x30
   13778:	strb	r1, [r8, r4]
   1377c:	cmp	fp, #2
   13780:	add	r4, r4, #1
   13784:	beq	141e8 <ftello64@plt+0x2f88>
   13788:	ldr	r1, [sp, #28]
   1378c:	add	r3, r9, #1
   13790:	cmp	r3, r1
   13794:	bcs	137ac <ftello64@plt+0x254c>
   13798:	ldr	r1, [sp, #32]
   1379c:	ldrb	r3, [r1, r3]
   137a0:	sub	r3, r3, #48	; 0x30
   137a4:	cmp	r3, #9
   137a8:	bls	14200 <ftello64@plt+0x2fa0>
   137ac:	mov	r5, #48	; 0x30
   137b0:	ldr	r3, [sp, #40]	; 0x28
   137b4:	eor	r3, r3, #1
   137b8:	orrs	r2, r2, r3
   137bc:	mov	r3, r6
   137c0:	moveq	r6, r2
   137c4:	beq	13338 <ftello64@plt+0x20d8>
   137c8:	mov	r6, #0
   137cc:	b	13360 <ftello64@plt+0x2100>
   137d0:	cmp	r9, #0
   137d4:	mov	r2, r7
   137d8:	bne	13d78 <ftello64@plt+0x2b18>
   137dc:	mov	r6, r7
   137e0:	mov	r3, r9
   137e4:	mov	r7, r2
   137e8:	b	13328 <ftello64@plt+0x20c8>
   137ec:	mov	r2, r7
   137f0:	mov	r6, r7
   137f4:	mov	r3, #0
   137f8:	mov	r7, r2
   137fc:	mov	r5, #32
   13800:	b	13328 <ftello64@plt+0x20c8>
   13804:	mov	r6, r7
   13808:	b	13518 <ftello64@plt+0x22b8>
   1380c:	mov	r7, #0
   13810:	ldr	r3, [sp, #64]	; 0x40
   13814:	cmp	r3, #1
   13818:	bne	13e38 <ftello64@plt+0x2bd8>
   1381c:	bl	1111c <__ctype_b_loc@plt>
   13820:	ldr	r2, [r0]
   13824:	sxth	r3, r5
   13828:	lsl	r3, r3, #1
   1382c:	ldr	r1, [sp, #64]	; 0x40
   13830:	ldrh	r3, [r2, r3]
   13834:	mov	ip, r1
   13838:	and	r3, r3, #16384	; 0x4000
   1383c:	cmp	r3, #0
   13840:	ldr	r3, [sp, #40]	; 0x28
   13844:	movne	r6, #1
   13848:	moveq	r6, #0
   1384c:	movne	r2, #0
   13850:	andeq	r2, r3, #1
   13854:	cmp	r2, #0
   13858:	bne	14180 <ftello64@plt+0x2f20>
   1385c:	sub	r3, fp, #2
   13860:	clz	r3, r3
   13864:	lsr	r3, r3, #5
   13868:	b	13328 <ftello64@plt+0x20c8>
   1386c:	cmp	r4, #0
   13870:	bne	14510 <ftello64@plt+0x32b0>
   13874:	str	r4, [sp, #40]	; 0x28
   13878:	cmp	sl, #0
   1387c:	bne	14540 <ftello64@plt+0x32e0>
   13880:	mov	r3, #1
   13884:	movw	r2, #38668	; 0x970c
   13888:	movt	r2, #1
   1388c:	mov	r4, r3
   13890:	mov	r8, #2
   13894:	str	r3, [sp, #36]	; 0x24
   13898:	str	sl, [sp, #44]	; 0x2c
   1389c:	str	sl, [sp, #48]	; 0x30
   138a0:	str	r3, [sp, #56]	; 0x38
   138a4:	str	r2, [sp, #60]	; 0x3c
   138a8:	str	sl, [sp, #68]	; 0x44
   138ac:	str	sl, [sp, #72]	; 0x48
   138b0:	b	12e88 <ftello64@plt+0x1c28>
   138b4:	ldr	r3, [sp, #32]
   138b8:	ldrb	r5, [r3, r9]
   138bc:	cmp	r5, #126	; 0x7e
   138c0:	ldrls	pc, [pc, r5, lsl #2]
   138c4:	b	13810 <ftello64@plt+0x25b0>
   138c8:	andeq	r3, r1, ip, ror #21
   138cc:	andeq	r3, r1, r0, lsl r8
   138d0:	andeq	r3, r1, r0, lsl r8
   138d4:	andeq	r3, r1, r0, lsl r8
   138d8:	andeq	r3, r1, r0, lsl r8
   138dc:	andeq	r3, r1, r0, lsl r8
   138e0:	andeq	r3, r1, r0, lsl r8
   138e4:	andeq	r3, r1, r4, ror #21
   138e8:	ldrdeq	r3, [r1], -ip
   138ec:	andeq	r3, r1, r8, lsr #12
   138f0:	ldrdeq	r3, [r1], -r4
   138f4:	andeq	r3, r1, r0, lsr #12
   138f8:	andeq	r3, r1, ip, asr #21
   138fc:	andeq	r3, r1, r4, asr #21
   13900:	andeq	r3, r1, r0, lsl r8
   13904:	andeq	r3, r1, r0, lsl r8
   13908:	andeq	r3, r1, r0, lsl r8
   1390c:	andeq	r3, r1, r0, lsl r8
   13910:	andeq	r3, r1, r0, lsl r8
   13914:	andeq	r3, r1, r0, lsl r8
   13918:	andeq	r3, r1, r0, lsl r8
   1391c:	andeq	r3, r1, r0, lsl r8
   13920:	andeq	r3, r1, r0, lsl r8
   13924:	andeq	r3, r1, r0, lsl r8
   13928:	andeq	r3, r1, r0, lsl r8
   1392c:	andeq	r3, r1, r0, lsl r8
   13930:	andeq	r3, r1, r0, lsl r8
   13934:	andeq	r3, r1, r0, lsl r8
   13938:	andeq	r3, r1, r0, lsl r8
   1393c:	andeq	r3, r1, r0, lsl r8
   13940:	andeq	r3, r1, r0, lsl r8
   13944:	andeq	r3, r1, r0, lsl r8
   13948:	andeq	r3, r1, r0, asr #22
   1394c:	andeq	r3, r1, r0, lsr #22
   13950:	andeq	r3, r1, r0, lsr #22
   13954:	andeq	r3, r1, r0, lsl fp
   13958:	andeq	r3, r1, r0, lsr #22
   1395c:	andeq	r3, r1, ip, asr r8
   13960:	andeq	r3, r1, r0, lsr #22
   13964:	andeq	r3, r1, r0, asr r5
   13968:	andeq	r3, r1, r0, lsr #22
   1396c:	andeq	r3, r1, r0, lsr #22
   13970:	andeq	r3, r1, r0, lsr #22
   13974:	andeq	r3, r1, ip, asr r8
   13978:	andeq	r3, r1, ip, asr r8
   1397c:	andeq	r3, r1, ip, asr r8
   13980:	andeq	r3, r1, ip, asr r8
   13984:	andeq	r3, r1, ip, asr r8
   13988:	andeq	r3, r1, ip, asr r8
   1398c:	andeq	r3, r1, ip, asr r8
   13990:	andeq	r3, r1, ip, asr r8
   13994:	andeq	r3, r1, ip, asr r8
   13998:	andeq	r3, r1, ip, asr r8
   1399c:	andeq	r3, r1, ip, asr r8
   139a0:	andeq	r3, r1, ip, asr r8
   139a4:	andeq	r3, r1, ip, asr r8
   139a8:	andeq	r3, r1, ip, asr r8
   139ac:	andeq	r3, r1, ip, asr r8
   139b0:	andeq	r3, r1, ip, asr r8
   139b4:	andeq	r3, r1, r0, lsr #22
   139b8:	andeq	r3, r1, r0, lsr #22
   139bc:	andeq	r3, r1, r0, lsr #22
   139c0:	andeq	r3, r1, r0, lsr #22
   139c4:	andeq	r3, r1, r4, lsr #10
   139c8:	andeq	r3, r1, r0, lsl r8
   139cc:	andeq	r3, r1, ip, asr r8
   139d0:	andeq	r3, r1, ip, asr r8
   139d4:	andeq	r3, r1, ip, asr r8
   139d8:	andeq	r3, r1, ip, asr r8
   139dc:	andeq	r3, r1, ip, asr r8
   139e0:	andeq	r3, r1, ip, asr r8
   139e4:	andeq	r3, r1, ip, asr r8
   139e8:	andeq	r3, r1, ip, asr r8
   139ec:	andeq	r3, r1, ip, asr r8
   139f0:	andeq	r3, r1, ip, asr r8
   139f4:	andeq	r3, r1, ip, asr r8
   139f8:	andeq	r3, r1, ip, asr r8
   139fc:	andeq	r3, r1, ip, asr r8
   13a00:	andeq	r3, r1, ip, asr r8
   13a04:	andeq	r3, r1, ip, asr r8
   13a08:	andeq	r3, r1, ip, asr r8
   13a0c:	andeq	r3, r1, ip, asr r8
   13a10:	andeq	r3, r1, ip, asr r8
   13a14:	andeq	r3, r1, ip, asr r8
   13a18:	andeq	r3, r1, ip, asr r8
   13a1c:	andeq	r3, r1, ip, asr r8
   13a20:	andeq	r3, r1, ip, asr r8
   13a24:	andeq	r3, r1, ip, asr r8
   13a28:	andeq	r3, r1, ip, asr r8
   13a2c:	andeq	r3, r1, ip, asr r8
   13a30:	andeq	r3, r1, ip, asr r8
   13a34:	andeq	r3, r1, r0, lsr #22
   13a38:	andeq	r3, r1, ip, asr #9
   13a3c:	andeq	r3, r1, ip, asr r8
   13a40:	andeq	r3, r1, r0, lsr #22
   13a44:	andeq	r3, r1, ip, asr r8
   13a48:	andeq	r3, r1, r0, lsr #22
   13a4c:	andeq	r3, r1, ip, asr r8
   13a50:	andeq	r3, r1, ip, asr r8
   13a54:	andeq	r3, r1, ip, asr r8
   13a58:	andeq	r3, r1, ip, asr r8
   13a5c:	andeq	r3, r1, ip, asr r8
   13a60:	andeq	r3, r1, ip, asr r8
   13a64:	andeq	r3, r1, ip, asr r8
   13a68:	andeq	r3, r1, ip, asr r8
   13a6c:	andeq	r3, r1, ip, asr r8
   13a70:	andeq	r3, r1, ip, asr r8
   13a74:	andeq	r3, r1, ip, asr r8
   13a78:	andeq	r3, r1, ip, asr r8
   13a7c:	andeq	r3, r1, ip, asr r8
   13a80:	andeq	r3, r1, ip, asr r8
   13a84:	andeq	r3, r1, ip, asr r8
   13a88:	andeq	r3, r1, ip, asr r8
   13a8c:	andeq	r3, r1, ip, asr r8
   13a90:	andeq	r3, r1, ip, asr r8
   13a94:	andeq	r3, r1, ip, asr r8
   13a98:	andeq	r3, r1, ip, asr r8
   13a9c:	andeq	r3, r1, ip, asr r8
   13aa0:	andeq	r3, r1, ip, asr r8
   13aa4:	andeq	r3, r1, ip, asr r8
   13aa8:	andeq	r3, r1, ip, asr r8
   13aac:	andeq	r3, r1, ip, asr r8
   13ab0:	andeq	r3, r1, ip, asr r8
   13ab4:	strdeq	r3, [r1], -r0
   13ab8:	andeq	r3, r1, r0, lsr #22
   13abc:	strdeq	r3, [r1], -r0
   13ac0:	andeq	r3, r1, r0, lsl fp
   13ac4:	mov	r3, #114	; 0x72
   13ac8:	b	1362c <ftello64@plt+0x23cc>
   13acc:	mov	r3, #102	; 0x66
   13ad0:	b	134fc <ftello64@plt+0x229c>
   13ad4:	mov	r3, #110	; 0x6e
   13ad8:	b	1362c <ftello64@plt+0x23cc>
   13adc:	mov	r3, #98	; 0x62
   13ae0:	b	134fc <ftello64@plt+0x229c>
   13ae4:	mov	r3, #97	; 0x61
   13ae8:	b	134fc <ftello64@plt+0x229c>
   13aec:	ldr	r3, [sp, #40]	; 0x28
   13af0:	cmp	r3, #0
   13af4:	bne	13704 <ftello64@plt+0x24a4>
   13af8:	ldr	r3, [sp, #156]	; 0x9c
   13afc:	tst	r3, #1
   13b00:	addne	r9, r9, #1
   13b04:	bne	12e98 <ftello64@plt+0x1c38>
   13b08:	ldr	r7, [sp, #40]	; 0x28
   13b0c:	b	13508 <ftello64@plt+0x22a8>
   13b10:	sub	r3, fp, #2
   13b14:	clz	r3, r3
   13b18:	lsr	r3, r3, #5
   13b1c:	b	1331c <ftello64@plt+0x20bc>
   13b20:	sub	r3, fp, #2
   13b24:	mov	r6, #0
   13b28:	clz	r3, r3
   13b2c:	lsr	r3, r3, #5
   13b30:	ldr	r2, [sp, #44]	; 0x2c
   13b34:	tst	r2, r3
   13b38:	beq	13328 <ftello64@plt+0x20c8>
   13b3c:	b	13644 <ftello64@plt+0x23e4>
   13b40:	sub	r3, fp, #2
   13b44:	clz	r3, r3
   13b48:	lsr	r3, r3, #5
   13b4c:	b	13b30 <ftello64@plt+0x28d0>
   13b50:	ldr	r3, [sp, #52]	; 0x34
   13b54:	ldrb	r5, [r3]
   13b58:	cmp	r5, #126	; 0x7e
   13b5c:	ldrls	pc, [pc, r5, lsl #2]
   13b60:	b	1380c <ftello64@plt+0x25ac>
   13b64:	andeq	r3, r1, r4, lsl #14
   13b68:	andeq	r3, r1, ip, lsl #16
   13b6c:	andeq	r3, r1, ip, lsl #16
   13b70:	andeq	r3, r1, ip, lsl #16
   13b74:	andeq	r3, r1, ip, lsl #16
   13b78:	andeq	r3, r1, ip, lsl #16
   13b7c:	andeq	r3, r1, ip, lsl #16
   13b80:	andeq	r3, r1, r8, ror #13
   13b84:	andeq	r3, r1, r0, ror #13
   13b88:	muleq	r1, ip, sp
   13b8c:	ldrdeq	r3, [r1], -r4
   13b90:	muleq	r1, r0, sp
   13b94:			; <UNDEFINED> instruction: 0x000136b0
   13b98:	strdeq	r3, [r1], -ip
   13b9c:	andeq	r3, r1, ip, lsl #16
   13ba0:	andeq	r3, r1, ip, lsl #16
   13ba4:	andeq	r3, r1, ip, lsl #16
   13ba8:	andeq	r3, r1, ip, lsl #16
   13bac:	andeq	r3, r1, ip, lsl #16
   13bb0:	andeq	r3, r1, ip, lsl #16
   13bb4:	andeq	r3, r1, ip, lsl #16
   13bb8:	andeq	r3, r1, ip, lsl #16
   13bbc:	andeq	r3, r1, ip, lsl #16
   13bc0:	andeq	r3, r1, ip, lsl #16
   13bc4:	andeq	r3, r1, ip, lsl #16
   13bc8:	andeq	r3, r1, ip, lsl #16
   13bcc:	andeq	r3, r1, ip, lsl #16
   13bd0:	andeq	r3, r1, ip, lsl #16
   13bd4:	andeq	r3, r1, ip, lsl #16
   13bd8:	andeq	r3, r1, ip, lsl #16
   13bdc:	andeq	r3, r1, ip, lsl #16
   13be0:	andeq	r3, r1, ip, lsl #16
   13be4:	andeq	r3, r1, r8, lsl #27
   13be8:	strdeq	r3, [r1], -r0
   13bec:	strdeq	r3, [r1], -r0
   13bf0:	andeq	r3, r1, ip, ror #26
   13bf4:	strdeq	r3, [r1], -r0
   13bf8:	andeq	r3, r1, r0, ror #26
   13bfc:	strdeq	r3, [r1], -r0
   13c00:	andeq	r3, r1, ip, asr #10
   13c04:	strdeq	r3, [r1], -r0
   13c08:	strdeq	r3, [r1], -r0
   13c0c:	strdeq	r3, [r1], -r0
   13c10:	andeq	r3, r1, r0, ror #26
   13c14:	andeq	r3, r1, r0, ror #26
   13c18:	andeq	r3, r1, r0, ror #26
   13c1c:	andeq	r3, r1, r0, ror #26
   13c20:	andeq	r3, r1, r0, ror #26
   13c24:	andeq	r3, r1, r0, ror #26
   13c28:	andeq	r3, r1, r0, ror #26
   13c2c:	andeq	r3, r1, r0, ror #26
   13c30:	andeq	r3, r1, r0, ror #26
   13c34:	andeq	r3, r1, r0, ror #26
   13c38:	andeq	r3, r1, r0, ror #26
   13c3c:	andeq	r3, r1, r0, ror #26
   13c40:	andeq	r3, r1, r0, ror #26
   13c44:	andeq	r3, r1, r0, ror #26
   13c48:	andeq	r3, r1, r0, ror #26
   13c4c:	andeq	r3, r1, r0, ror #26
   13c50:	strdeq	r3, [r1], -r0
   13c54:	strdeq	r3, [r1], -r0
   13c58:	strdeq	r3, [r1], -r0
   13c5c:	strdeq	r3, [r1], -r0
   13c60:	andeq	r3, r1, r0, lsr #10
   13c64:	andeq	r3, r1, ip, lsl #16
   13c68:	andeq	r3, r1, r0, ror #26
   13c6c:	andeq	r3, r1, r0, ror #26
   13c70:	andeq	r3, r1, r0, ror #26
   13c74:	andeq	r3, r1, r0, ror #26
   13c78:	andeq	r3, r1, r0, ror #26
   13c7c:	andeq	r3, r1, r0, ror #26
   13c80:	andeq	r3, r1, r0, ror #26
   13c84:	andeq	r3, r1, r0, ror #26
   13c88:	andeq	r3, r1, r0, ror #26
   13c8c:	andeq	r3, r1, r0, ror #26
   13c90:	andeq	r3, r1, r0, ror #26
   13c94:	andeq	r3, r1, r0, ror #26
   13c98:	andeq	r3, r1, r0, ror #26
   13c9c:	andeq	r3, r1, r0, ror #26
   13ca0:	andeq	r3, r1, r0, ror #26
   13ca4:	andeq	r3, r1, r0, ror #26
   13ca8:	andeq	r3, r1, r0, ror #26
   13cac:	andeq	r3, r1, r0, ror #26
   13cb0:	andeq	r3, r1, r0, ror #26
   13cb4:	andeq	r3, r1, r0, ror #26
   13cb8:	andeq	r3, r1, r0, ror #26
   13cbc:	andeq	r3, r1, r0, ror #26
   13cc0:	andeq	r3, r1, r0, ror #26
   13cc4:	andeq	r3, r1, r0, ror #26
   13cc8:	andeq	r3, r1, r0, ror #26
   13ccc:	andeq	r3, r1, r0, ror #26
   13cd0:	strdeq	r3, [r1], -r0
   13cd4:	andeq	r3, r1, r8, asr #9
   13cd8:	andeq	r3, r1, r0, ror #26
   13cdc:	strdeq	r3, [r1], -r0
   13ce0:	andeq	r3, r1, r0, ror #26
   13ce4:	strdeq	r3, [r1], -r0
   13ce8:	andeq	r3, r1, r0, ror #26
   13cec:	andeq	r3, r1, r0, ror #26
   13cf0:	andeq	r3, r1, r0, ror #26
   13cf4:	andeq	r3, r1, r0, ror #26
   13cf8:	andeq	r3, r1, r0, ror #26
   13cfc:	andeq	r3, r1, r0, ror #26
   13d00:	andeq	r3, r1, r0, ror #26
   13d04:	andeq	r3, r1, r0, ror #26
   13d08:	andeq	r3, r1, r0, ror #26
   13d0c:	andeq	r3, r1, r0, ror #26
   13d10:	andeq	r3, r1, r0, ror #26
   13d14:	andeq	r3, r1, r0, ror #26
   13d18:	andeq	r3, r1, r0, ror #26
   13d1c:	andeq	r3, r1, r0, ror #26
   13d20:	andeq	r3, r1, r0, ror #26
   13d24:	andeq	r3, r1, r0, ror #26
   13d28:	andeq	r3, r1, r0, ror #26
   13d2c:	andeq	r3, r1, r0, ror #26
   13d30:	andeq	r3, r1, r0, ror #26
   13d34:	andeq	r3, r1, r0, ror #26
   13d38:	andeq	r3, r1, r0, ror #26
   13d3c:	andeq	r3, r1, r0, ror #26
   13d40:	andeq	r3, r1, r0, ror #26
   13d44:	andeq	r3, r1, r0, ror #26
   13d48:	andeq	r3, r1, r0, ror #26
   13d4c:	andeq	r3, r1, r0, ror #26
   13d50:	andeq	r3, r1, ip, ror #5
   13d54:	strdeq	r3, [r1], -r0
   13d58:	andeq	r3, r1, ip, ror #5
   13d5c:	andeq	r3, r1, ip, ror #26
   13d60:	mov	r6, r7
   13d64:	mov	r7, #0
   13d68:	b	13518 <ftello64@plt+0x22b8>
   13d6c:	cmp	r9, #0
   13d70:	mov	r2, #0
   13d74:	beq	137dc <ftello64@plt+0x257c>
   13d78:	mov	r6, #0
   13d7c:	mov	r7, r2
   13d80:	mov	r3, r6
   13d84:	b	13338 <ftello64@plt+0x20d8>
   13d88:	mov	r2, #0
   13d8c:	b	137f0 <ftello64@plt+0x2590>
   13d90:	mov	r7, #0
   13d94:	mov	r3, #118	; 0x76
   13d98:	b	134fc <ftello64@plt+0x229c>
   13d9c:	mov	r7, #0
   13da0:	mov	r3, #116	; 0x74
   13da4:	b	1362c <ftello64@plt+0x23cc>
   13da8:	ldr	r3, [sp, #44]	; 0x2c
   13dac:	b	13360 <ftello64@plt+0x2100>
   13db0:	ldr	r3, [sp, #44]	; 0x2c
   13db4:	cmp	r3, #0
   13db8:	bne	14228 <ftello64@plt+0x2fc8>
   13dbc:	add	r9, r9, #1
   13dc0:	mov	r6, #0
   13dc4:	ldr	r3, [sp, #48]	; 0x30
   13dc8:	mov	r5, #92	; 0x5c
   13dcc:	b	135ec <ftello64@plt+0x238c>
   13dd0:	ldr	r3, [sp, #32]
   13dd4:	ldrb	r2, [r3, #1]
   13dd8:	adds	r2, r2, #0
   13ddc:	movne	r2, #1
   13de0:	b	13308 <ftello64@plt+0x20a8>
   13de4:	ldr	r3, [sp, #156]	; 0x9c
   13de8:	ands	r3, r3, #4
   13dec:	beq	13e14 <ftello64@plt+0x2bb4>
   13df0:	ldr	r2, [sp, #28]
   13df4:	add	r3, r9, #2
   13df8:	cmp	r3, r2
   13dfc:	bcs	13e10 <ftello64@plt+0x2bb0>
   13e00:	ldr	r2, [sp, #52]	; 0x34
   13e04:	ldrb	r5, [r2, #1]
   13e08:	cmp	r5, #63	; 0x3f
   13e0c:	beq	1428c <ftello64@plt+0x302c>
   13e10:	mov	r3, #0
   13e14:	mov	r5, #63	; 0x3f
   13e18:	mov	r6, r3
   13e1c:	b	13328 <ftello64@plt+0x20c8>
   13e20:	ldr	r3, [sp, #44]	; 0x2c
   13e24:	cmp	r3, #0
   13e28:	bne	14228 <ftello64@plt+0x2fc8>
   13e2c:	mov	r6, r3
   13e30:	mov	r5, #63	; 0x3f
   13e34:	b	13360 <ftello64@plt+0x2100>
   13e38:	ldr	r1, [sp, #28]
   13e3c:	mov	r2, #0
   13e40:	mov	r3, #0
   13e44:	strd	r2, [sp, #104]	; 0x68
   13e48:	cmn	r1, #1
   13e4c:	bne	13e5c <ftello64@plt+0x2bfc>
   13e50:	ldr	r0, [sp, #32]
   13e54:	bl	11134 <strlen@plt>
   13e58:	str	r0, [sp, #28]
   13e5c:	str	r8, [sp, #76]	; 0x4c
   13e60:	mov	r3, #0
   13e64:	str	sl, [sp, #80]	; 0x50
   13e68:	ldr	sl, [sp, #32]
   13e6c:	str	r5, [sp, #84]	; 0x54
   13e70:	mov	r5, r3
   13e74:	ldr	r8, [sp, #44]	; 0x2c
   13e78:	str	r7, [sp, #88]	; 0x58
   13e7c:	str	r4, [sp, #92]	; 0x5c
   13e80:	ldr	r2, [sp, #28]
   13e84:	add	r4, r9, r5
   13e88:	add	r3, sp, #104	; 0x68
   13e8c:	add	r7, sl, r4
   13e90:	add	r0, sp, #100	; 0x64
   13e94:	mov	r1, r7
   13e98:	sub	r2, r2, r4
   13e9c:	bl	18930 <ftello64@plt+0x76d0>
   13ea0:	subs	r1, r0, #0
   13ea4:	beq	13ef0 <ftello64@plt+0x2c90>
   13ea8:	cmn	r1, #1
   13eac:	beq	14268 <ftello64@plt+0x3008>
   13eb0:	cmn	r1, #2
   13eb4:	beq	14388 <ftello64@plt+0x3128>
   13eb8:	cmp	fp, #2
   13ebc:	movne	r3, #0
   13ec0:	andeq	r3, r8, #1
   13ec4:	cmp	r3, #0
   13ec8:	bne	14054 <ftello64@plt+0x2df4>
   13ecc:	ldr	r0, [sp, #100]	; 0x64
   13ed0:	add	r5, r5, r1
   13ed4:	bl	1105c <iswprint@plt>
   13ed8:	cmp	r0, #0
   13edc:	add	r0, sp, #104	; 0x68
   13ee0:	moveq	r6, #0
   13ee4:	bl	10fe4 <mbsinit@plt>
   13ee8:	cmp	r0, #0
   13eec:	beq	13e80 <ftello64@plt+0x2c20>
   13ef0:	ldr	r3, [sp, #40]	; 0x28
   13ef4:	mov	ip, r5
   13ef8:	eor	r2, r6, #1
   13efc:	ldr	r8, [sp, #76]	; 0x4c
   13f00:	ldr	sl, [sp, #80]	; 0x50
   13f04:	and	r2, r2, r3
   13f08:	ldr	r5, [sp, #84]	; 0x54
   13f0c:	ldr	r7, [sp, #88]	; 0x58
   13f10:	ldr	r4, [sp, #92]	; 0x5c
   13f14:	cmp	ip, #1
   13f18:	bls	13854 <ftello64@plt+0x25f4>
   13f1c:	add	r1, ip, r9
   13f20:	mov	r0, #39	; 0x27
   13f24:	ldr	lr, [sp, #52]	; 0x34
   13f28:	mov	ip, #0
   13f2c:	str	r6, [sp, #52]	; 0x34
   13f30:	ldr	r6, [sp, #48]	; 0x30
   13f34:	b	13ff0 <ftello64@plt+0x2d90>
   13f38:	ldr	ip, [sp, #44]	; 0x2c
   13f3c:	sub	r3, fp, #2
   13f40:	clz	r3, r3
   13f44:	lsr	r3, r3, #5
   13f48:	cmp	ip, #0
   13f4c:	bne	14160 <ftello64@plt+0x2f00>
   13f50:	eor	ip, r6, #1
   13f54:	ands	r3, r3, ip
   13f58:	beq	13f88 <ftello64@plt+0x2d28>
   13f5c:	cmp	sl, r4
   13f60:	add	ip, r4, #1
   13f64:	strbhi	r0, [r8, r4]
   13f68:	cmp	sl, ip
   13f6c:	movhi	r6, #36	; 0x24
   13f70:	strbhi	r6, [r8, ip]
   13f74:	add	ip, r4, #2
   13f78:	mov	r6, r3
   13f7c:	cmp	sl, ip
   13f80:	add	r4, r4, #3
   13f84:	strbhi	r0, [r8, ip]
   13f88:	cmp	sl, r4
   13f8c:	movhi	r3, #92	; 0x5c
   13f90:	strbhi	r3, [r8, r4]
   13f94:	add	r3, r4, #1
   13f98:	cmp	sl, r3
   13f9c:	bls	13fac <ftello64@plt+0x2d4c>
   13fa0:	lsr	ip, r5, #6
   13fa4:	add	ip, ip, #48	; 0x30
   13fa8:	strb	ip, [r8, r3]
   13fac:	add	r3, r4, #2
   13fb0:	cmp	sl, r3
   13fb4:	bls	13fc4 <ftello64@plt+0x2d64>
   13fb8:	ubfx	ip, r5, #3, #3
   13fbc:	add	ip, ip, #48	; 0x30
   13fc0:	strb	ip, [r8, r3]
   13fc4:	add	r9, r9, #1
   13fc8:	and	r5, r5, #7
   13fcc:	cmp	r9, r1
   13fd0:	add	r5, r5, #48	; 0x30
   13fd4:	add	r4, r4, #3
   13fd8:	bcs	1418c <ftello64@plt+0x2f2c>
   13fdc:	mov	ip, r2
   13fe0:	cmp	sl, r4
   13fe4:	strbhi	r5, [r8, r4]
   13fe8:	add	r4, r4, #1
   13fec:	ldrb	r5, [lr, #1]!
   13ff0:	cmp	r2, #0
   13ff4:	bne	13f38 <ftello64@plt+0x2cd8>
   13ff8:	eor	r3, ip, #1
   13ffc:	cmp	r7, #0
   14000:	and	r3, r3, r6
   14004:	uxtb	r3, r3
   14008:	beq	1401c <ftello64@plt+0x2dbc>
   1400c:	cmp	sl, r4
   14010:	movhi	r7, #92	; 0x5c
   14014:	strbhi	r7, [r8, r4]
   14018:	add	r4, r4, #1
   1401c:	add	r9, r9, #1
   14020:	cmp	r9, r1
   14024:	bcs	14174 <ftello64@plt+0x2f14>
   14028:	cmp	r3, #0
   1402c:	beq	141ac <ftello64@plt+0x2f4c>
   14030:	cmp	sl, r4
   14034:	add	r3, r4, #1
   14038:	mov	r7, #0
   1403c:	strbhi	r0, [r8, r4]
   14040:	cmp	sl, r3
   14044:	add	r4, r4, #2
   14048:	mov	r6, r7
   1404c:	strbhi	r0, [r8, r3]
   14050:	b	13fe0 <ftello64@plt+0x2d80>
   14054:	cmp	r1, #1
   14058:	beq	13ecc <ftello64@plt+0x2c6c>
   1405c:	add	r2, r4, #1
   14060:	add	r3, sl, r1
   14064:	add	r2, sl, r2
   14068:	add	r4, r3, r4
   1406c:	ldrb	r3, [r2], #1
   14070:	sub	r3, r3, #91	; 0x5b
   14074:	cmp	r3, #33	; 0x21
   14078:	ldrls	pc, [pc, r3, lsl #2]
   1407c:	b	14108 <ftello64@plt+0x2ea8>
   14080:	andeq	r4, r1, r4, lsl r1
   14084:	andeq	r4, r1, r4, lsl r1
   14088:	andeq	r4, r1, r8, lsl #2
   1408c:	andeq	r4, r1, r4, lsl r1
   14090:	andeq	r4, r1, r8, lsl #2
   14094:	andeq	r4, r1, r4, lsl r1
   14098:	andeq	r4, r1, r8, lsl #2
   1409c:	andeq	r4, r1, r8, lsl #2
   140a0:	andeq	r4, r1, r8, lsl #2
   140a4:	andeq	r4, r1, r8, lsl #2
   140a8:	andeq	r4, r1, r8, lsl #2
   140ac:	andeq	r4, r1, r8, lsl #2
   140b0:	andeq	r4, r1, r8, lsl #2
   140b4:	andeq	r4, r1, r8, lsl #2
   140b8:	andeq	r4, r1, r8, lsl #2
   140bc:	andeq	r4, r1, r8, lsl #2
   140c0:	andeq	r4, r1, r8, lsl #2
   140c4:	andeq	r4, r1, r8, lsl #2
   140c8:	andeq	r4, r1, r8, lsl #2
   140cc:	andeq	r4, r1, r8, lsl #2
   140d0:	andeq	r4, r1, r8, lsl #2
   140d4:	andeq	r4, r1, r8, lsl #2
   140d8:	andeq	r4, r1, r8, lsl #2
   140dc:	andeq	r4, r1, r8, lsl #2
   140e0:	andeq	r4, r1, r8, lsl #2
   140e4:	andeq	r4, r1, r8, lsl #2
   140e8:	andeq	r4, r1, r8, lsl #2
   140ec:	andeq	r4, r1, r8, lsl #2
   140f0:	andeq	r4, r1, r8, lsl #2
   140f4:	andeq	r4, r1, r8, lsl #2
   140f8:	andeq	r4, r1, r8, lsl #2
   140fc:	andeq	r4, r1, r8, lsl #2
   14100:	andeq	r4, r1, r8, lsl #2
   14104:	andeq	r4, r1, r4, lsl r1
   14108:	cmp	r4, r2
   1410c:	bne	1406c <ftello64@plt+0x2e0c>
   14110:	b	13ecc <ftello64@plt+0x2c6c>
   14114:	mov	r8, #2
   14118:	ldr	fp, [sp, #76]	; 0x4c
   1411c:	ldr	sl, [sp, #80]	; 0x50
   14120:	b	1364c <ftello64@plt+0x23ec>
   14124:	ldr	r2, [sp, #40]	; 0x28
   14128:	str	fp, [sp, #152]	; 0x98
   1412c:	mov	fp, r8
   14130:	ldr	r8, [sp, #152]	; 0x98
   14134:	and	r2, r2, r3
   14138:	str	r2, [sp, #40]	; 0x28
   1413c:	b	1364c <ftello64@plt+0x23ec>
   14140:	cmp	sl, r4
   14144:	movls	r0, r4
   14148:	bls	1377c <ftello64@plt+0x251c>
   1414c:	ldr	r3, [sp, #48]	; 0x30
   14150:	b	1376c <ftello64@plt+0x250c>
   14154:	str	sl, [sp, #72]	; 0x48
   14158:	ldr	sl, [sp, #44]	; 0x2c
   1415c:	b	135bc <ftello64@plt+0x235c>
   14160:	str	r3, [sp, #40]	; 0x28
   14164:	str	fp, [sp, #152]	; 0x98
   14168:	mov	fp, r8
   1416c:	ldr	r8, [sp, #152]	; 0x98
   14170:	b	1364c <ftello64@plt+0x23ec>
   14174:	str	r6, [sp, #48]	; 0x30
   14178:	ldr	r6, [sp, #52]	; 0x34
   1417c:	b	135ec <ftello64@plt+0x238c>
   14180:	mov	r6, #0
   14184:	ldr	r2, [sp, #40]	; 0x28
   14188:	b	13f1c <ftello64@plt+0x2cbc>
   1418c:	str	r6, [sp, #48]	; 0x30
   14190:	ldr	r6, [sp, #52]	; 0x34
   14194:	b	133d8 <ftello64@plt+0x2178>
   14198:	add	r4, r4, #4
   1419c:	mov	r6, #0
   141a0:	str	r3, [sp, #48]	; 0x30
   141a4:	mov	r5, #48	; 0x30
   141a8:	b	13360 <ftello64@plt+0x2100>
   141ac:	mov	r7, r3
   141b0:	b	13fe0 <ftello64@plt+0x2d80>
   141b4:	mov	r3, #1
   141b8:	movw	r2, #38648	; 0x96f8
   141bc:	movt	r2, #1
   141c0:	mov	r4, r3
   141c4:	str	r3, [sp, #36]	; 0x24
   141c8:	str	r3, [sp, #40]	; 0x28
   141cc:	str	sl, [sp, #44]	; 0x2c
   141d0:	str	sl, [sp, #48]	; 0x30
   141d4:	str	r3, [sp, #56]	; 0x38
   141d8:	str	r2, [sp, #60]	; 0x3c
   141dc:	str	sl, [sp, #68]	; 0x44
   141e0:	str	sl, [sp, #72]	; 0x48
   141e4:	b	12e88 <ftello64@plt+0x1c28>
   141e8:	mov	r3, r6
   141ec:	mov	r5, #48	; 0x30
   141f0:	mov	r6, #0
   141f4:	b	13360 <ftello64@plt+0x2100>
   141f8:	mov	r5, r3
   141fc:	b	136d8 <ftello64@plt+0x2478>
   14200:	cmp	sl, r4
   14204:	mov	r5, #48	; 0x30
   14208:	movhi	r3, #48	; 0x30
   1420c:	strbhi	r3, [r8, r4]
   14210:	add	r3, r0, #2
   14214:	add	r4, r0, #3
   14218:	cmp	sl, r3
   1421c:	movhi	r1, #48	; 0x30
   14220:	strbhi	r1, [r8, r3]
   14224:	b	137b0 <ftello64@plt+0x2550>
   14228:	str	fp, [sp, #152]	; 0x98
   1422c:	mov	fp, r8
   14230:	ldr	r8, [sp, #152]	; 0x98
   14234:	b	1364c <ftello64@plt+0x23ec>
   14238:	ldr	r3, [sp, #164]	; 0xa4
   1423c:	ldrb	r3, [r3]
   14240:	cmp	r3, #0
   14244:	beq	12e58 <ftello64@plt+0x1bf8>
   14248:	ldr	r2, [sp, #164]	; 0xa4
   1424c:	cmp	sl, r4
   14250:	strbhi	r3, [fp, r4]
   14254:	add	r4, r4, #1
   14258:	ldrb	r3, [r2, #1]!
   1425c:	cmp	r3, #0
   14260:	bne	1424c <ftello64@plt+0x2fec>
   14264:	b	12e58 <ftello64@plt+0x1bf8>
   14268:	mov	ip, r5
   1426c:	mov	r6, #0
   14270:	ldr	r2, [sp, #40]	; 0x28
   14274:	ldr	r8, [sp, #76]	; 0x4c
   14278:	ldr	sl, [sp, #80]	; 0x50
   1427c:	ldr	r5, [sp, #84]	; 0x54
   14280:	ldr	r7, [sp, #88]	; 0x58
   14284:	ldr	r4, [sp, #92]	; 0x5c
   14288:	b	13f14 <ftello64@plt+0x2cb4>
   1428c:	ldr	r2, [sp, #32]
   14290:	ldrb	r1, [r2, r3]
   14294:	sub	r2, r1, #33	; 0x21
   14298:	cmp	r2, #29
   1429c:	ldrls	pc, [pc, r2, lsl #2]
   142a0:	b	1437c <ftello64@plt+0x311c>
   142a4:	andeq	r4, r1, ip, lsl r3
   142a8:	andeq	r4, r1, ip, ror r3
   142ac:	andeq	r4, r1, ip, ror r3
   142b0:	andeq	r4, r1, ip, ror r3
   142b4:	andeq	r4, r1, ip, ror r3
   142b8:	andeq	r4, r1, ip, ror r3
   142bc:	andeq	r4, r1, ip, lsl r3
   142c0:	andeq	r4, r1, ip, lsl r3
   142c4:	andeq	r4, r1, ip, lsl r3
   142c8:	andeq	r4, r1, ip, ror r3
   142cc:	andeq	r4, r1, ip, ror r3
   142d0:	andeq	r4, r1, ip, ror r3
   142d4:	andeq	r4, r1, ip, lsl r3
   142d8:	andeq	r4, r1, ip, ror r3
   142dc:	andeq	r4, r1, ip, lsl r3
   142e0:	andeq	r4, r1, ip, ror r3
   142e4:	andeq	r4, r1, ip, ror r3
   142e8:	andeq	r4, r1, ip, ror r3
   142ec:	andeq	r4, r1, ip, ror r3
   142f0:	andeq	r4, r1, ip, ror r3
   142f4:	andeq	r4, r1, ip, ror r3
   142f8:	andeq	r4, r1, ip, ror r3
   142fc:	andeq	r4, r1, ip, ror r3
   14300:	andeq	r4, r1, ip, ror r3
   14304:	andeq	r4, r1, ip, ror r3
   14308:	andeq	r4, r1, ip, ror r3
   1430c:	andeq	r4, r1, ip, ror r3
   14310:	andeq	r4, r1, ip, lsl r3
   14314:	andeq	r4, r1, ip, lsl r3
   14318:	andeq	r4, r1, ip, lsl r3
   1431c:	ldr	r2, [sp, #44]	; 0x2c
   14320:	cmp	r2, #0
   14324:	bne	14480 <ftello64@plt+0x3220>
   14328:	cmp	sl, r4
   1432c:	mov	r5, r1
   14330:	movhi	r2, #63	; 0x3f
   14334:	mov	r9, r3
   14338:	strbhi	r2, [r8, r4]
   1433c:	add	r2, r4, #1
   14340:	cmp	sl, r2
   14344:	movhi	r0, #34	; 0x22
   14348:	strbhi	r0, [r8, r2]
   1434c:	add	r2, r4, #2
   14350:	cmp	sl, r2
   14354:	movhi	r0, #34	; 0x22
   14358:	strbhi	r0, [r8, r2]
   1435c:	add	r2, r4, #3
   14360:	add	r4, r4, #4
   14364:	cmp	sl, r2
   14368:	movhi	r0, #63	; 0x3f
   1436c:	strbhi	r0, [r8, r2]
   14370:	mov	r2, #0
   14374:	mov	r6, r2
   14378:	b	137b0 <ftello64@plt+0x2550>
   1437c:	mov	r3, #0
   14380:	mov	r6, r3
   14384:	b	13328 <ftello64@plt+0x20c8>
   14388:	ldr	r0, [sp, #28]
   1438c:	mov	r1, r4
   14390:	mov	r2, r7
   14394:	mov	r3, r5
   14398:	mov	ip, r5
   1439c:	ldr	r8, [sp, #76]	; 0x4c
   143a0:	ldr	sl, [sp, #80]	; 0x50
   143a4:	cmp	r1, r0
   143a8:	ldr	r5, [sp, #84]	; 0x54
   143ac:	ldr	r7, [sp, #88]	; 0x58
   143b0:	ldr	r4, [sp, #92]	; 0x5c
   143b4:	bcs	143e8 <ftello64@plt+0x3188>
   143b8:	ldrb	r6, [r2]
   143bc:	cmp	r6, #0
   143c0:	bne	143d4 <ftello64@plt+0x3174>
   143c4:	b	14508 <ftello64@plt+0x32a8>
   143c8:	ldrb	r6, [r2, #1]!
   143cc:	cmp	r6, #0
   143d0:	beq	14490 <ftello64@plt+0x3230>
   143d4:	add	r3, r3, #1
   143d8:	add	r1, r9, r3
   143dc:	cmp	r1, r0
   143e0:	bcc	143c8 <ftello64@plt+0x3168>
   143e4:	mov	ip, r3
   143e8:	mov	r6, #0
   143ec:	ldr	r2, [sp, #40]	; 0x28
   143f0:	b	13f14 <ftello64@plt+0x2cb4>
   143f4:	mov	r3, #1
   143f8:	mov	r2, #0
   143fc:	mov	r4, r2
   14400:	str	r3, [sp, #36]	; 0x24
   14404:	str	r3, [sp, #40]	; 0x28
   14408:	str	r3, [sp, #44]	; 0x2c
   1440c:	str	r2, [sp, #48]	; 0x30
   14410:	str	r3, [sp, #56]	; 0x38
   14414:	movw	r3, #38648	; 0x96f8
   14418:	movt	r3, #1
   1441c:	str	r3, [sp, #60]	; 0x3c
   14420:	str	r2, [sp, #68]	; 0x44
   14424:	str	r2, [sp, #72]	; 0x48
   14428:	b	12e88 <ftello64@plt+0x1c28>
   1442c:	mov	r2, r3
   14430:	ldr	r3, [sp, #60]	; 0x3c
   14434:	cmp	r3, #0
   14438:	moveq	r2, #0
   1443c:	andne	r2, r2, #1
   14440:	cmp	r2, #0
   14444:	beq	14470 <ftello64@plt+0x3210>
   14448:	mov	r2, r3
   1444c:	ldrb	r3, [r3]
   14450:	cmp	r3, #0
   14454:	beq	14470 <ftello64@plt+0x3210>
   14458:	cmp	sl, r4
   1445c:	strbhi	r3, [fp, r4]
   14460:	add	r4, r4, #1
   14464:	ldrb	r3, [r2, #1]!
   14468:	cmp	r3, #0
   1446c:	bne	14458 <ftello64@plt+0x31f8>
   14470:	cmp	sl, r4
   14474:	movhi	r3, #0
   14478:	strbhi	r3, [fp, r4]
   1447c:	b	13690 <ftello64@plt+0x2430>
   14480:	str	fp, [sp, #152]	; 0x98
   14484:	mov	fp, r8
   14488:	ldr	r8, [sp, #152]	; 0x98
   1448c:	b	13658 <ftello64@plt+0x23f8>
   14490:	mov	ip, r3
   14494:	ldr	r2, [sp, #40]	; 0x28
   14498:	b	13f14 <ftello64@plt+0x2cb4>
   1449c:	str	fp, [sp, #152]	; 0x98
   144a0:	mov	fp, r8
   144a4:	ldr	r8, [sp, #152]	; 0x98
   144a8:	sub	r3, r8, #2
   144ac:	clz	r3, r3
   144b0:	lsr	r3, r3, #5
   144b4:	str	r3, [sp, #40]	; 0x28
   144b8:	b	1364c <ftello64@plt+0x23ec>
   144bc:	mov	ip, #5
   144c0:	ldr	r3, [sp, #28]
   144c4:	str	ip, [sp]
   144c8:	ldr	r2, [sp, #156]	; 0x9c
   144cc:	ldr	ip, [sp, #164]	; 0xa4
   144d0:	ldr	r0, [sp, #160]	; 0xa0
   144d4:	str	r2, [sp, #4]
   144d8:	ldr	r2, [sp, #32]
   144dc:	ldr	r1, [sp, #72]	; 0x48
   144e0:	str	ip, [sp, #12]
   144e4:	ldr	ip, [sp, #168]	; 0xa8
   144e8:	str	r0, [sp, #8]
   144ec:	mov	r0, fp
   144f0:	str	ip, [sp, #16]
   144f4:	bl	12da0 <ftello64@plt+0x1b40>
   144f8:	mov	r4, r0
   144fc:	b	13690 <ftello64@plt+0x2430>
   14500:	mov	r8, #2
   14504:	b	1364c <ftello64@plt+0x23ec>
   14508:	ldr	r2, [sp, #40]	; 0x28
   1450c:	b	13f14 <ftello64@plt+0x2cb4>
   14510:	mov	r3, #0
   14514:	mov	r2, #1
   14518:	mov	r4, r3
   1451c:	strd	r2, [sp, #36]	; 0x24
   14520:	strd	r2, [sp, #44]	; 0x2c
   14524:	str	r2, [sp, #56]	; 0x38
   14528:	str	r3, [sp, #68]	; 0x44
   1452c:	str	r3, [sp, #72]	; 0x48
   14530:	movw	r3, #38668	; 0x970c
   14534:	movt	r3, #1
   14538:	str	r3, [sp, #60]	; 0x3c
   1453c:	b	12e88 <ftello64@plt+0x1c28>
   14540:	mov	r3, #0
   14544:	mov	r1, #1
   14548:	mov	r2, r3
   1454c:	str	r1, [sp, #36]	; 0x24
   14550:	str	r3, [sp, #48]	; 0x30
   14554:	str	sl, [sp, #72]	; 0x48
   14558:	b	13490 <ftello64@plt+0x2230>
   1455c:	bl	1123c <abort@plt>
   14560:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14564:	mov	r4, r0
   14568:	mov	r5, r3
   1456c:	strd	r6, [sp, #8]
   14570:	movw	r7, #41256	; 0xa128
   14574:	movt	r7, #2
   14578:	strd	r8, [sp, #16]
   1457c:	strd	sl, [sp, #24]
   14580:	mov	sl, r1
   14584:	mov	fp, r2
   14588:	str	lr, [sp, #32]
   1458c:	sub	sp, sp, #60	; 0x3c
   14590:	bl	1114c <__errno_location@plt>
   14594:	mov	r8, r0
   14598:	cmn	r4, #-2147483647	; 0x80000001
   1459c:	ldr	r6, [r7]
   145a0:	movne	r0, #0
   145a4:	moveq	r0, #1
   145a8:	ldr	r3, [r8]
   145ac:	orrs	r0, r0, r4, lsr #31
   145b0:	str	r3, [sp, #28]
   145b4:	bne	14744 <ftello64@plt+0x34e4>
   145b8:	ldr	r3, [r7, #4]
   145bc:	cmp	r3, r4
   145c0:	bgt	14620 <ftello64@plt+0x33c0>
   145c4:	add	r1, r7, #8
   145c8:	sub	r2, r4, r3
   145cc:	str	r3, [sp, #52]	; 0x34
   145d0:	cmp	r6, r1
   145d4:	add	r2, r2, #1
   145d8:	beq	1471c <ftello64@plt+0x34bc>
   145dc:	mov	r1, #8
   145e0:	mov	r0, r6
   145e4:	mvn	r3, #-2147483648	; 0x80000000
   145e8:	str	r1, [sp]
   145ec:	add	r1, sp, #52	; 0x34
   145f0:	bl	166e8 <ftello64@plt+0x5488>
   145f4:	mov	r6, r0
   145f8:	str	r0, [r7]
   145fc:	ldr	r0, [r7, #4]
   14600:	mov	r1, #0
   14604:	ldr	r2, [sp, #52]	; 0x34
   14608:	sub	r2, r2, r0
   1460c:	add	r0, r6, r0, lsl #3
   14610:	lsl	r2, r2, #3
   14614:	bl	11170 <memset@plt>
   14618:	ldr	r3, [sp, #52]	; 0x34
   1461c:	str	r3, [r7, #4]
   14620:	ldr	r1, [r5, #4]
   14624:	add	r0, r6, r4, lsl #3
   14628:	add	ip, r5, #8
   1462c:	mov	r3, fp
   14630:	mov	r2, sl
   14634:	ldr	r7, [r0, #4]
   14638:	str	r0, [sp, #36]	; 0x24
   1463c:	str	ip, [sp, #40]	; 0x28
   14640:	orr	r0, r1, #1
   14644:	ldr	r9, [r6, r4, lsl #3]
   14648:	str	ip, [sp, #8]
   1464c:	ldr	lr, [r5, #44]	; 0x2c
   14650:	str	r0, [sp, #4]
   14654:	ldr	ip, [r5]
   14658:	mov	r1, r9
   1465c:	str	ip, [sp, #32]
   14660:	ldr	ip, [r5, #40]	; 0x28
   14664:	str	ip, [sp, #12]
   14668:	ldr	ip, [sp, #32]
   1466c:	str	lr, [sp, #16]
   14670:	str	r0, [sp, #44]	; 0x2c
   14674:	mov	r0, r7
   14678:	str	ip, [sp]
   1467c:	bl	12da0 <ftello64@plt+0x1b40>
   14680:	cmp	r9, r0
   14684:	bhi	146f4 <ftello64@plt+0x3494>
   14688:	add	r9, r0, #1
   1468c:	movw	r3, #41372	; 0xa19c
   14690:	movt	r3, #2
   14694:	cmp	r7, r3
   14698:	str	r9, [r6, r4, lsl #3]
   1469c:	beq	146a8 <ftello64@plt+0x3448>
   146a0:	mov	r0, r7
   146a4:	bl	176dc <ftello64@plt+0x647c>
   146a8:	mov	r0, r9
   146ac:	bl	16538 <ftello64@plt+0x52d8>
   146b0:	ldr	ip, [r5]
   146b4:	mov	r3, fp
   146b8:	mov	r2, sl
   146bc:	mov	r1, r9
   146c0:	mov	r7, r0
   146c4:	ldr	lr, [sp, #36]	; 0x24
   146c8:	ldr	r4, [r5, #40]	; 0x28
   146cc:	str	r0, [lr, #4]
   146d0:	ldr	lr, [r5, #44]	; 0x2c
   146d4:	str	ip, [sp]
   146d8:	ldr	ip, [sp, #44]	; 0x2c
   146dc:	str	ip, [sp, #4]
   146e0:	ldr	ip, [sp, #40]	; 0x28
   146e4:	str	r4, [sp, #12]
   146e8:	str	lr, [sp, #16]
   146ec:	str	ip, [sp, #8]
   146f0:	bl	12da0 <ftello64@plt+0x1b40>
   146f4:	ldr	r3, [sp, #28]
   146f8:	mov	r0, r7
   146fc:	str	r3, [r8]
   14700:	add	sp, sp, #60	; 0x3c
   14704:	ldrd	r4, [sp]
   14708:	ldrd	r6, [sp, #8]
   1470c:	ldrd	r8, [sp, #16]
   14710:	ldrd	sl, [sp, #24]
   14714:	add	sp, sp, #32
   14718:	pop	{pc}		; (ldr pc, [sp], #4)
   1471c:	mov	r1, #8
   14720:	mvn	r3, #-2147483648	; 0x80000000
   14724:	str	r1, [sp]
   14728:	add	r1, sp, #52	; 0x34
   1472c:	bl	166e8 <ftello64@plt+0x5488>
   14730:	ldrd	r2, [r7, #8]
   14734:	mov	r6, r0
   14738:	str	r0, [r7]
   1473c:	strd	r2, [r0]
   14740:	b	145fc <ftello64@plt+0x339c>
   14744:	bl	1123c <abort@plt>
   14748:	strd	r4, [sp, #-16]!
   1474c:	mov	r5, r0
   14750:	str	r6, [sp, #8]
   14754:	str	lr, [sp, #12]
   14758:	bl	1114c <__errno_location@plt>
   1475c:	mov	r4, r0
   14760:	cmp	r5, #0
   14764:	ldr	r0, [pc, #32]	; 1478c <ftello64@plt+0x352c>
   14768:	mov	r1, #48	; 0x30
   1476c:	movne	r0, r5
   14770:	ldr	r6, [r4]
   14774:	bl	16860 <ftello64@plt+0x5600>
   14778:	str	r6, [r4]
   1477c:	ldrd	r4, [sp]
   14780:	ldr	r6, [sp, #8]
   14784:	add	sp, sp, #12
   14788:	pop	{pc}		; (ldr pc, [sp], #4)
   1478c:	muleq	r2, ip, r2
   14790:	ldr	r3, [pc, #12]	; 147a4 <ftello64@plt+0x3544>
   14794:	cmp	r0, #0
   14798:	moveq	r0, r3
   1479c:	ldr	r0, [r0]
   147a0:	bx	lr
   147a4:	muleq	r2, ip, r2
   147a8:	ldr	r3, [pc, #12]	; 147bc <ftello64@plt+0x355c>
   147ac:	cmp	r0, #0
   147b0:	moveq	r0, r3
   147b4:	str	r1, [r0]
   147b8:	bx	lr
   147bc:	muleq	r2, ip, r2
   147c0:	ldr	r3, [pc, #52]	; 147fc <ftello64@plt+0x359c>
   147c4:	cmp	r0, #0
   147c8:	push	{lr}		; (str lr, [sp, #-4]!)
   147cc:	lsr	lr, r1, #5
   147d0:	and	r1, r1, #31
   147d4:	moveq	r0, r3
   147d8:	add	r3, r0, #8
   147dc:	ldr	ip, [r3, lr, lsl #2]
   147e0:	lsr	r0, ip, r1
   147e4:	eor	r2, r2, r0
   147e8:	and	r0, r0, #1
   147ec:	and	r2, r2, #1
   147f0:	eor	r1, ip, r2, lsl r1
   147f4:	str	r1, [r3, lr, lsl #2]
   147f8:	pop	{pc}		; (ldr pc, [sp], #4)
   147fc:	muleq	r2, ip, r2
   14800:	ldr	r3, [pc, #16]	; 14818 <ftello64@plt+0x35b8>
   14804:	cmp	r0, #0
   14808:	movne	r3, r0
   1480c:	ldr	r0, [r3, #4]
   14810:	str	r1, [r3, #4]
   14814:	bx	lr
   14818:	muleq	r2, ip, r2
   1481c:	ldr	r3, [pc, #48]	; 14854 <ftello64@plt+0x35f4>
   14820:	cmp	r0, #0
   14824:	mov	ip, #10
   14828:	moveq	r0, r3
   1482c:	cmp	r2, #0
   14830:	cmpne	r1, #0
   14834:	str	ip, [r0]
   14838:	beq	14848 <ftello64@plt+0x35e8>
   1483c:	str	r1, [r0, #40]	; 0x28
   14840:	str	r2, [r0, #44]	; 0x2c
   14844:	bx	lr
   14848:	str	r4, [sp, #-8]!
   1484c:	str	lr, [sp, #4]
   14850:	bl	1123c <abort@plt>
   14854:	muleq	r2, ip, r2
   14858:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1485c:	strd	r6, [sp, #8]
   14860:	mov	r7, r0
   14864:	mov	r6, r1
   14868:	strd	r8, [sp, #16]
   1486c:	mov	r8, r2
   14870:	mov	r9, r3
   14874:	str	lr, [sp, #24]
   14878:	sub	sp, sp, #28
   1487c:	ldr	r4, [sp, #56]	; 0x38
   14880:	ldr	ip, [pc, #104]	; 148f0 <ftello64@plt+0x3690>
   14884:	cmp	r4, #0
   14888:	moveq	r4, ip
   1488c:	bl	1114c <__errno_location@plt>
   14890:	ldr	ip, [r4, #44]	; 0x2c
   14894:	mov	r5, r0
   14898:	mov	r1, r6
   1489c:	add	lr, r4, #8
   148a0:	mov	r3, r9
   148a4:	ldr	r6, [r5]
   148a8:	mov	r2, r8
   148ac:	mov	r0, r7
   148b0:	str	ip, [sp, #16]
   148b4:	ldr	ip, [r4, #40]	; 0x28
   148b8:	str	lr, [sp, #8]
   148bc:	str	ip, [sp, #12]
   148c0:	ldr	ip, [r4, #4]
   148c4:	str	ip, [sp, #4]
   148c8:	ldr	ip, [r4]
   148cc:	str	ip, [sp]
   148d0:	bl	12da0 <ftello64@plt+0x1b40>
   148d4:	str	r6, [r5]
   148d8:	add	sp, sp, #28
   148dc:	ldrd	r4, [sp]
   148e0:	ldrd	r6, [sp, #8]
   148e4:	ldrd	r8, [sp, #16]
   148e8:	add	sp, sp, #24
   148ec:	pop	{pc}		; (ldr pc, [sp], #4)
   148f0:	muleq	r2, ip, r2
   148f4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   148f8:	cmp	r3, #0
   148fc:	ldr	r4, [pc, #220]	; 149e0 <ftello64@plt+0x3780>
   14900:	movne	r4, r3
   14904:	strd	r6, [sp, #8]
   14908:	mov	r6, r2
   1490c:	strd	r8, [sp, #16]
   14910:	mov	r9, r0
   14914:	strd	sl, [sp, #24]
   14918:	mov	sl, r1
   1491c:	str	lr, [sp, #32]
   14920:	sub	sp, sp, #44	; 0x2c
   14924:	bl	1114c <__errno_location@plt>
   14928:	ldr	r5, [r4, #4]
   1492c:	mov	r7, r0
   14930:	mov	r1, #0
   14934:	add	r8, r4, #8
   14938:	mov	r3, sl
   1493c:	ldr	ip, [r4, #44]	; 0x2c
   14940:	mov	r2, r9
   14944:	mov	r0, r1
   14948:	ldr	lr, [r7]
   1494c:	cmp	r6, r1
   14950:	orreq	r5, r5, #1
   14954:	str	ip, [sp, #16]
   14958:	ldr	ip, [r4, #40]	; 0x28
   1495c:	stmib	sp, {r5, r8, ip}
   14960:	ldr	ip, [r4]
   14964:	str	lr, [sp, #28]
   14968:	str	ip, [sp]
   1496c:	bl	12da0 <ftello64@plt+0x1b40>
   14970:	add	r1, r0, #1
   14974:	mov	fp, r0
   14978:	mov	r0, r1
   1497c:	str	r1, [sp, #36]	; 0x24
   14980:	bl	16538 <ftello64@plt+0x52d8>
   14984:	ldr	ip, [r4, #44]	; 0x2c
   14988:	mov	r3, sl
   1498c:	mov	r2, r9
   14990:	ldr	r1, [sp, #36]	; 0x24
   14994:	str	ip, [sp, #16]
   14998:	ldr	ip, [r4, #40]	; 0x28
   1499c:	str	r0, [sp, #32]
   149a0:	stmib	sp, {r5, r8, ip}
   149a4:	ldr	ip, [r4]
   149a8:	str	ip, [sp]
   149ac:	bl	12da0 <ftello64@plt+0x1b40>
   149b0:	ldr	lr, [sp, #28]
   149b4:	cmp	r6, #0
   149b8:	ldr	r0, [sp, #32]
   149bc:	str	lr, [r7]
   149c0:	strne	fp, [r6]
   149c4:	add	sp, sp, #44	; 0x2c
   149c8:	ldrd	r4, [sp]
   149cc:	ldrd	r6, [sp, #8]
   149d0:	ldrd	r8, [sp, #16]
   149d4:	ldrd	sl, [sp, #24]
   149d8:	add	sp, sp, #32
   149dc:	pop	{pc}		; (ldr pc, [sp], #4)
   149e0:	muleq	r2, ip, r2
   149e4:	mov	r3, r2
   149e8:	mov	r2, #0
   149ec:	b	148f4 <ftello64@plt+0x3694>
   149f0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   149f4:	movw	r5, #41256	; 0xa128
   149f8:	movt	r5, #2
   149fc:	ldr	r3, [r5, #4]
   14a00:	strd	r6, [sp, #8]
   14a04:	str	r8, [sp, #16]
   14a08:	str	lr, [sp, #20]
   14a0c:	ldr	r7, [r5]
   14a10:	cmp	r3, #1
   14a14:	ble	14a38 <ftello64@plt+0x37d8>
   14a18:	mov	r4, #1
   14a1c:	add	r6, r7, #4
   14a20:	ldr	r0, [r6, r4, lsl #3]
   14a24:	add	r4, r4, #1
   14a28:	bl	176dc <ftello64@plt+0x647c>
   14a2c:	ldr	r3, [r5, #4]
   14a30:	cmp	r3, r4
   14a34:	bgt	14a20 <ftello64@plt+0x37c0>
   14a38:	ldr	r0, [r7, #4]
   14a3c:	movw	r4, #41372	; 0xa19c
   14a40:	movt	r4, #2
   14a44:	cmp	r0, r4
   14a48:	beq	14a5c <ftello64@plt+0x37fc>
   14a4c:	bl	176dc <ftello64@plt+0x647c>
   14a50:	mov	r3, #256	; 0x100
   14a54:	str	r3, [r5, #8]
   14a58:	str	r4, [r5, #12]
   14a5c:	ldr	r4, [pc, #44]	; 14a90 <ftello64@plt+0x3830>
   14a60:	cmp	r7, r4
   14a64:	beq	14a74 <ftello64@plt+0x3814>
   14a68:	mov	r0, r7
   14a6c:	bl	176dc <ftello64@plt+0x647c>
   14a70:	str	r4, [r5]
   14a74:	mov	r3, #1
   14a78:	ldrd	r6, [sp, #8]
   14a7c:	str	r3, [r5, #4]
   14a80:	ldrd	r4, [sp]
   14a84:	ldr	r8, [sp, #16]
   14a88:	add	sp, sp, #20
   14a8c:	pop	{pc}		; (ldr pc, [sp], #4)
   14a90:	andeq	sl, r2, r0, lsr r1
   14a94:	ldr	r3, [pc, #4]	; 14aa0 <ftello64@plt+0x3840>
   14a98:	mvn	r2, #0
   14a9c:	b	14560 <ftello64@plt+0x3300>
   14aa0:	muleq	r2, ip, r2
   14aa4:	ldr	r3, [pc]	; 14aac <ftello64@plt+0x384c>
   14aa8:	b	14560 <ftello64@plt+0x3300>
   14aac:	muleq	r2, ip, r2
   14ab0:	mov	r1, r0
   14ab4:	ldr	r3, [pc, #8]	; 14ac4 <ftello64@plt+0x3864>
   14ab8:	mvn	r2, #0
   14abc:	mov	r0, #0
   14ac0:	b	14560 <ftello64@plt+0x3300>
   14ac4:	muleq	r2, ip, r2
   14ac8:	mov	r2, r1
   14acc:	ldr	r3, [pc, #8]	; 14adc <ftello64@plt+0x387c>
   14ad0:	mov	r1, r0
   14ad4:	mov	r0, #0
   14ad8:	b	14560 <ftello64@plt+0x3300>
   14adc:	muleq	r2, ip, r2
   14ae0:	strd	r4, [sp, #-12]!
   14ae4:	mov	r5, r2
   14ae8:	mov	r4, r0
   14aec:	str	lr, [sp, #8]
   14af0:	sub	sp, sp, #52	; 0x34
   14af4:	mov	r0, sp
   14af8:	bl	12bfc <ftello64@plt+0x199c>
   14afc:	mov	r3, sp
   14b00:	mov	r1, r5
   14b04:	mov	r0, r4
   14b08:	mvn	r2, #0
   14b0c:	bl	14560 <ftello64@plt+0x3300>
   14b10:	add	sp, sp, #52	; 0x34
   14b14:	ldrd	r4, [sp]
   14b18:	add	sp, sp, #8
   14b1c:	pop	{pc}		; (ldr pc, [sp], #4)
   14b20:	strd	r4, [sp, #-16]!
   14b24:	mov	r5, r2
   14b28:	mov	r4, r0
   14b2c:	str	r6, [sp, #8]
   14b30:	mov	r6, r3
   14b34:	str	lr, [sp, #12]
   14b38:	sub	sp, sp, #48	; 0x30
   14b3c:	mov	r0, sp
   14b40:	bl	12bfc <ftello64@plt+0x199c>
   14b44:	mov	r3, sp
   14b48:	mov	r2, r6
   14b4c:	mov	r1, r5
   14b50:	mov	r0, r4
   14b54:	bl	14560 <ftello64@plt+0x3300>
   14b58:	add	sp, sp, #48	; 0x30
   14b5c:	ldrd	r4, [sp]
   14b60:	ldr	r6, [sp, #8]
   14b64:	add	sp, sp, #12
   14b68:	pop	{pc}		; (ldr pc, [sp], #4)
   14b6c:	mov	r2, r1
   14b70:	mov	r1, r0
   14b74:	mov	r0, #0
   14b78:	b	14ae0 <ftello64@plt+0x3880>
   14b7c:	mov	r3, r2
   14b80:	mov	r2, r1
   14b84:	mov	r1, r0
   14b88:	mov	r0, #0
   14b8c:	b	14b20 <ftello64@plt+0x38c0>
   14b90:	ldr	ip, [pc, #140]	; 14c24 <ftello64@plt+0x39c4>
   14b94:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14b98:	ldrd	r4, [ip]
   14b9c:	strd	r6, [sp, #8]
   14ba0:	ldrd	r6, [ip, #8]
   14ba4:	strd	r8, [sp, #16]
   14ba8:	lsr	r9, r2, #5
   14bac:	str	lr, [sp, #24]
   14bb0:	sub	sp, sp, #52	; 0x34
   14bb4:	and	lr, r2, #31
   14bb8:	add	r8, sp, #8
   14bbc:	mov	r2, r1
   14bc0:	strd	r4, [sp]
   14bc4:	mov	r1, r0
   14bc8:	mov	r3, sp
   14bcc:	strd	r6, [sp, #8]
   14bd0:	mov	r0, #0
   14bd4:	ldrd	r4, [ip, #16]
   14bd8:	ldrd	r6, [ip, #24]
   14bdc:	strd	r4, [sp, #16]
   14be0:	ldrd	r4, [ip, #32]
   14be4:	strd	r6, [sp, #24]
   14be8:	ldrd	r6, [ip, #40]	; 0x28
   14bec:	strd	r4, [sp, #32]
   14bf0:	strd	r6, [sp, #40]	; 0x28
   14bf4:	ldr	ip, [r8, r9, lsl #2]
   14bf8:	mvn	r4, ip, lsr lr
   14bfc:	and	r4, r4, #1
   14c00:	eor	lr, ip, r4, lsl lr
   14c04:	str	lr, [r8, r9, lsl #2]
   14c08:	bl	14560 <ftello64@plt+0x3300>
   14c0c:	add	sp, sp, #52	; 0x34
   14c10:	ldrd	r4, [sp]
   14c14:	ldrd	r6, [sp, #8]
   14c18:	ldrd	r8, [sp, #16]
   14c1c:	add	sp, sp, #24
   14c20:	pop	{pc}		; (ldr pc, [sp], #4)
   14c24:	muleq	r2, ip, r2
   14c28:	mov	r2, r1
   14c2c:	mvn	r1, #0
   14c30:	b	14b90 <ftello64@plt+0x3930>
   14c34:	mov	r2, #58	; 0x3a
   14c38:	mvn	r1, #0
   14c3c:	b	14b90 <ftello64@plt+0x3930>
   14c40:	mov	r2, #58	; 0x3a
   14c44:	b	14b90 <ftello64@plt+0x3930>
   14c48:	strd	r4, [sp, #-20]!	; 0xffffffec
   14c4c:	strd	r6, [sp, #8]
   14c50:	mov	r6, r0
   14c54:	mov	r7, r2
   14c58:	str	lr, [sp, #16]
   14c5c:	sub	sp, sp, #100	; 0x64
   14c60:	mov	r0, sp
   14c64:	bl	12bfc <ftello64@plt+0x199c>
   14c68:	ldrd	r4, [sp, #8]
   14c6c:	mov	r1, r7
   14c70:	mov	r0, r6
   14c74:	add	r3, sp, #48	; 0x30
   14c78:	mvn	r2, #0
   14c7c:	ldrd	r6, [sp]
   14c80:	strd	r4, [sp, #56]	; 0x38
   14c84:	ldrd	r4, [sp, #16]
   14c88:	strd	r6, [sp, #48]	; 0x30
   14c8c:	ldrd	r6, [sp, #32]
   14c90:	ldr	lr, [sp, #60]	; 0x3c
   14c94:	strd	r4, [sp, #64]	; 0x40
   14c98:	ldrd	r4, [sp, #24]
   14c9c:	mvn	ip, lr
   14ca0:	and	ip, ip, #67108864	; 0x4000000
   14ca4:	strd	r4, [sp, #72]	; 0x48
   14ca8:	eor	ip, ip, lr
   14cac:	ldrd	r4, [sp, #40]	; 0x28
   14cb0:	str	ip, [sp, #60]	; 0x3c
   14cb4:	strd	r6, [sp, #80]	; 0x50
   14cb8:	strd	r4, [sp, #88]	; 0x58
   14cbc:	bl	14560 <ftello64@plt+0x3300>
   14cc0:	add	sp, sp, #100	; 0x64
   14cc4:	ldrd	r4, [sp]
   14cc8:	ldrd	r6, [sp, #8]
   14ccc:	add	sp, sp, #16
   14cd0:	pop	{pc}		; (ldr pc, [sp], #4)
   14cd4:	ldr	ip, [pc, #156]	; 14d78 <ftello64@plt+0x3b18>
   14cd8:	cmp	r2, #0
   14cdc:	cmpne	r1, #0
   14ce0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14ce4:	strd	r6, [sp, #8]
   14ce8:	mov	r6, r2
   14cec:	str	r8, [sp, #16]
   14cf0:	mov	r8, r3
   14cf4:	strd	sl, [sp, #20]
   14cf8:	ldrd	r4, [ip]
   14cfc:	str	lr, [sp, #28]
   14d00:	sub	sp, sp, #48	; 0x30
   14d04:	mov	lr, #10
   14d08:	ldrd	r2, [ip, #8]
   14d0c:	ldrd	sl, [ip, #16]
   14d10:	strd	r4, [sp]
   14d14:	ldrd	r4, [ip, #32]
   14d18:	str	lr, [sp]
   14d1c:	strd	r2, [sp, #8]
   14d20:	strd	sl, [sp, #16]
   14d24:	ldrd	r2, [ip, #24]
   14d28:	ldrd	sl, [ip, #40]	; 0x28
   14d2c:	strd	r2, [sp, #24]
   14d30:	strd	r4, [sp, #32]
   14d34:	strd	sl, [sp, #40]	; 0x28
   14d38:	beq	14d74 <ftello64@plt+0x3b14>
   14d3c:	ldr	r2, [sp, #80]	; 0x50
   14d40:	mov	r7, r1
   14d44:	mov	r3, sp
   14d48:	mov	r1, r8
   14d4c:	str	r7, [sp, #40]	; 0x28
   14d50:	str	r6, [sp, #44]	; 0x2c
   14d54:	bl	14560 <ftello64@plt+0x3300>
   14d58:	add	sp, sp, #48	; 0x30
   14d5c:	ldrd	r4, [sp]
   14d60:	ldrd	r6, [sp, #8]
   14d64:	ldr	r8, [sp, #16]
   14d68:	ldrd	sl, [sp, #20]
   14d6c:	add	sp, sp, #28
   14d70:	pop	{pc}		; (ldr pc, [sp], #4)
   14d74:	bl	1123c <abort@plt>
   14d78:	muleq	r2, ip, r2
   14d7c:	mvn	ip, #0
   14d80:	push	{lr}		; (str lr, [sp, #-4]!)
   14d84:	sub	sp, sp, #12
   14d88:	str	ip, [sp]
   14d8c:	bl	14cd4 <ftello64@plt+0x3a74>
   14d90:	add	sp, sp, #12
   14d94:	pop	{pc}		; (ldr pc, [sp], #4)
   14d98:	mvn	ip, #0
   14d9c:	push	{lr}		; (str lr, [sp, #-4]!)
   14da0:	sub	sp, sp, #12
   14da4:	mov	r3, r2
   14da8:	mov	r2, r1
   14dac:	mov	r1, r0
   14db0:	mov	r0, #0
   14db4:	str	ip, [sp]
   14db8:	bl	14cd4 <ftello64@plt+0x3a74>
   14dbc:	add	sp, sp, #12
   14dc0:	pop	{pc}		; (ldr pc, [sp], #4)
   14dc4:	push	{lr}		; (str lr, [sp, #-4]!)
   14dc8:	sub	sp, sp, #12
   14dcc:	str	r3, [sp]
   14dd0:	mov	r3, r2
   14dd4:	mov	r2, r1
   14dd8:	mov	r1, r0
   14ddc:	mov	r0, #0
   14de0:	bl	14cd4 <ftello64@plt+0x3a74>
   14de4:	add	sp, sp, #12
   14de8:	pop	{pc}		; (ldr pc, [sp], #4)
   14dec:	ldr	r3, [pc]	; 14df4 <ftello64@plt+0x3b94>
   14df0:	b	14560 <ftello64@plt+0x3300>
   14df4:	andeq	sl, r2, r8, lsr r1
   14df8:	mov	r2, r1
   14dfc:	ldr	r3, [pc, #8]	; 14e0c <ftello64@plt+0x3bac>
   14e00:	mov	r1, r0
   14e04:	mov	r0, #0
   14e08:	b	14560 <ftello64@plt+0x3300>
   14e0c:	andeq	sl, r2, r8, lsr r1
   14e10:	ldr	r3, [pc, #4]	; 14e1c <ftello64@plt+0x3bbc>
   14e14:	mvn	r2, #0
   14e18:	b	14560 <ftello64@plt+0x3300>
   14e1c:	andeq	sl, r2, r8, lsr r1
   14e20:	mov	r1, r0
   14e24:	ldr	r3, [pc, #8]	; 14e34 <ftello64@plt+0x3bd4>
   14e28:	mvn	r2, #0
   14e2c:	mov	r0, #0
   14e30:	b	14560 <ftello64@plt+0x3300>
   14e34:	andeq	sl, r2, r8, lsr r1
   14e38:	strd	r4, [sp, #-16]!
   14e3c:	mov	r4, #0
   14e40:	mov	r5, #0
   14e44:	str	r6, [sp, #8]
   14e48:	mov	r6, r0
   14e4c:	mov	r0, #24
   14e50:	str	lr, [sp, #12]
   14e54:	bl	164f0 <ftello64@plt+0x5290>
   14e58:	str	r6, [r0]
   14e5c:	strd	r4, [r0, #8]
   14e60:	strd	r4, [r0, #16]
   14e64:	ldrd	r4, [sp]
   14e68:	ldr	r6, [sp, #8]
   14e6c:	add	sp, sp, #12
   14e70:	pop	{pc}		; (ldr pc, [sp], #4)
   14e74:	str	r4, [sp, #-8]!
   14e78:	str	lr, [sp, #4]
   14e7c:	bl	154d8 <ftello64@plt+0x4278>
   14e80:	subs	r4, r0, #0
   14e84:	moveq	r0, r4
   14e88:	beq	14ea8 <ftello64@plt+0x3c48>
   14e8c:	mov	r0, #24
   14e90:	bl	164f0 <ftello64@plt+0x5290>
   14e94:	mov	r2, #0
   14e98:	mov	r3, #0
   14e9c:	str	r4, [r0]
   14ea0:	strd	r2, [r0, #8]
   14ea4:	strd	r2, [r0, #16]
   14ea8:	ldr	r4, [sp]
   14eac:	add	sp, sp, #4
   14eb0:	pop	{pc}		; (ldr pc, [sp], #4)
   14eb4:	ldr	r0, [r0]
   14eb8:	bx	lr
   14ebc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14ec0:	strd	r6, [sp, #8]
   14ec4:	strd	r8, [sp, #16]
   14ec8:	mov	r8, r2
   14ecc:	mov	r9, r3
   14ed0:	ldr	r2, [r0]
   14ed4:	strd	sl, [sp, #24]
   14ed8:	str	lr, [sp, #32]
   14edc:	sub	sp, sp, #52	; 0x34
   14ee0:	ldrd	r6, [r0, #8]
   14ee4:	strd	r8, [sp]
   14ee8:	str	r2, [sp, #32]
   14eec:	adds	r2, r8, #1
   14ef0:	ldrd	r4, [r0, #16]
   14ef4:	str	r2, [sp, #16]
   14ef8:	adc	r2, r9, #0
   14efc:	str	r0, [sp, #36]	; 0x24
   14f00:	str	r2, [sp, #20]
   14f04:	b	14f88 <ftello64@plt+0x3d28>
   14f08:	ldrd	r2, [sp]
   14f0c:	cmp	r5, r3
   14f10:	cmpeq	r4, r2
   14f14:	beq	1502c <ftello64@plt+0x3dcc>
   14f18:	ldrd	sl, [sp]
   14f1c:	ldr	r9, [sp, #16]
   14f20:	ldr	r8, [sp, #20]
   14f24:	subs	r0, r4, sl
   14f28:	sbc	r1, r5, fp
   14f2c:	mov	r2, r9
   14f30:	mov	r3, r8
   14f34:	bl	18ce8 <ftello64@plt+0x7a88>
   14f38:	mov	fp, r3
   14f3c:	subs	r3, r4, r2
   14f40:	mov	sl, r2
   14f44:	mov	r2, r9
   14f48:	str	r3, [sp, #8]
   14f4c:	sbc	r3, r5, fp
   14f50:	strd	r0, [sp, #24]
   14f54:	mov	r0, r6
   14f58:	mov	r1, r7
   14f5c:	str	r3, [sp, #12]
   14f60:	mov	r3, r8
   14f64:	bl	18ce8 <ftello64@plt+0x7a88>
   14f68:	ldrd	r8, [sp, #8]
   14f6c:	cmp	r7, r9
   14f70:	cmpeq	r6, r8
   14f74:	bls	15064 <ftello64@plt+0x3e04>
   14f78:	subs	r4, sl, #1
   14f7c:	mov	r6, r2
   14f80:	sbc	r5, fp, #0
   14f84:	mov	r7, r3
   14f88:	ldrd	r2, [sp]
   14f8c:	cmp	r5, r3
   14f90:	cmpeq	r4, r2
   14f94:	bcs	14f08 <ftello64@plt+0x3ca8>
   14f98:	ldrd	r8, [sp]
   14f9c:	mov	r0, r4
   14fa0:	mov	r1, r5
   14fa4:	mov	r2, #0
   14fa8:	lsl	r3, r1, #8
   14fac:	add	r2, r2, #1
   14fb0:	lsl	ip, r0, #8
   14fb4:	orr	r3, r3, r0, lsr #24
   14fb8:	adds	r0, ip, #255	; 0xff
   14fbc:	adc	r1, r3, #0
   14fc0:	cmp	r9, r1
   14fc4:	cmpeq	r8, r0
   14fc8:	bhi	14fa8 <ftello64@plt+0x3d48>
   14fcc:	add	r1, sp, #40	; 0x28
   14fd0:	ldr	r0, [sp, #32]
   14fd4:	bl	15638 <ftello64@plt+0x43d8>
   14fd8:	add	ip, sp, #39	; 0x27
   14fdc:	ldrb	sl, [ip, #1]!
   14fe0:	lsl	r0, r7, #8
   14fe4:	mov	fp, #0
   14fe8:	lsl	r1, r5, #8
   14fec:	lsl	lr, r6, #8
   14ff0:	orr	r0, r0, r6, lsr #24
   14ff4:	lsl	r2, r4, #8
   14ff8:	adds	r6, sl, lr
   14ffc:	orr	r1, r1, r4, lsr #24
   15000:	adc	r7, fp, r0
   15004:	adds	r4, r2, #255	; 0xff
   15008:	adc	r5, r1, #0
   1500c:	cmp	r9, r5
   15010:	cmpeq	r8, r4
   15014:	bhi	14fdc <ftello64@plt+0x3d7c>
   15018:	strd	r8, [sp]
   1501c:	ldrd	r2, [sp]
   15020:	cmp	r5, r3
   15024:	cmpeq	r4, r2
   15028:	bne	14f18 <ftello64@plt+0x3cb8>
   1502c:	ldr	r1, [sp, #36]	; 0x24
   15030:	mov	r2, #0
   15034:	mov	r3, #0
   15038:	strd	r2, [r1, #8]
   1503c:	strd	r2, [r1, #16]
   15040:	mov	r0, r6
   15044:	mov	r1, r7
   15048:	add	sp, sp, #52	; 0x34
   1504c:	ldrd	r4, [sp]
   15050:	ldrd	r6, [sp, #8]
   15054:	ldrd	r8, [sp, #16]
   15058:	ldrd	sl, [sp, #24]
   1505c:	add	sp, sp, #32
   15060:	pop	{pc}		; (ldr pc, [sp], #4)
   15064:	mov	r6, r2
   15068:	ldr	r2, [sp, #36]	; 0x24
   1506c:	mov	r7, r3
   15070:	strd	r0, [r2, #8]
   15074:	mov	r1, r2
   15078:	ldrd	r2, [sp, #24]
   1507c:	strd	r2, [r1, #16]
   15080:	b	15040 <ftello64@plt+0x3de0>
   15084:	mvn	r2, #0
   15088:	mov	r1, #24
   1508c:	str	r4, [sp, #-8]!
   15090:	mov	r4, r0
   15094:	str	lr, [sp, #4]
   15098:	bl	111dc <__explicit_bzero_chk@plt>
   1509c:	mov	r0, r4
   150a0:	ldr	r4, [sp]
   150a4:	ldr	lr, [sp, #4]
   150a8:	add	sp, sp, #8
   150ac:	b	176dc <ftello64@plt+0x647c>
   150b0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   150b4:	mov	r4, r0
   150b8:	ldr	r0, [r0]
   150bc:	strd	r6, [sp, #8]
   150c0:	str	r8, [sp, #16]
   150c4:	str	lr, [sp, #20]
   150c8:	bl	15784 <ftello64@plt+0x4524>
   150cc:	mov	r7, r0
   150d0:	bl	1114c <__errno_location@plt>
   150d4:	mov	r5, r0
   150d8:	mvn	r2, #0
   150dc:	ldr	r6, [r5]
   150e0:	mov	r0, r4
   150e4:	mov	r1, #24
   150e8:	bl	111dc <__explicit_bzero_chk@plt>
   150ec:	mov	r0, r4
   150f0:	bl	176dc <ftello64@plt+0x647c>
   150f4:	mov	r0, r7
   150f8:	ldr	r8, [sp, #16]
   150fc:	str	r6, [r5]
   15100:	ldrd	r4, [sp]
   15104:	ldrd	r6, [sp, #8]
   15108:	add	sp, sp, #20
   1510c:	pop	{pc}		; (ldr pc, [sp], #4)
   15110:	ldr	r3, [r0]
   15114:	udiv	r0, r3, r1
   15118:	mls	r0, r0, r1, r3
   1511c:	bx	lr
   15120:	ldr	r0, [r0]
   15124:	ldr	r3, [r1]
   15128:	sub	r0, r0, r3
   1512c:	clz	r0, r0
   15130:	lsr	r0, r0, #5
   15134:	bx	lr
   15138:	cmp	r1, #0
   1513c:	beq	15174 <ftello64@plt+0x3f14>
   15140:	clz	r2, r1
   15144:	strd	r4, [sp, #-8]!
   15148:	rsb	r2, r2, #32
   1514c:	asr	r5, r2, #31
   15150:	umull	r2, r3, r2, r0
   15154:	mla	r3, r0, r5, r3
   15158:	adds	r1, r2, #7
   1515c:	ldrd	r4, [sp]
   15160:	lsr	r1, r1, #3
   15164:	add	sp, sp, #8
   15168:	adc	r0, r3, #0
   1516c:	orr	r0, r1, r0, lsl #29
   15170:	bx	lr
   15174:	mov	r0, r1
   15178:	bx	lr
   1517c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15180:	strd	r6, [sp, #8]
   15184:	strd	r8, [sp, #16]
   15188:	subs	r9, r1, #0
   1518c:	strd	sl, [sp, #24]
   15190:	str	lr, [sp, #32]
   15194:	sub	sp, sp, #36	; 0x24
   15198:	beq	151f0 <ftello64@plt+0x3f90>
   1519c:	cmp	r9, #1
   151a0:	mov	r6, r2
   151a4:	mov	r8, r0
   151a8:	bne	151f8 <ftello64@plt+0x3f98>
   151ac:	mov	r0, #4
   151b0:	bl	164f0 <ftello64@plt+0x5290>
   151b4:	subs	r2, r6, #1
   151b8:	mov	r3, #0
   151bc:	mov	r5, r0
   151c0:	sbc	r3, r3, #0
   151c4:	mov	r0, r8
   151c8:	bl	14ebc <ftello64@plt+0x3c5c>
   151cc:	str	r0, [r5]
   151d0:	mov	r0, r5
   151d4:	add	sp, sp, #36	; 0x24
   151d8:	ldrd	r4, [sp]
   151dc:	ldrd	r6, [sp, #8]
   151e0:	ldrd	r8, [sp, #16]
   151e4:	ldrd	sl, [sp, #24]
   151e8:	add	sp, sp, #32
   151ec:	pop	{pc}		; (ldr pc, [sp], #4)
   151f0:	mov	r5, r9
   151f4:	b	151d0 <ftello64@plt+0x3f70>
   151f8:	cmp	r2, #131072	; 0x20000
   151fc:	bcc	15340 <ftello64@plt+0x40e0>
   15200:	udiv	r3, r2, r9
   15204:	cmp	r3, #31
   15208:	bhi	15364 <ftello64@plt+0x4104>
   1520c:	mov	r1, #4
   15210:	mov	r0, r2
   15214:	bl	16658 <ftello64@plt+0x53f8>
   15218:	mov	r5, r0
   1521c:	sub	r2, r5, #4
   15220:	mov	r3, #0
   15224:	str	r3, [r2, #4]!
   15228:	add	r3, r3, #1
   1522c:	cmp	r6, r3
   15230:	bhi	15224 <ftello64@plt+0x3fc4>
   15234:	mov	r3, #0
   15238:	mov	sl, r3
   1523c:	str	r3, [sp, #8]
   15240:	mov	r4, #0
   15244:	b	15264 <ftello64@plt+0x4004>
   15248:	ldr	r2, [r5, r7, lsl #2]
   1524c:	ldr	r3, [r5, r4, lsl #2]
   15250:	str	r2, [r5, r4, lsl #2]
   15254:	add	r4, r4, #1
   15258:	cmp	r9, r4
   1525c:	str	r3, [r5, r7, lsl #2]
   15260:	bls	15328 <ftello64@plt+0x40c8>
   15264:	sub	r2, r6, r4
   15268:	mov	r3, #0
   1526c:	subs	r2, r2, #1
   15270:	mov	r0, r8
   15274:	sbc	r3, r3, #0
   15278:	bl	14ebc <ftello64@plt+0x3c5c>
   1527c:	ldr	r3, [sp, #8]
   15280:	add	r7, r4, r0
   15284:	cmp	r3, #0
   15288:	beq	15248 <ftello64@plt+0x3fe8>
   1528c:	mov	r3, #0
   15290:	add	r1, sp, #24
   15294:	str	r4, [sp, #24]
   15298:	mov	r0, sl
   1529c:	str	r3, [sp, #28]
   152a0:	bl	187c8 <ftello64@plt+0x7568>
   152a4:	mov	r3, #0
   152a8:	mov	fp, r0
   152ac:	str	r7, [sp, #16]
   152b0:	add	r1, sp, #16
   152b4:	mov	r0, sl
   152b8:	str	r3, [sp, #20]
   152bc:	bl	187c8 <ftello64@plt+0x7568>
   152c0:	cmp	fp, #0
   152c4:	mov	r2, r0
   152c8:	beq	153e0 <ftello64@plt+0x4180>
   152cc:	cmp	r2, #0
   152d0:	beq	153c8 <ftello64@plt+0x4168>
   152d4:	ldr	r7, [r2, #4]
   152d8:	mov	r1, fp
   152dc:	mov	r0, sl
   152e0:	str	r2, [sp, #12]
   152e4:	ldr	ip, [fp, #4]
   152e8:	str	r7, [fp, #4]
   152ec:	str	ip, [r2, #4]
   152f0:	bl	18788 <ftello64@plt+0x7528>
   152f4:	cmp	r0, #0
   152f8:	beq	15400 <ftello64@plt+0x41a0>
   152fc:	ldr	r2, [sp, #12]
   15300:	mov	r0, sl
   15304:	mov	r1, r2
   15308:	bl	18788 <ftello64@plt+0x7528>
   1530c:	cmp	r0, #0
   15310:	beq	15400 <ftello64@plt+0x41a0>
   15314:	ldr	r3, [fp, #4]
   15318:	str	r3, [r5, r4, lsl #2]
   1531c:	add	r4, r4, #1
   15320:	cmp	r9, r4
   15324:	bhi	15264 <ftello64@plt+0x4004>
   15328:	ldr	r3, [sp, #8]
   1532c:	cmp	r3, #0
   15330:	beq	153b0 <ftello64@plt+0x4150>
   15334:	mov	r0, sl
   15338:	bl	18364 <ftello64@plt+0x7104>
   1533c:	b	151d0 <ftello64@plt+0x3f70>
   15340:	mov	r1, #4
   15344:	mov	r0, r2
   15348:	bl	16658 <ftello64@plt+0x53f8>
   1534c:	cmp	r6, #0
   15350:	mov	r5, r0
   15354:	moveq	sl, r6
   15358:	streq	r6, [sp, #8]
   1535c:	bne	1521c <ftello64@plt+0x3fbc>
   15360:	b	15240 <ftello64@plt+0x3fe0>
   15364:	movw	r1, #30428	; 0x76dc
   15368:	movt	r1, #1
   1536c:	lsl	r0, r9, #1
   15370:	movw	r3, #20768	; 0x5120
   15374:	movt	r3, #1
   15378:	movw	r2, #20752	; 0x5110
   1537c:	movt	r2, #1
   15380:	str	r1, [sp]
   15384:	mov	r1, #0
   15388:	bl	18130 <ftello64@plt+0x6ed0>
   1538c:	subs	sl, r0, #0
   15390:	beq	15400 <ftello64@plt+0x41a0>
   15394:	mov	r1, #4
   15398:	mov	r0, r9
   1539c:	bl	16658 <ftello64@plt+0x53f8>
   153a0:	mov	r3, #1
   153a4:	mov	r5, r0
   153a8:	str	r3, [sp, #8]
   153ac:	b	15240 <ftello64@plt+0x3fe0>
   153b0:	mov	r0, r5
   153b4:	mov	r1, r9
   153b8:	mov	r2, #4
   153bc:	bl	165d4 <ftello64@plt+0x5374>
   153c0:	mov	r5, r0
   153c4:	b	151d0 <ftello64@plt+0x3f70>
   153c8:	mov	r0, #8
   153cc:	bl	164f0 <ftello64@plt+0x5290>
   153d0:	mov	r2, r0
   153d4:	str	r7, [r0]
   153d8:	str	r7, [r0, #4]
   153dc:	b	152d8 <ftello64@plt+0x4078>
   153e0:	mov	r0, #8
   153e4:	str	r2, [sp, #12]
   153e8:	bl	164f0 <ftello64@plt+0x5290>
   153ec:	mov	fp, r0
   153f0:	str	r4, [r0]
   153f4:	str	r4, [r0, #4]
   153f8:	ldr	r2, [sp, #12]
   153fc:	b	152cc <ftello64@plt+0x406c>
   15400:	bl	16968 <ftello64@plt+0x5708>
   15404:	subs	r5, r0, #0
   15408:	str	r7, [sp, #-8]!
   1540c:	str	lr, [sp, #4]
   15410:	beq	15464 <ftello64@plt+0x4204>
   15414:	movw	r3, #41252	; 0xa124
   15418:	movt	r3, #2
   1541c:	ldr	r6, [r3]
   15420:	bl	1114c <__errno_location@plt>
   15424:	ldr	r4, [r0]
   15428:	cmp	r4, #0
   1542c:	beq	15468 <ftello64@plt+0x4208>
   15430:	movw	r1, #38792	; 0x9788
   15434:	movt	r1, #1
   15438:	mov	r2, #5
   1543c:	mov	r0, #0
   15440:	bl	11020 <dcgettext@plt>
   15444:	mov	r7, r0
   15448:	mov	r0, r5
   1544c:	bl	14e20 <ftello64@plt+0x3bc0>
   15450:	mov	r3, r0
   15454:	mov	r2, r7
   15458:	mov	r1, r4
   1545c:	mov	r0, r6
   15460:	bl	110bc <error@plt>
   15464:	bl	1123c <abort@plt>
   15468:	movw	r1, #38776	; 0x9778
   1546c:	movt	r1, #1
   15470:	mov	r2, #5
   15474:	mov	r0, r4
   15478:	bl	11020 <dcgettext@plt>
   1547c:	mov	r7, r0
   15480:	b	15448 <ftello64@plt+0x41e8>
   15484:	strd	r4, [sp, #-16]!
   15488:	mvn	r2, #0
   1548c:	mov	r4, r0
   15490:	ldr	r5, [r0]
   15494:	movw	r1, #2076	; 0x81c
   15498:	str	r6, [sp, #8]
   1549c:	str	lr, [sp, #12]
   154a0:	bl	111dc <__explicit_bzero_chk@plt>
   154a4:	mov	r0, r4
   154a8:	bl	176dc <ftello64@plt+0x647c>
   154ac:	subs	r0, r5, #0
   154b0:	beq	154c8 <ftello64@plt+0x4268>
   154b4:	ldrd	r4, [sp]
   154b8:	ldr	r6, [sp, #8]
   154bc:	ldr	lr, [sp, #12]
   154c0:	add	sp, sp, #16
   154c4:	b	125f4 <ftello64@plt+0x1394>
   154c8:	ldrd	r4, [sp]
   154cc:	ldr	r6, [sp, #8]
   154d0:	add	sp, sp, #12
   154d4:	pop	{pc}		; (ldr pc, [sp], #4)
   154d8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   154dc:	strd	r6, [sp, #8]
   154e0:	subs	r6, r1, #0
   154e4:	strd	r8, [sp, #16]
   154e8:	str	sl, [sp, #24]
   154ec:	str	lr, [sp, #28]
   154f0:	beq	15600 <ftello64@plt+0x43a0>
   154f4:	cmp	r0, #0
   154f8:	mov	r5, r0
   154fc:	beq	15568 <ftello64@plt+0x4308>
   15500:	movw	r1, #38808	; 0x9798
   15504:	movt	r1, #1
   15508:	bl	17630 <ftello64@plt+0x63d0>
   1550c:	subs	r7, r0, #0
   15510:	beq	15620 <ftello64@plt+0x43c0>
   15514:	movw	r0, #2076	; 0x81c
   15518:	bl	164f0 <ftello64@plt+0x5290>
   1551c:	mov	r4, r0
   15520:	movw	r2, #21508	; 0x5404
   15524:	movt	r2, #1
   15528:	cmp	r6, #2048	; 0x800
   1552c:	movcc	r3, r6
   15530:	movcs	r3, #2048	; 0x800
   15534:	str	r7, [r4]
   15538:	mov	r0, r7
   1553c:	add	r1, r4, #12
   15540:	stmib	r4, {r2, r5}
   15544:	mov	r2, #0
   15548:	bl	11164 <setvbuf@plt>
   1554c:	mov	r0, r4
   15550:	ldrd	r4, [sp]
   15554:	ldrd	r6, [sp, #8]
   15558:	ldrd	r8, [sp, #16]
   1555c:	ldr	sl, [sp, #24]
   15560:	add	sp, sp, #28
   15564:	pop	{pc}		; (ldr pc, [sp], #4)
   15568:	movw	r0, #2076	; 0x81c
   1556c:	bl	164f0 <ftello64@plt+0x5290>
   15570:	add	r9, r0, #16
   15574:	movw	r3, #21508	; 0x5404
   15578:	movt	r3, #1
   1557c:	cmp	r6, #1024	; 0x400
   15580:	addls	r6, r9, r6
   15584:	addhi	r6, r9, #1024	; 0x400
   15588:	str	r5, [r0]
   1558c:	cmp	r9, r6
   15590:	mov	r4, r0
   15594:	stmib	r0, {r3, r5}
   15598:	str	r5, [r0, #12]
   1559c:	movcc	r5, r9
   155a0:	bcc	155b0 <ftello64@plt+0x4350>
   155a4:	b	155f4 <ftello64@plt+0x4394>
   155a8:	cmp	r6, r5
   155ac:	bls	155f4 <ftello64@plt+0x4394>
   155b0:	sub	r1, r6, r5
   155b4:	mov	r0, r5
   155b8:	mov	r2, #0
   155bc:	bl	11224 <getrandom@plt>
   155c0:	cmp	r0, #0
   155c4:	addge	r5, r5, r0
   155c8:	bge	155a8 <ftello64@plt+0x4348>
   155cc:	bl	1114c <__errno_location@plt>
   155d0:	ldr	r8, [r0]
   155d4:	mov	r7, r0
   155d8:	cmp	r8, #4
   155dc:	beq	155a8 <ftello64@plt+0x4348>
   155e0:	mov	r0, r4
   155e4:	mov	r4, #0
   155e8:	bl	15484 <ftello64@plt+0x4224>
   155ec:	str	r8, [r7]
   155f0:	b	1554c <ftello64@plt+0x42ec>
   155f4:	mov	r0, r9
   155f8:	bl	159c0 <ftello64@plt+0x4760>
   155fc:	b	1554c <ftello64@plt+0x42ec>
   15600:	movw	r0, #2076	; 0x81c
   15604:	bl	164f0 <ftello64@plt+0x5290>
   15608:	movw	r3, #21508	; 0x5404
   1560c:	movt	r3, #1
   15610:	str	r6, [r0]
   15614:	mov	r4, r0
   15618:	stmib	r0, {r3, r6}
   1561c:	b	1554c <ftello64@plt+0x42ec>
   15620:	mov	r4, r7
   15624:	b	1554c <ftello64@plt+0x42ec>
   15628:	str	r1, [r0, #4]
   1562c:	bx	lr
   15630:	str	r1, [r0, #8]
   15634:	bx	lr
   15638:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1563c:	mov	r5, r1
   15640:	mov	r4, r2
   15644:	strd	r6, [sp, #8]
   15648:	mov	r6, r0
   1564c:	ldr	r7, [r0]
   15650:	strd	r8, [sp, #16]
   15654:	str	sl, [sp, #24]
   15658:	str	lr, [sp, #28]
   1565c:	cmp	r7, #0
   15660:	beq	156cc <ftello64@plt+0x446c>
   15664:	bl	1114c <__errno_location@plt>
   15668:	mov	r8, r0
   1566c:	b	15690 <ftello64@plt+0x4430>
   15670:	ldm	r6, {r1, r2}
   15674:	ldr	r0, [r6, #8]
   15678:	ldr	r1, [r1]
   1567c:	tst	r1, #32
   15680:	moveq	r3, #0
   15684:	str	r3, [r8]
   15688:	blx	r2
   1568c:	ldr	r7, [r6]
   15690:	mov	r3, r7
   15694:	mov	r2, r4
   15698:	mov	r0, r5
   1569c:	mov	r1, #1
   156a0:	bl	11218 <fread_unlocked@plt>
   156a4:	subs	r4, r4, r0
   156a8:	add	r5, r5, r0
   156ac:	ldr	r3, [r8]
   156b0:	bne	15670 <ftello64@plt+0x4410>
   156b4:	ldrd	r4, [sp]
   156b8:	ldrd	r6, [sp, #8]
   156bc:	ldrd	r8, [sp, #16]
   156c0:	ldr	sl, [sp, #24]
   156c4:	add	sp, sp, #28
   156c8:	pop	{pc}		; (ldr pc, [sp], #4)
   156cc:	mov	r8, r0
   156d0:	ldr	r7, [r8, #12]!
   156d4:	cmp	r2, r7
   156d8:	add	r8, r8, #1040	; 0x410
   156dc:	addhi	r9, r0, #16
   156e0:	bls	15778 <ftello64@plt+0x4518>
   156e4:	rsb	r1, r7, #1024	; 0x400
   156e8:	mov	r2, r7
   156ec:	add	r1, r8, r1
   156f0:	mov	r0, r5
   156f4:	add	r5, r5, r7
   156f8:	sub	r4, r4, r7
   156fc:	bl	10fcc <memcpy@plt>
   15700:	tst	r5, #3
   15704:	mov	r1, r8
   15708:	mov	r0, r9
   1570c:	mov	r7, #1024	; 0x400
   15710:	beq	1573c <ftello64@plt+0x44dc>
   15714:	bl	15788 <ftello64@plt+0x4528>
   15718:	cmp	r4, #1024	; 0x400
   1571c:	bhi	156e4 <ftello64@plt+0x4484>
   15720:	b	15750 <ftello64@plt+0x44f0>
   15724:	mov	r1, r5
   15728:	mov	r0, r9
   1572c:	bl	15788 <ftello64@plt+0x4528>
   15730:	subs	r4, r4, #1024	; 0x400
   15734:	add	r5, r5, #1024	; 0x400
   15738:	beq	15770 <ftello64@plt+0x4510>
   1573c:	cmp	r4, #1024	; 0x400
   15740:	bcs	15724 <ftello64@plt+0x44c4>
   15744:	mov	r0, r9
   15748:	mov	r1, r8
   1574c:	bl	15788 <ftello64@plt+0x4528>
   15750:	mov	r7, #1024	; 0x400
   15754:	mov	r2, r4
   15758:	sub	r4, r7, r4
   1575c:	mov	r1, r8
   15760:	mov	r0, r5
   15764:	bl	10fcc <memcpy@plt>
   15768:	str	r4, [r6, #12]
   1576c:	b	156b4 <ftello64@plt+0x4454>
   15770:	str	r4, [r6, #12]
   15774:	b	156b4 <ftello64@plt+0x4454>
   15778:	rsb	r3, r7, #1024	; 0x400
   1577c:	add	r8, r8, r3
   15780:	b	15754 <ftello64@plt+0x44f4>
   15784:	b	15484 <ftello64@plt+0x4224>
   15788:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1578c:	add	r2, r0, #16
   15790:	add	r5, r1, #16
   15794:	ldr	r3, [r0, #1024]	; 0x400
   15798:	str	lr, [sp, #20]
   1579c:	ldr	ip, [r0, #1028]	; 0x404
   157a0:	strd	r6, [sp, #8]
   157a4:	add	r6, r1, #528	; 0x210
   157a8:	ldr	lr, [r0, #1032]	; 0x408
   157ac:	str	r8, [sp, #16]
   157b0:	add	lr, lr, #1
   157b4:	add	ip, ip, lr
   157b8:	str	lr, [r0, #1032]	; 0x408
   157bc:	ldr	lr, [r2, #-16]
   157c0:	eor	r3, r3, r3, lsl #13
   157c4:	add	r5, r5, #16
   157c8:	add	r2, r2, #16
   157cc:	ldr	r4, [r2, #480]	; 0x1e0
   157d0:	and	r7, lr, #1020	; 0x3fc
   157d4:	ldr	r7, [r0, r7]
   157d8:	add	r3, r3, r4
   157dc:	eor	r4, r3, r3, lsr #6
   157e0:	add	r3, r3, r7
   157e4:	add	r3, r3, ip
   157e8:	lsr	ip, r3, #8
   157ec:	str	r3, [r2, #-32]	; 0xffffffe0
   157f0:	and	r3, ip, #1020	; 0x3fc
   157f4:	ldr	r7, [r0, r3]
   157f8:	add	r7, lr, r7
   157fc:	str	r7, [r5, #-32]	; 0xffffffe0
   15800:	ldr	ip, [r2, #-28]	; 0xffffffe4
   15804:	ldr	lr, [r2, #484]	; 0x1e4
   15808:	and	r3, ip, #1020	; 0x3fc
   1580c:	ldr	r8, [r0, r3]
   15810:	add	lr, r4, lr
   15814:	eor	r3, lr, lr, lsl #2
   15818:	add	lr, lr, r8
   1581c:	add	lr, lr, r7
   15820:	lsr	r4, lr, #8
   15824:	str	lr, [r2, #-28]	; 0xffffffe4
   15828:	and	lr, r4, #1020	; 0x3fc
   1582c:	ldr	r4, [r0, lr]
   15830:	add	r4, ip, r4
   15834:	str	r4, [r5, #-28]	; 0xffffffe4
   15838:	ldr	lr, [r2, #-24]	; 0xffffffe8
   1583c:	ldr	ip, [r2, #488]	; 0x1e8
   15840:	and	r7, lr, #1020	; 0x3fc
   15844:	ldr	r8, [r0, r7]
   15848:	add	ip, r3, ip
   1584c:	eor	r7, ip, ip, lsr #16
   15850:	add	ip, ip, r8
   15854:	add	ip, ip, r4
   15858:	lsr	r3, ip, #8
   1585c:	str	ip, [r2, #-24]	; 0xffffffe8
   15860:	and	ip, r3, #1020	; 0x3fc
   15864:	ldr	r4, [r0, ip]
   15868:	add	r4, lr, r4
   1586c:	str	r4, [r5, #-24]	; 0xffffffe8
   15870:	ldr	ip, [r2, #-20]	; 0xffffffec
   15874:	ldr	r3, [r2, #492]	; 0x1ec
   15878:	and	lr, ip, #1020	; 0x3fc
   1587c:	ldr	lr, [r0, lr]
   15880:	add	r3, r7, r3
   15884:	add	lr, r3, lr
   15888:	add	lr, lr, r4
   1588c:	lsr	r4, lr, #8
   15890:	str	lr, [r2, #-20]	; 0xffffffec
   15894:	and	lr, r4, #1020	; 0x3fc
   15898:	ldr	lr, [r0, lr]
   1589c:	add	ip, ip, lr
   158a0:	str	ip, [r5, #-20]	; 0xffffffec
   158a4:	cmp	r5, r6
   158a8:	bne	157bc <ftello64@plt+0x455c>
   158ac:	add	r1, r1, #1040	; 0x410
   158b0:	add	r2, r0, #528	; 0x210
   158b4:	ldr	r4, [r2, #-528]	; 0xfffffdf0
   158b8:	eor	r3, r3, r3, lsl #13
   158bc:	add	r5, r5, #16
   158c0:	add	r2, r2, #16
   158c4:	ldr	lr, [r2, #-32]	; 0xffffffe0
   158c8:	add	r3, r3, r4
   158cc:	eor	r4, r3, r3, lsr #6
   158d0:	and	r6, lr, #1020	; 0x3fc
   158d4:	ldr	r6, [r0, r6]
   158d8:	add	r3, r3, r6
   158dc:	add	r3, r3, ip
   158e0:	lsr	ip, r3, #8
   158e4:	str	r3, [r2, #-32]	; 0xffffffe0
   158e8:	and	r3, ip, #1020	; 0x3fc
   158ec:	ldr	r6, [r0, r3]
   158f0:	add	r6, lr, r6
   158f4:	str	r6, [r5, #-32]	; 0xffffffe0
   158f8:	ldr	lr, [r2, #-540]	; 0xfffffde4
   158fc:	ldr	ip, [r2, #-28]	; 0xffffffe4
   15900:	add	lr, r4, lr
   15904:	and	r3, ip, #1020	; 0x3fc
   15908:	ldr	r7, [r0, r3]
   1590c:	eor	r3, lr, lr, lsl #2
   15910:	add	lr, lr, r7
   15914:	add	lr, lr, r6
   15918:	lsr	r4, lr, #8
   1591c:	str	lr, [r2, #-28]	; 0xffffffe4
   15920:	and	lr, r4, #1020	; 0x3fc
   15924:	ldr	r4, [r0, lr]
   15928:	add	r4, ip, r4
   1592c:	str	r4, [r5, #-28]	; 0xffffffe4
   15930:	ldr	ip, [r2, #-536]	; 0xfffffde8
   15934:	ldr	lr, [r2, #-24]	; 0xffffffe8
   15938:	add	ip, r3, ip
   1593c:	and	r6, lr, #1020	; 0x3fc
   15940:	ldr	r7, [r0, r6]
   15944:	eor	r6, ip, ip, lsr #16
   15948:	add	ip, ip, r7
   1594c:	add	ip, ip, r4
   15950:	lsr	r4, ip, #8
   15954:	str	ip, [r2, #-24]	; 0xffffffe8
   15958:	and	ip, r4, #1020	; 0x3fc
   1595c:	ldr	r4, [r0, ip]
   15960:	add	r4, lr, r4
   15964:	str	r4, [r5, #-24]	; 0xffffffe8
   15968:	ldr	r3, [r2, #-532]	; 0xfffffdec
   1596c:	ldr	ip, [r2, #-20]	; 0xffffffec
   15970:	add	r3, r6, r3
   15974:	and	lr, ip, #1020	; 0x3fc
   15978:	ldr	lr, [r0, lr]
   1597c:	add	lr, r3, lr
   15980:	add	lr, lr, r4
   15984:	lsr	r4, lr, #8
   15988:	str	lr, [r2, #-20]	; 0xffffffec
   1598c:	and	lr, r4, #1020	; 0x3fc
   15990:	ldr	lr, [r0, lr]
   15994:	add	ip, ip, lr
   15998:	str	ip, [r5, #-20]	; 0xffffffec
   1599c:	cmp	r1, r5
   159a0:	bne	158b4 <ftello64@plt+0x4654>
   159a4:	ldrd	r4, [sp]
   159a8:	str	r3, [r0, #1024]	; 0x400
   159ac:	ldrd	r6, [sp, #8]
   159b0:	str	ip, [r0, #1028]	; 0x404
   159b4:	ldr	r8, [sp, #16]
   159b8:	add	sp, sp, #20
   159bc:	pop	{pc}		; (ldr pc, [sp], #4)
   159c0:	mov	r1, #89	; 0x59
   159c4:	movt	r1, #38361	; 0x95d9
   159c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   159cc:	movw	r3, #57178	; 0xdf5a
   159d0:	movt	r3, #4967	; 0x1367
   159d4:	strd	r6, [sp, #8]
   159d8:	movw	r5, #59931	; 0xea1b
   159dc:	movt	r5, #50415	; 0xc4ef
   159e0:	strd	r8, [sp, #16]
   159e4:	movw	r4, #15433	; 0x3c49
   159e8:	movt	r4, #42266	; 0xa51a
   159ec:	strd	sl, [sp, #24]
   159f0:	movw	r6, #37145	; 0x9119
   159f4:	movt	r6, #12384	; 0x3060
   159f8:	str	lr, [sp, #32]
   159fc:	movw	r8, #6872	; 0x1ad8
   15a00:	movt	r8, #3906	; 0xf42
   15a04:	sub	sp, sp, #12
   15a08:	movw	lr, #19064	; 0x4a78
   15a0c:	movt	lr, #55594	; 0xd92a
   15a10:	movw	r7, #15947	; 0x3e4b
   15a14:	movt	r7, #49942	; 0xc316
   15a18:	mov	sl, r0
   15a1c:	str	r0, [sp, #4]
   15a20:	add	fp, r0, #1024	; 0x400
   15a24:	mov	r9, r0
   15a28:	ldr	r2, [r9]
   15a2c:	ldr	r0, [r9, #8]
   15a30:	ldr	ip, [r9, #12]
   15a34:	add	r2, r3, r2
   15a38:	ldr	r3, [r9, #4]
   15a3c:	add	r7, r7, r0
   15a40:	ldr	r0, [r9, #20]
   15a44:	add	r1, r1, r3
   15a48:	ldr	r3, [r9, #16]
   15a4c:	eor	r2, r2, r1, lsl #11
   15a50:	add	r1, r1, r7
   15a54:	eor	r1, r1, r7, lsr #2
   15a58:	add	ip, r2, ip
   15a5c:	add	r8, ip, r8
   15a60:	ldr	ip, [r9, #24]
   15a64:	add	r7, r7, r8
   15a68:	add	r3, r1, r3
   15a6c:	eor	r7, r7, r8, lsl #8
   15a70:	add	r3, r3, lr
   15a74:	add	r8, r8, r3
   15a78:	add	lr, r7, r0
   15a7c:	eor	r8, r8, r3, lsr #16
   15a80:	add	r4, lr, r4
   15a84:	add	r3, r3, r4
   15a88:	add	ip, r8, ip
   15a8c:	eor	lr, r3, r4, lsl #10
   15a90:	ldr	r3, [r9, #28]
   15a94:	add	ip, ip, r5
   15a98:	add	r4, r4, ip
   15a9c:	eor	r4, r4, ip, lsr #4
   15aa0:	add	r2, r2, r4
   15aa4:	add	r3, lr, r3
   15aa8:	add	r6, r3, r6
   15aac:	add	ip, ip, r6
   15ab0:	eor	r5, ip, r6, lsl #8
   15ab4:	add	r6, r6, r2
   15ab8:	eor	r6, r6, r2, lsr #9
   15abc:	add	r1, r1, r5
   15ac0:	add	r3, r2, r1
   15ac4:	add	r7, r7, r6
   15ac8:	str	r3, [r9]
   15acc:	stmib	r9, {r1, r7, r8, lr}
   15ad0:	add	r9, r9, #32
   15ad4:	strd	r4, [r9, #-12]
   15ad8:	str	r6, [r9, #-4]
   15adc:	cmp	fp, r9
   15ae0:	bne	15a28 <ftello64@plt+0x47c8>
   15ae4:	ldr	r0, [sp, #4]
   15ae8:	mov	r2, r1
   15aec:	mov	ip, r8
   15af0:	mov	r1, r3
   15af4:	mov	r3, r7
   15af8:	ldrd	r8, [sl]
   15afc:	ldr	r7, [sl, #8]
   15b00:	add	r2, r2, r9
   15b04:	add	r1, r1, r8
   15b08:	ldrd	r8, [sl, #12]
   15b0c:	eor	r1, r1, r2, lsl #11
   15b10:	add	r3, r3, r7
   15b14:	ldr	r7, [sl, #20]
   15b18:	add	r2, r2, r3
   15b1c:	eor	r2, r2, r3, lsr #2
   15b20:	add	r8, r1, r8
   15b24:	add	ip, r8, ip
   15b28:	add	r9, r2, r9
   15b2c:	ldr	r8, [sl, #24]
   15b30:	add	r3, r3, ip
   15b34:	add	r9, r9, lr
   15b38:	eor	r3, r3, ip, lsl #8
   15b3c:	add	ip, ip, r9
   15b40:	eor	ip, ip, r9, lsr #16
   15b44:	add	r7, r3, r7
   15b48:	add	r7, r7, r4
   15b4c:	ldr	r4, [sl, #28]
   15b50:	add	r8, ip, r8
   15b54:	add	r9, r9, r7
   15b58:	add	r5, r8, r5
   15b5c:	eor	lr, r9, r7, lsl #10
   15b60:	add	r7, r7, r5
   15b64:	add	r8, lr, r4
   15b68:	eor	r4, r7, r5, lsr #4
   15b6c:	str	lr, [sl, #16]
   15b70:	add	r6, r8, r6
   15b74:	add	r1, r1, r4
   15b78:	add	r5, r5, r6
   15b7c:	eor	r5, r5, r6, lsl #8
   15b80:	add	r6, r6, r1
   15b84:	eor	r6, r6, r1, lsr #9
   15b88:	add	r2, r2, r5
   15b8c:	add	r1, r1, r2
   15b90:	add	r3, r3, r6
   15b94:	stm	sl, {r1, r2, r3, ip}
   15b98:	add	sl, sl, #32
   15b9c:	strd	r4, [sl, #-12]
   15ba0:	str	r6, [sl, #-4]
   15ba4:	cmp	fp, sl
   15ba8:	bne	15af8 <ftello64@plt+0x4898>
   15bac:	mov	r3, #0
   15bb0:	str	r3, [r0, #1024]	; 0x400
   15bb4:	str	r3, [r0, #1028]	; 0x404
   15bb8:	str	r3, [r0, #1032]	; 0x408
   15bbc:	add	sp, sp, #12
   15bc0:	ldrd	r4, [sp]
   15bc4:	ldrd	r6, [sp, #8]
   15bc8:	ldrd	r8, [sp, #16]
   15bcc:	ldrd	sl, [sp, #24]
   15bd0:	add	sp, sp, #32
   15bd4:	pop	{pc}		; (ldr pc, [sp], #4)
   15bd8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15bdc:	strd	r6, [sp, #8]
   15be0:	strd	r8, [sp, #16]
   15be4:	mov	r9, r0
   15be8:	strd	sl, [sp, #24]
   15bec:	str	lr, [sp, #32]
   15bf0:	sub	sp, sp, #116	; 0x74
   15bf4:	stm	sp, {r1, r2}
   15bf8:	bl	11188 <fileno@plt>
   15bfc:	mov	r1, r0
   15c00:	add	r2, sp, #8
   15c04:	mov	r0, #3
   15c08:	bl	11068 <__fxstat64@plt>
   15c0c:	cmp	r0, #0
   15c10:	blt	15c24 <ftello64@plt+0x49c4>
   15c14:	ldr	r3, [sp, #24]
   15c18:	and	r3, r3, #61440	; 0xf000
   15c1c:	cmp	r3, #32768	; 0x8000
   15c20:	beq	15de8 <ftello64@plt+0x4b88>
   15c24:	mov	r4, #8192	; 0x2000
   15c28:	mov	r0, r4
   15c2c:	bl	17514 <ftello64@plt+0x62b4>
   15c30:	subs	r7, r0, #0
   15c34:	beq	15d00 <ftello64@plt+0x4aa0>
   15c38:	ldr	r3, [sp]
   15c3c:	mov	r6, #0
   15c40:	mvn	sl, #-2147483648	; 0x80000000
   15c44:	and	fp, r3, #2
   15c48:	b	15c84 <ftello64@plt+0x4a24>
   15c4c:	bl	17514 <ftello64@plt+0x62b4>
   15c50:	subs	r8, r0, #0
   15c54:	mov	r2, r4
   15c58:	mov	r1, r7
   15c5c:	beq	15dc4 <ftello64@plt+0x4b64>
   15c60:	bl	10fcc <memcpy@plt>
   15c64:	mov	r0, r7
   15c68:	mov	r1, r4
   15c6c:	mvn	r2, #0
   15c70:	bl	111dc <__explicit_bzero_chk@plt>
   15c74:	mov	r0, r7
   15c78:	bl	176dc <ftello64@plt+0x647c>
   15c7c:	mov	r4, r5
   15c80:	mov	r7, r8
   15c84:	sub	r8, r4, r6
   15c88:	mov	r3, r9
   15c8c:	mov	r2, r8
   15c90:	add	r0, r7, r6
   15c94:	mov	r1, #1
   15c98:	mvn	r5, #-2147483648	; 0x80000000
   15c9c:	bl	11098 <fread@plt>
   15ca0:	lsr	r3, r4, #1
   15ca4:	cmp	r8, r0
   15ca8:	add	r6, r6, r0
   15cac:	sub	r2, sl, r3
   15cb0:	bne	15d20 <ftello64@plt+0x4ac0>
   15cb4:	cmn	r4, #-2147483647	; 0x80000001
   15cb8:	beq	15d98 <ftello64@plt+0x4b38>
   15cbc:	cmp	r2, r4
   15cc0:	addhi	r5, r3, r4
   15cc4:	cmp	fp, #0
   15cc8:	mov	r0, r5
   15ccc:	mov	r1, r5
   15cd0:	bne	15c4c <ftello64@plt+0x49ec>
   15cd4:	mov	r0, r7
   15cd8:	bl	17550 <ftello64@plt+0x62f0>
   15cdc:	subs	r8, r0, #0
   15ce0:	bne	15c7c <ftello64@plt+0x4a1c>
   15ce4:	bl	1114c <__errno_location@plt>
   15ce8:	ldr	r5, [r0]
   15cec:	mov	r8, r0
   15cf0:	mov	r0, r7
   15cf4:	mov	r7, #0
   15cf8:	bl	176dc <ftello64@plt+0x647c>
   15cfc:	str	r5, [r8]
   15d00:	mov	r0, r7
   15d04:	add	sp, sp, #116	; 0x74
   15d08:	ldrd	r4, [sp]
   15d0c:	ldrd	r6, [sp, #8]
   15d10:	ldrd	r8, [sp, #16]
   15d14:	ldrd	sl, [sp, #24]
   15d18:	add	sp, sp, #32
   15d1c:	pop	{pc}		; (ldr pc, [sp], #4)
   15d20:	bl	1114c <__errno_location@plt>
   15d24:	mov	r8, r0
   15d28:	mov	r0, r9
   15d2c:	ldr	r5, [r8]
   15d30:	bl	10fb4 <ferror@plt>
   15d34:	cmp	r0, #0
   15d38:	bne	15da4 <ftello64@plt+0x4b44>
   15d3c:	sub	r3, r4, #1
   15d40:	cmp	r3, r6
   15d44:	bls	15e40 <ftello64@plt+0x4be0>
   15d48:	ldr	r3, [sp]
   15d4c:	add	r1, r6, #1
   15d50:	tst	r3, #2
   15d54:	beq	15e58 <ftello64@plt+0x4bf8>
   15d58:	mov	r0, r1
   15d5c:	bl	17514 <ftello64@plt+0x62b4>
   15d60:	subs	r8, r0, #0
   15d64:	beq	15e74 <ftello64@plt+0x4c14>
   15d68:	mov	r2, r6
   15d6c:	mov	r1, r7
   15d70:	bl	10fcc <memcpy@plt>
   15d74:	mov	r0, r7
   15d78:	mov	r1, r4
   15d7c:	mvn	r2, #0
   15d80:	add	r5, r8, r6
   15d84:	bl	111dc <__explicit_bzero_chk@plt>
   15d88:	mov	r0, r7
   15d8c:	mov	r7, r8
   15d90:	bl	176dc <ftello64@plt+0x647c>
   15d94:	b	15e44 <ftello64@plt+0x4be4>
   15d98:	bl	1114c <__errno_location@plt>
   15d9c:	mov	r8, r0
   15da0:	mov	r5, #12
   15da4:	ldr	r3, [sp]
   15da8:	tst	r3, #2
   15dac:	bne	15dd4 <ftello64@plt+0x4b74>
   15db0:	mov	r0, r7
   15db4:	mov	r7, #0
   15db8:	bl	176dc <ftello64@plt+0x647c>
   15dbc:	str	r5, [r8]
   15dc0:	b	15d00 <ftello64@plt+0x4aa0>
   15dc4:	bl	1114c <__errno_location@plt>
   15dc8:	mov	r4, r5
   15dcc:	ldr	r5, [r0]
   15dd0:	mov	r8, r0
   15dd4:	mov	r1, r4
   15dd8:	mvn	r2, #0
   15ddc:	mov	r0, r7
   15de0:	bl	111dc <__explicit_bzero_chk@plt>
   15de4:	b	15db0 <ftello64@plt+0x4b50>
   15de8:	mov	r0, r9
   15dec:	bl	11260 <ftello64@plt>
   15df0:	cmp	r0, #0
   15df4:	sbcs	r3, r1, #0
   15df8:	blt	15c24 <ftello64@plt+0x49c4>
   15dfc:	ldrd	r2, [sp, #56]	; 0x38
   15e00:	cmp	r0, r2
   15e04:	sbcs	ip, r1, r3
   15e08:	bge	15c24 <ftello64@plt+0x49c4>
   15e0c:	subs	r6, r2, r0
   15e10:	mvn	r4, #-2147483647	; 0x80000001
   15e14:	sbc	r7, r3, r1
   15e18:	mov	r5, #0
   15e1c:	cmp	r4, r6
   15e20:	sbcs	r3, r5, r7
   15e24:	addge	r4, r6, #1
   15e28:	bge	15c28 <ftello64@plt+0x49c8>
   15e2c:	bl	1114c <__errno_location@plt>
   15e30:	mov	r3, #12
   15e34:	mov	r7, #0
   15e38:	str	r3, [r0]
   15e3c:	b	15d00 <ftello64@plt+0x4aa0>
   15e40:	add	r5, r7, r6
   15e44:	mov	r3, #0
   15e48:	strb	r3, [r5]
   15e4c:	ldr	r3, [sp, #4]
   15e50:	str	r6, [r3]
   15e54:	b	15d00 <ftello64@plt+0x4aa0>
   15e58:	mov	r0, r7
   15e5c:	bl	17550 <ftello64@plt+0x62f0>
   15e60:	cmp	r0, #0
   15e64:	beq	15e40 <ftello64@plt+0x4be0>
   15e68:	add	r5, r0, r6
   15e6c:	mov	r7, r0
   15e70:	b	15e44 <ftello64@plt+0x4be4>
   15e74:	add	r5, r7, r6
   15e78:	sub	r1, r4, r6
   15e7c:	mov	r0, r5
   15e80:	mvn	r2, #0
   15e84:	bl	111dc <__explicit_bzero_chk@plt>
   15e88:	b	15e44 <ftello64@plt+0x4be4>
   15e8c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15e90:	mov	r4, r1
   15e94:	movw	r3, #38816	; 0x97a0
   15e98:	movt	r3, #1
   15e9c:	tst	r4, #1
   15ea0:	strd	r6, [sp, #8]
   15ea4:	movw	r1, #38812	; 0x979c
   15ea8:	movt	r1, #1
   15eac:	str	r8, [sp, #16]
   15eb0:	moveq	r1, r3
   15eb4:	mov	r6, r2
   15eb8:	str	lr, [sp, #20]
   15ebc:	bl	11200 <fopen64@plt>
   15ec0:	subs	r5, r0, #0
   15ec4:	beq	15f40 <ftello64@plt+0x4ce0>
   15ec8:	ands	r7, r4, #2
   15ecc:	bne	15f0c <ftello64@plt+0x4cac>
   15ed0:	mov	r1, r4
   15ed4:	mov	r2, r6
   15ed8:	mov	r0, r5
   15edc:	bl	15bd8 <ftello64@plt+0x4978>
   15ee0:	mov	r4, r0
   15ee4:	mov	r0, r5
   15ee8:	bl	125f4 <ftello64@plt+0x1394>
   15eec:	cmp	r0, #0
   15ef0:	bne	15f20 <ftello64@plt+0x4cc0>
   15ef4:	mov	r0, r4
   15ef8:	ldrd	r4, [sp]
   15efc:	ldrd	r6, [sp, #8]
   15f00:	ldr	r8, [sp, #16]
   15f04:	add	sp, sp, #20
   15f08:	pop	{pc}		; (ldr pc, [sp], #4)
   15f0c:	mov	r3, #0
   15f10:	mov	r2, #2
   15f14:	mov	r1, r3
   15f18:	bl	11164 <setvbuf@plt>
   15f1c:	b	15ed0 <ftello64@plt+0x4c70>
   15f20:	cmp	r4, #0
   15f24:	beq	15f40 <ftello64@plt+0x4ce0>
   15f28:	cmp	r7, #0
   15f2c:	bne	15f48 <ftello64@plt+0x4ce8>
   15f30:	mov	r0, r4
   15f34:	mov	r4, #0
   15f38:	bl	176dc <ftello64@plt+0x647c>
   15f3c:	b	15ef4 <ftello64@plt+0x4c94>
   15f40:	mov	r4, #0
   15f44:	b	15ef4 <ftello64@plt+0x4c94>
   15f48:	mvn	r2, #0
   15f4c:	mov	r0, r4
   15f50:	ldr	r1, [r6]
   15f54:	bl	111dc <__explicit_bzero_chk@plt>
   15f58:	b	15f30 <ftello64@plt+0x4cd0>
   15f5c:	cmp	r1, #0
   15f60:	strd	r4, [sp, #-16]!
   15f64:	mov	ip, r3
   15f68:	str	r6, [sp, #8]
   15f6c:	mov	r4, r0
   15f70:	str	lr, [sp, #12]
   15f74:	sub	sp, sp, #32
   15f78:	ldr	r5, [sp, #48]	; 0x30
   15f7c:	ldr	r6, [sp, #52]	; 0x34
   15f80:	beq	160c4 <ftello64@plt+0x4e64>
   15f84:	mov	r3, r1
   15f88:	mov	r1, #1
   15f8c:	stm	sp, {r2, ip}
   15f90:	movw	r2, #38820	; 0x97a4
   15f94:	movt	r2, #1
   15f98:	bl	11194 <__fprintf_chk@plt>
   15f9c:	mov	r2, #5
   15fa0:	movw	r1, #38840	; 0x97b8
   15fa4:	movt	r1, #1
   15fa8:	mov	r0, #0
   15fac:	bl	11020 <dcgettext@plt>
   15fb0:	movw	ip, #2022	; 0x7e6
   15fb4:	mov	r3, r0
   15fb8:	mov	r1, #1
   15fbc:	movw	r2, #39568	; 0x9a90
   15fc0:	movt	r2, #1
   15fc4:	mov	r0, r4
   15fc8:	str	ip, [sp]
   15fcc:	bl	11194 <__fprintf_chk@plt>
   15fd0:	mov	r1, r4
   15fd4:	mov	r0, #10
   15fd8:	bl	11014 <fputc_unlocked@plt>
   15fdc:	mov	r2, #5
   15fe0:	movw	r1, #38844	; 0x97bc
   15fe4:	movt	r1, #1
   15fe8:	mov	r0, #0
   15fec:	bl	11020 <dcgettext@plt>
   15ff0:	mov	r2, r0
   15ff4:	mov	r1, #1
   15ff8:	movw	r3, #39016	; 0x9868
   15ffc:	movt	r3, #1
   16000:	mov	r0, r4
   16004:	bl	11194 <__fprintf_chk@plt>
   16008:	mov	r1, r4
   1600c:	mov	r0, #10
   16010:	bl	11014 <fputc_unlocked@plt>
   16014:	cmp	r6, #9
   16018:	ldrls	pc, [pc, r6, lsl #2]
   1601c:	b	16330 <ftello64@plt+0x50d0>
   16020:	strheq	r6, [r1], -r0
   16024:	andeq	r6, r1, r0, ror #1
   16028:	andeq	r6, r1, ip, lsl r1
   1602c:	andeq	r6, r1, ip, asr r1
   16030:	andeq	r6, r1, r4, lsr #3
   16034:	ldrdeq	r6, [r1], -ip
   16038:	andeq	r6, r1, r4, lsr #4
   1603c:	andeq	r6, r1, r8, ror r2
   16040:	ldrdeq	r6, [r1], -r0
   16044:	andeq	r6, r1, r8, asr #32
   16048:	movw	r1, #39320	; 0x9998
   1604c:	movt	r1, #1
   16050:	mov	r2, #5
   16054:	mov	r0, #0
   16058:	bl	11020 <dcgettext@plt>
   1605c:	ldr	lr, [r5, #4]
   16060:	mov	r2, r0
   16064:	mov	r1, #1
   16068:	mov	r0, r4
   1606c:	ldr	r3, [r5, #8]
   16070:	ldr	ip, [r5, #32]
   16074:	str	lr, [sp]
   16078:	ldr	lr, [r5, #12]
   1607c:	str	ip, [sp, #28]
   16080:	ldr	ip, [r5, #28]
   16084:	str	r3, [sp, #4]
   16088:	ldr	r3, [r5, #16]
   1608c:	str	lr, [sp, #8]
   16090:	ldr	lr, [r5, #20]
   16094:	str	ip, [sp, #24]
   16098:	ldr	ip, [r5, #24]
   1609c:	str	r3, [sp, #12]
   160a0:	ldr	r3, [r5]
   160a4:	str	lr, [sp, #16]
   160a8:	str	ip, [sp, #20]
   160ac:	bl	11194 <__fprintf_chk@plt>
   160b0:	add	sp, sp, #32
   160b4:	ldrd	r4, [sp]
   160b8:	ldr	r6, [sp, #8]
   160bc:	add	sp, sp, #12
   160c0:	pop	{pc}		; (ldr pc, [sp], #4)
   160c4:	mov	r3, r2
   160c8:	mov	r1, #1
   160cc:	str	ip, [sp]
   160d0:	movw	r2, #38832	; 0x97b0
   160d4:	movt	r2, #1
   160d8:	bl	11194 <__fprintf_chk@plt>
   160dc:	b	15f9c <ftello64@plt+0x4d3c>
   160e0:	mov	r2, #5
   160e4:	movw	r1, #39052	; 0x988c
   160e8:	movt	r1, #1
   160ec:	mov	r0, #0
   160f0:	bl	11020 <dcgettext@plt>
   160f4:	ldr	r3, [r5]
   160f8:	mov	r2, r0
   160fc:	mov	r1, #1
   16100:	mov	r0, r4
   16104:	add	sp, sp, #32
   16108:	ldrd	r4, [sp]
   1610c:	ldr	r6, [sp, #8]
   16110:	ldr	lr, [sp, #12]
   16114:	add	sp, sp, #16
   16118:	b	11194 <__fprintf_chk@plt>
   1611c:	mov	r2, #5
   16120:	movw	r1, #39068	; 0x989c
   16124:	movt	r1, #1
   16128:	mov	r0, #0
   1612c:	bl	11020 <dcgettext@plt>
   16130:	ldm	r5, {r3, ip}
   16134:	mov	r2, r0
   16138:	mov	r1, #1
   1613c:	mov	r0, r4
   16140:	str	ip, [sp, #48]	; 0x30
   16144:	add	sp, sp, #32
   16148:	ldrd	r4, [sp]
   1614c:	ldr	r6, [sp, #8]
   16150:	ldr	lr, [sp, #12]
   16154:	add	sp, sp, #16
   16158:	b	11194 <__fprintf_chk@plt>
   1615c:	mov	r2, #5
   16160:	movw	r1, #39092	; 0x98b4
   16164:	movt	r1, #1
   16168:	mov	r0, #0
   1616c:	bl	11020 <dcgettext@plt>
   16170:	ldm	r5, {r3, lr}
   16174:	mov	r2, r0
   16178:	mov	r1, #1
   1617c:	mov	r0, r4
   16180:	ldr	ip, [r5, #8]
   16184:	str	lr, [sp, #48]	; 0x30
   16188:	str	ip, [sp, #52]	; 0x34
   1618c:	add	sp, sp, #32
   16190:	ldrd	r4, [sp]
   16194:	ldr	r6, [sp, #8]
   16198:	ldr	lr, [sp, #12]
   1619c:	add	sp, sp, #16
   161a0:	b	11194 <__fprintf_chk@plt>
   161a4:	mov	r2, #5
   161a8:	movw	r1, #39120	; 0x98d0
   161ac:	movt	r1, #1
   161b0:	mov	r0, #0
   161b4:	bl	11020 <dcgettext@plt>
   161b8:	ldmib	r5, {r3, ip, lr}
   161bc:	mov	r2, r0
   161c0:	mov	r1, #1
   161c4:	mov	r0, r4
   161c8:	str	r3, [sp]
   161cc:	ldr	r3, [r5]
   161d0:	stmib	sp, {ip, lr}
   161d4:	bl	11194 <__fprintf_chk@plt>
   161d8:	b	160b0 <ftello64@plt+0x4e50>
   161dc:	mov	r2, #5
   161e0:	movw	r1, #39152	; 0x98f0
   161e4:	movt	r1, #1
   161e8:	mov	r0, #0
   161ec:	bl	11020 <dcgettext@plt>
   161f0:	ldmib	r5, {ip, lr}
   161f4:	mov	r2, r0
   161f8:	mov	r1, #1
   161fc:	mov	r0, r4
   16200:	ldr	r3, [r5, #16]
   16204:	str	ip, [sp]
   16208:	ldr	ip, [r5, #12]
   1620c:	str	r3, [sp, #12]
   16210:	ldr	r3, [r5]
   16214:	str	lr, [sp, #4]
   16218:	str	ip, [sp, #8]
   1621c:	bl	11194 <__fprintf_chk@plt>
   16220:	b	160b0 <ftello64@plt+0x4e50>
   16224:	mov	r2, #5
   16228:	movw	r1, #39188	; 0x9914
   1622c:	movt	r1, #1
   16230:	mov	r0, #0
   16234:	bl	11020 <dcgettext@plt>
   16238:	ldr	lr, [r5, #4]
   1623c:	mov	r2, r0
   16240:	mov	r1, #1
   16244:	mov	r0, r4
   16248:	ldr	r3, [r5, #8]
   1624c:	ldr	ip, [r5, #20]
   16250:	str	lr, [sp]
   16254:	ldr	lr, [r5, #12]
   16258:	str	ip, [sp, #16]
   1625c:	ldr	ip, [r5, #16]
   16260:	str	r3, [sp, #4]
   16264:	ldr	r3, [r5]
   16268:	str	lr, [sp, #8]
   1626c:	str	ip, [sp, #12]
   16270:	bl	11194 <__fprintf_chk@plt>
   16274:	b	160b0 <ftello64@plt+0x4e50>
   16278:	mov	r2, #5
   1627c:	movw	r1, #39228	; 0x993c
   16280:	movt	r1, #1
   16284:	mov	r0, #0
   16288:	bl	11020 <dcgettext@plt>
   1628c:	ldmib	r5, {r3, ip}
   16290:	mov	r2, r0
   16294:	mov	r1, #1
   16298:	mov	r0, r4
   1629c:	ldr	lr, [r5, #24]
   162a0:	str	r3, [sp]
   162a4:	ldr	r3, [r5, #12]
   162a8:	str	lr, [sp, #20]
   162ac:	ldr	lr, [r5, #20]
   162b0:	str	ip, [sp, #4]
   162b4:	ldr	ip, [r5, #16]
   162b8:	str	r3, [sp, #8]
   162bc:	ldr	r3, [r5]
   162c0:	str	ip, [sp, #12]
   162c4:	str	lr, [sp, #16]
   162c8:	bl	11194 <__fprintf_chk@plt>
   162cc:	b	160b0 <ftello64@plt+0x4e50>
   162d0:	mov	r2, #5
   162d4:	movw	r1, #39272	; 0x9968
   162d8:	movt	r1, #1
   162dc:	mov	r0, #0
   162e0:	bl	11020 <dcgettext@plt>
   162e4:	ldmib	r5, {ip, lr}
   162e8:	mov	r2, r0
   162ec:	mov	r1, #1
   162f0:	mov	r0, r4
   162f4:	ldr	r3, [r5, #28]
   162f8:	str	ip, [sp]
   162fc:	ldr	ip, [r5, #12]
   16300:	str	r3, [sp, #24]
   16304:	ldr	r3, [r5, #24]
   16308:	str	lr, [sp, #4]
   1630c:	ldr	lr, [r5, #16]
   16310:	str	ip, [sp, #8]
   16314:	ldr	ip, [r5, #20]
   16318:	str	r3, [sp, #20]
   1631c:	ldr	r3, [r5]
   16320:	str	lr, [sp, #12]
   16324:	str	ip, [sp, #16]
   16328:	bl	11194 <__fprintf_chk@plt>
   1632c:	b	160b0 <ftello64@plt+0x4e50>
   16330:	movw	r1, #39372	; 0x99cc
   16334:	movt	r1, #1
   16338:	b	16050 <ftello64@plt+0x4df0>
   1633c:	strd	r4, [sp, #-12]!
   16340:	str	lr, [sp, #8]
   16344:	sub	sp, sp, #12
   16348:	ldr	r5, [sp, #24]
   1634c:	ldr	ip, [r5]
   16350:	cmp	ip, #0
   16354:	beq	16370 <ftello64@plt+0x5110>
   16358:	mov	lr, r5
   1635c:	mov	ip, #0
   16360:	ldr	r4, [lr, #4]!
   16364:	add	ip, ip, #1
   16368:	cmp	r4, #0
   1636c:	bne	16360 <ftello64@plt+0x5100>
   16370:	stm	sp, {r5, ip}
   16374:	bl	15f5c <ftello64@plt+0x4cfc>
   16378:	add	sp, sp, #12
   1637c:	ldrd	r4, [sp]
   16380:	add	sp, sp, #8
   16384:	pop	{pc}		; (ldr pc, [sp], #4)
   16388:	strd	r4, [sp, #-16]!
   1638c:	mov	ip, #0
   16390:	str	r6, [sp, #8]
   16394:	str	lr, [sp, #12]
   16398:	sub	sp, sp, #48	; 0x30
   1639c:	ldr	r5, [sp, #64]	; 0x40
   163a0:	add	r6, sp, #8
   163a4:	mov	r4, r6
   163a8:	ldr	lr, [r5], #4
   163ac:	cmp	lr, #0
   163b0:	str	lr, [r4], #4
   163b4:	beq	163c4 <ftello64@plt+0x5164>
   163b8:	add	ip, ip, #1
   163bc:	cmp	ip, #10
   163c0:	bne	163a8 <ftello64@plt+0x5148>
   163c4:	stm	sp, {r6, ip}
   163c8:	bl	15f5c <ftello64@plt+0x4cfc>
   163cc:	add	sp, sp, #48	; 0x30
   163d0:	ldrd	r4, [sp]
   163d4:	ldr	r6, [sp, #8]
   163d8:	add	sp, sp, #12
   163dc:	pop	{pc}		; (ldr pc, [sp], #4)
   163e0:	push	{r3}		; (str r3, [sp, #-4]!)
   163e4:	mov	ip, #0
   163e8:	strd	r4, [sp, #-12]!
   163ec:	str	lr, [sp, #8]
   163f0:	sub	sp, sp, #56	; 0x38
   163f4:	add	r3, sp, #72	; 0x48
   163f8:	add	r5, sp, #16
   163fc:	mov	r4, r3
   16400:	mov	lr, r5
   16404:	str	r3, [sp, #12]
   16408:	ldr	r3, [r4], #4
   1640c:	cmp	r3, #0
   16410:	str	r3, [lr], #4
   16414:	beq	16424 <ftello64@plt+0x51c4>
   16418:	add	ip, ip, #1
   1641c:	cmp	ip, #10
   16420:	bne	16408 <ftello64@plt+0x51a8>
   16424:	ldr	r3, [sp, #68]	; 0x44
   16428:	stm	sp, {r5, ip}
   1642c:	bl	15f5c <ftello64@plt+0x4cfc>
   16430:	add	sp, sp, #56	; 0x38
   16434:	ldrd	r4, [sp]
   16438:	ldr	lr, [sp, #8]
   1643c:	add	sp, sp, #12
   16440:	add	sp, sp, #4
   16444:	bx	lr
   16448:	movw	r3, #41348	; 0xa184
   1644c:	movt	r3, #2
   16450:	str	r4, [sp, #-8]!
   16454:	mov	r0, #10
   16458:	ldr	r1, [r3]
   1645c:	str	lr, [sp, #4]
   16460:	bl	11014 <fputc_unlocked@plt>
   16464:	mov	r2, #5
   16468:	movw	r1, #39432	; 0x9a08
   1646c:	movt	r1, #1
   16470:	mov	r0, #0
   16474:	bl	11020 <dcgettext@plt>
   16478:	mov	r1, r0
   1647c:	movw	r2, #39452	; 0x9a1c
   16480:	movt	r2, #1
   16484:	mov	r0, #1
   16488:	bl	1117c <__printf_chk@plt>
   1648c:	mov	r2, #5
   16490:	movw	r1, #39476	; 0x9a34
   16494:	movt	r1, #1
   16498:	mov	r0, #0
   1649c:	bl	11020 <dcgettext@plt>
   164a0:	mov	r1, r0
   164a4:	movw	r3, #37716	; 0x9354
   164a8:	movt	r3, #1
   164ac:	movw	r2, #37756	; 0x937c
   164b0:	movt	r2, #1
   164b4:	mov	r0, #1
   164b8:	bl	1117c <__printf_chk@plt>
   164bc:	mov	r2, #5
   164c0:	movw	r1, #39496	; 0x9a48
   164c4:	movt	r1, #1
   164c8:	mov	r0, #0
   164cc:	bl	11020 <dcgettext@plt>
   164d0:	mov	r1, r0
   164d4:	movw	r2, #39536	; 0x9a70
   164d8:	movt	r2, #1
   164dc:	mov	r0, #1
   164e0:	ldr	r4, [sp]
   164e4:	ldr	lr, [sp, #4]
   164e8:	add	sp, sp, #8
   164ec:	b	1117c <__printf_chk@plt>
   164f0:	str	r4, [sp, #-8]!
   164f4:	str	lr, [sp, #4]
   164f8:	bl	17514 <ftello64@plt+0x62b4>
   164fc:	cmp	r0, #0
   16500:	beq	16510 <ftello64@plt+0x52b0>
   16504:	ldr	r4, [sp]
   16508:	add	sp, sp, #4
   1650c:	pop	{pc}		; (ldr pc, [sp], #4)
   16510:	bl	16968 <ftello64@plt+0x5708>
   16514:	str	r4, [sp, #-8]!
   16518:	str	lr, [sp, #4]
   1651c:	bl	17514 <ftello64@plt+0x62b4>
   16520:	cmp	r0, #0
   16524:	beq	16534 <ftello64@plt+0x52d4>
   16528:	ldr	r4, [sp]
   1652c:	add	sp, sp, #4
   16530:	pop	{pc}		; (ldr pc, [sp], #4)
   16534:	bl	16968 <ftello64@plt+0x5708>
   16538:	str	r4, [sp, #-8]!
   1653c:	str	lr, [sp, #4]
   16540:	bl	17514 <ftello64@plt+0x62b4>
   16544:	cmp	r0, #0
   16548:	beq	16558 <ftello64@plt+0x52f8>
   1654c:	ldr	r4, [sp]
   16550:	add	sp, sp, #4
   16554:	pop	{pc}		; (ldr pc, [sp], #4)
   16558:	bl	16968 <ftello64@plt+0x5708>
   1655c:	strd	r4, [sp, #-16]!
   16560:	mov	r5, r0
   16564:	mov	r4, r1
   16568:	str	r6, [sp, #8]
   1656c:	str	lr, [sp, #12]
   16570:	bl	17550 <ftello64@plt+0x62f0>
   16574:	cmp	r0, #0
   16578:	beq	1658c <ftello64@plt+0x532c>
   1657c:	ldrd	r4, [sp]
   16580:	ldr	r6, [sp, #8]
   16584:	add	sp, sp, #12
   16588:	pop	{pc}		; (ldr pc, [sp], #4)
   1658c:	adds	r4, r4, #0
   16590:	movne	r4, #1
   16594:	cmp	r5, #0
   16598:	moveq	r4, #1
   1659c:	cmp	r4, #0
   165a0:	beq	1657c <ftello64@plt+0x531c>
   165a4:	bl	16968 <ftello64@plt+0x5708>
   165a8:	cmp	r1, #0
   165ac:	orreq	r1, r1, #1
   165b0:	str	r4, [sp, #-8]!
   165b4:	str	lr, [sp, #4]
   165b8:	bl	17550 <ftello64@plt+0x62f0>
   165bc:	cmp	r0, #0
   165c0:	beq	165d0 <ftello64@plt+0x5370>
   165c4:	ldr	r4, [sp]
   165c8:	add	sp, sp, #4
   165cc:	pop	{pc}		; (ldr pc, [sp], #4)
   165d0:	bl	16968 <ftello64@plt+0x5708>
   165d4:	strd	r4, [sp, #-16]!
   165d8:	mov	r4, r0
   165dc:	mov	r5, r2
   165e0:	str	r6, [sp, #8]
   165e4:	mov	r6, r1
   165e8:	str	lr, [sp, #12]
   165ec:	bl	189a0 <ftello64@plt+0x7740>
   165f0:	cmp	r0, #0
   165f4:	beq	16608 <ftello64@plt+0x53a8>
   165f8:	ldrd	r4, [sp]
   165fc:	ldr	r6, [sp, #8]
   16600:	add	sp, sp, #12
   16604:	pop	{pc}		; (ldr pc, [sp], #4)
   16608:	cmp	r4, #0
   1660c:	beq	1661c <ftello64@plt+0x53bc>
   16610:	cmp	r6, #0
   16614:	cmpne	r5, #0
   16618:	beq	165f8 <ftello64@plt+0x5398>
   1661c:	bl	16968 <ftello64@plt+0x5708>
   16620:	b	165d4 <ftello64@plt+0x5374>
   16624:	cmp	r2, #0
   16628:	cmpne	r1, #0
   1662c:	str	r4, [sp, #-8]!
   16630:	moveq	r2, #1
   16634:	str	lr, [sp, #4]
   16638:	moveq	r1, r2
   1663c:	bl	189a0 <ftello64@plt+0x7740>
   16640:	cmp	r0, #0
   16644:	beq	16654 <ftello64@plt+0x53f4>
   16648:	ldr	r4, [sp]
   1664c:	add	sp, sp, #4
   16650:	pop	{pc}		; (ldr pc, [sp], #4)
   16654:	bl	16968 <ftello64@plt+0x5708>
   16658:	mov	r2, r1
   1665c:	mov	r1, r0
   16660:	mov	r0, #0
   16664:	b	165d4 <ftello64@plt+0x5374>
   16668:	mov	r2, r1
   1666c:	mov	r1, r0
   16670:	mov	r0, #0
   16674:	b	16624 <ftello64@plt+0x53c4>
   16678:	cmp	r0, #0
   1667c:	strd	r4, [sp, #-16]!
   16680:	mov	r5, r1
   16684:	ldr	r4, [r1]
   16688:	str	r6, [sp, #8]
   1668c:	str	lr, [sp, #12]
   16690:	beq	166c0 <ftello64@plt+0x5460>
   16694:	lsr	r3, r4, #1
   16698:	add	r3, r3, #1
   1669c:	adds	r4, r4, r3
   166a0:	bcs	166dc <ftello64@plt+0x547c>
   166a4:	mov	r1, r4
   166a8:	bl	165d4 <ftello64@plt+0x5374>
   166ac:	ldr	r6, [sp, #8]
   166b0:	str	r4, [r5]
   166b4:	ldrd	r4, [sp]
   166b8:	add	sp, sp, #12
   166bc:	pop	{pc}		; (ldr pc, [sp], #4)
   166c0:	cmp	r4, #0
   166c4:	bne	166a4 <ftello64@plt+0x5444>
   166c8:	mov	r4, #64	; 0x40
   166cc:	udiv	r4, r4, r2
   166d0:	cmp	r2, #64	; 0x40
   166d4:	addhi	r4, r4, #1
   166d8:	b	166a4 <ftello64@plt+0x5444>
   166dc:	bl	16968 <ftello64@plt+0x5708>
   166e0:	mov	r2, #1
   166e4:	b	16678 <ftello64@plt+0x5418>
   166e8:	ldr	ip, [r1]
   166ec:	strd	r4, [sp, #-32]!	; 0xffffffe0
   166f0:	mov	r5, r1
   166f4:	strd	r6, [sp, #8]
   166f8:	str	lr, [sp, #28]
   166fc:	strd	r8, [sp, #16]
   16700:	asr	lr, ip, #1
   16704:	ldr	r8, [sp, #32]
   16708:	str	sl, [sp, #24]
   1670c:	adds	r4, ip, lr
   16710:	mvn	lr, r3
   16714:	lsr	lr, lr, #31
   16718:	mvnvs	r4, #-2147483648	; 0x80000000
   1671c:	cmp	r3, r4
   16720:	movge	r1, #0
   16724:	andlt	r1, lr, #1
   16728:	cmp	r1, #0
   1672c:	movne	r4, r3
   16730:	smull	r6, r7, r4, r8
   16734:	cmp	r7, r6, asr #31
   16738:	bne	167c0 <ftello64@plt+0x5560>
   1673c:	cmp	r6, #63	; 0x3f
   16740:	mov	r1, r6
   16744:	ble	167a8 <ftello64@plt+0x5548>
   16748:	cmp	r0, #0
   1674c:	sub	r6, r4, ip
   16750:	streq	r0, [r5]
   16754:	cmp	r6, r2
   16758:	bge	16788 <ftello64@plt+0x5528>
   1675c:	adds	r4, ip, r2
   16760:	bvs	167bc <ftello64@plt+0x555c>
   16764:	cmp	r4, r3
   16768:	movle	r3, #0
   1676c:	andgt	r3, lr, #1
   16770:	cmp	r3, #0
   16774:	bne	167bc <ftello64@plt+0x555c>
   16778:	smull	r8, r9, r4, r8
   1677c:	cmp	r9, r8, asr #31
   16780:	mov	r1, r8
   16784:	bne	167bc <ftello64@plt+0x555c>
   16788:	bl	1655c <ftello64@plt+0x52fc>
   1678c:	ldrd	r6, [sp, #8]
   16790:	ldrd	r8, [sp, #16]
   16794:	ldr	sl, [sp, #24]
   16798:	str	r4, [r5]
   1679c:	ldrd	r4, [sp]
   167a0:	add	sp, sp, #28
   167a4:	pop	{pc}		; (ldr pc, [sp], #4)
   167a8:	mov	r6, #64	; 0x40
   167ac:	sdiv	r4, r6, r8
   167b0:	mls	r1, r8, r4, r6
   167b4:	sub	r1, r6, r1
   167b8:	b	16748 <ftello64@plt+0x54e8>
   167bc:	bl	16968 <ftello64@plt+0x5708>
   167c0:	mvn	r6, #-2147483648	; 0x80000000
   167c4:	b	167ac <ftello64@plt+0x554c>
   167c8:	mov	r1, #1
   167cc:	str	r4, [sp, #-8]!
   167d0:	str	lr, [sp, #4]
   167d4:	bl	174a0 <ftello64@plt+0x6240>
   167d8:	cmp	r0, #0
   167dc:	beq	167ec <ftello64@plt+0x558c>
   167e0:	ldr	r4, [sp]
   167e4:	add	sp, sp, #4
   167e8:	pop	{pc}		; (ldr pc, [sp], #4)
   167ec:	bl	16968 <ftello64@plt+0x5708>
   167f0:	mov	r1, #1
   167f4:	str	r4, [sp, #-8]!
   167f8:	str	lr, [sp, #4]
   167fc:	bl	174a0 <ftello64@plt+0x6240>
   16800:	cmp	r0, #0
   16804:	beq	16814 <ftello64@plt+0x55b4>
   16808:	ldr	r4, [sp]
   1680c:	add	sp, sp, #4
   16810:	pop	{pc}		; (ldr pc, [sp], #4)
   16814:	bl	16968 <ftello64@plt+0x5708>
   16818:	str	r4, [sp, #-8]!
   1681c:	str	lr, [sp, #4]
   16820:	bl	174a0 <ftello64@plt+0x6240>
   16824:	cmp	r0, #0
   16828:	beq	16838 <ftello64@plt+0x55d8>
   1682c:	ldr	r4, [sp]
   16830:	add	sp, sp, #4
   16834:	pop	{pc}		; (ldr pc, [sp], #4)
   16838:	bl	16968 <ftello64@plt+0x5708>
   1683c:	str	r4, [sp, #-8]!
   16840:	str	lr, [sp, #4]
   16844:	bl	174a0 <ftello64@plt+0x6240>
   16848:	cmp	r0, #0
   1684c:	beq	1685c <ftello64@plt+0x55fc>
   16850:	ldr	r4, [sp]
   16854:	add	sp, sp, #4
   16858:	pop	{pc}		; (ldr pc, [sp], #4)
   1685c:	bl	16968 <ftello64@plt+0x5708>
   16860:	strd	r4, [sp, #-16]!
   16864:	mov	r4, r1
   16868:	str	r6, [sp, #8]
   1686c:	mov	r6, r0
   16870:	mov	r0, r1
   16874:	str	lr, [sp, #12]
   16878:	bl	17514 <ftello64@plt+0x62b4>
   1687c:	subs	r5, r0, #0
   16880:	beq	168a4 <ftello64@plt+0x5644>
   16884:	mov	r2, r4
   16888:	mov	r1, r6
   1688c:	bl	10fcc <memcpy@plt>
   16890:	mov	r0, r5
   16894:	ldrd	r4, [sp]
   16898:	ldr	r6, [sp, #8]
   1689c:	add	sp, sp, #12
   168a0:	pop	{pc}		; (ldr pc, [sp], #4)
   168a4:	bl	16968 <ftello64@plt+0x5708>
   168a8:	strd	r4, [sp, #-16]!
   168ac:	mov	r4, r1
   168b0:	str	r6, [sp, #8]
   168b4:	mov	r6, r0
   168b8:	mov	r0, r1
   168bc:	str	lr, [sp, #12]
   168c0:	bl	17514 <ftello64@plt+0x62b4>
   168c4:	subs	r5, r0, #0
   168c8:	beq	168ec <ftello64@plt+0x568c>
   168cc:	mov	r2, r4
   168d0:	mov	r1, r6
   168d4:	bl	10fcc <memcpy@plt>
   168d8:	mov	r0, r5
   168dc:	ldrd	r4, [sp]
   168e0:	ldr	r6, [sp, #8]
   168e4:	add	sp, sp, #12
   168e8:	pop	{pc}		; (ldr pc, [sp], #4)
   168ec:	bl	16968 <ftello64@plt+0x5708>
   168f0:	strd	r4, [sp, #-16]!
   168f4:	mov	r4, r1
   168f8:	str	r6, [sp, #8]
   168fc:	mov	r6, r0
   16900:	add	r0, r1, #1
   16904:	str	lr, [sp, #12]
   16908:	bl	17514 <ftello64@plt+0x62b4>
   1690c:	subs	r5, r0, #0
   16910:	beq	1693c <ftello64@plt+0x56dc>
   16914:	mov	r3, #0
   16918:	mov	r1, r6
   1691c:	mov	r2, r4
   16920:	strb	r3, [r5, r4]
   16924:	bl	10fcc <memcpy@plt>
   16928:	mov	r0, r5
   1692c:	ldrd	r4, [sp]
   16930:	ldr	r6, [sp, #8]
   16934:	add	sp, sp, #12
   16938:	pop	{pc}		; (ldr pc, [sp], #4)
   1693c:	bl	16968 <ftello64@plt+0x5708>
   16940:	str	r4, [sp, #-8]!
   16944:	mov	r4, r0
   16948:	str	lr, [sp, #4]
   1694c:	bl	11134 <strlen@plt>
   16950:	add	r1, r0, #1
   16954:	mov	r0, r4
   16958:	ldr	r4, [sp]
   1695c:	ldr	lr, [sp, #4]
   16960:	add	sp, sp, #8
   16964:	b	16860 <ftello64@plt+0x5600>
   16968:	movw	r3, #41252	; 0xa124
   1696c:	movt	r3, #2
   16970:	str	r4, [sp, #-8]!
   16974:	ldr	r4, [r3]
   16978:	mov	r2, #5
   1697c:	movw	r1, #39616	; 0x9ac0
   16980:	movt	r1, #1
   16984:	mov	r0, #0
   16988:	str	lr, [sp, #4]
   1698c:	bl	11020 <dcgettext@plt>
   16990:	mov	r3, r0
   16994:	movw	r2, #38020	; 0x9484
   16998:	movt	r2, #1
   1699c:	mov	r1, #0
   169a0:	mov	r0, r4
   169a4:	bl	110bc <error@plt>
   169a8:	bl	1123c <abort@plt>
   169ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   169b0:	strd	r6, [sp, #8]
   169b4:	mov	r6, r2
   169b8:	mov	r7, r3
   169bc:	str	r8, [sp, #16]
   169c0:	mov	r2, r1
   169c4:	mov	r1, #0
   169c8:	str	lr, [sp, #20]
   169cc:	sub	sp, sp, #16
   169d0:	mov	r8, r0
   169d4:	ldr	ip, [sp, #48]	; 0x30
   169d8:	add	r3, sp, #8
   169dc:	str	ip, [sp]
   169e0:	bl	16af8 <ftello64@plt+0x5898>
   169e4:	subs	r4, r0, #0
   169e8:	bne	16a38 <ftello64@plt+0x57d8>
   169ec:	ldrd	r4, [sp, #8]
   169f0:	ldrd	r0, [sp, #40]	; 0x28
   169f4:	cmp	r5, r7
   169f8:	cmpeq	r4, r6
   169fc:	movcc	r3, #1
   16a00:	movcs	r3, #0
   16a04:	cmp	r5, r1
   16a08:	cmpeq	r4, r0
   16a0c:	orrhi	r3, r3, #1
   16a10:	cmp	r3, #0
   16a14:	bne	16ab8 <ftello64@plt+0x5858>
   16a18:	mov	r0, r4
   16a1c:	mov	r1, r5
   16a20:	add	sp, sp, #16
   16a24:	ldrd	r4, [sp]
   16a28:	ldrd	r6, [sp, #8]
   16a2c:	ldr	r8, [sp, #16]
   16a30:	add	sp, sp, #20
   16a34:	pop	{pc}		; (ldr pc, [sp], #4)
   16a38:	bl	1114c <__errno_location@plt>
   16a3c:	cmp	r4, #1
   16a40:	moveq	r3, #75	; 0x4b
   16a44:	moveq	r4, r3
   16a48:	streq	r3, [r0]
   16a4c:	beq	16aa0 <ftello64@plt+0x5840>
   16a50:	cmp	r4, #3
   16a54:	beq	16a94 <ftello64@plt+0x5834>
   16a58:	ldr	r3, [sp, #56]	; 0x38
   16a5c:	ldr	r4, [r0]
   16a60:	cmp	r3, #0
   16a64:	beq	16aac <ftello64@plt+0x584c>
   16a68:	cmp	r4, #22
   16a6c:	moveq	r4, #0
   16a70:	mov	r0, r8
   16a74:	bl	14e20 <ftello64@plt+0x3bc0>
   16a78:	movw	r2, #38016	; 0x9480
   16a7c:	movt	r2, #1
   16a80:	str	r0, [sp]
   16a84:	mov	r1, r4
   16a88:	ldr	r3, [sp, #52]	; 0x34
   16a8c:	ldr	r0, [sp, #56]	; 0x38
   16a90:	bl	110bc <error@plt>
   16a94:	mov	r3, #0
   16a98:	mov	r4, r3
   16a9c:	str	r3, [r0]
   16aa0:	ldr	r3, [sp, #56]	; 0x38
   16aa4:	cmp	r3, #0
   16aa8:	bne	16a70 <ftello64@plt+0x5810>
   16aac:	mov	r3, #1
   16ab0:	str	r3, [sp, #56]	; 0x38
   16ab4:	b	16a68 <ftello64@plt+0x5808>
   16ab8:	bl	1114c <__errno_location@plt>
   16abc:	mov	r3, #0
   16ac0:	mvn	r2, #-1073741824	; 0xc0000000
   16ac4:	cmp	r5, r3
   16ac8:	cmpeq	r4, r2
   16acc:	movhi	r3, #75	; 0x4b
   16ad0:	movls	r3, #34	; 0x22
   16ad4:	mov	r4, r3
   16ad8:	str	r3, [r0]
   16adc:	ldr	r3, [sp, #56]	; 0x38
   16ae0:	cmp	r3, #0
   16ae4:	moveq	r3, #1
   16ae8:	str	r3, [sp, #56]	; 0x38
   16aec:	b	16a70 <ftello64@plt+0x5810>
   16af0:	mov	r1, #10
   16af4:	b	169ac <ftello64@plt+0x574c>
   16af8:	cmp	r2, #36	; 0x24
   16afc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16b00:	strd	r6, [sp, #8]
   16b04:	strd	r8, [sp, #16]
   16b08:	strd	sl, [sp, #24]
   16b0c:	str	lr, [sp, #32]
   16b10:	sub	sp, sp, #36	; 0x24
   16b14:	bhi	173a4 <ftello64@plt+0x6144>
   16b18:	cmp	r1, #0
   16b1c:	mov	r8, r2
   16b20:	mov	r6, r0
   16b24:	mov	r5, r1
   16b28:	mov	sl, r3
   16b2c:	addeq	r5, sp, #28
   16b30:	bl	1114c <__errno_location@plt>
   16b34:	mov	r3, #0
   16b38:	mov	r7, r0
   16b3c:	str	r3, [r0]
   16b40:	bl	1111c <__ctype_b_loc@plt>
   16b44:	ldrb	r3, [r6]
   16b48:	mov	r2, r6
   16b4c:	ldr	r0, [r0]
   16b50:	b	16b58 <ftello64@plt+0x58f8>
   16b54:	ldrb	r3, [r2, #1]!
   16b58:	lsl	r1, r3, #1
   16b5c:	ldrh	r4, [r0, r1]
   16b60:	ands	r4, r4, #8192	; 0x2000
   16b64:	bne	16b54 <ftello64@plt+0x58f4>
   16b68:	cmp	r3, #45	; 0x2d
   16b6c:	beq	16c0c <ftello64@plt+0x59ac>
   16b70:	mov	r2, r8
   16b74:	mov	r3, r4
   16b78:	mov	r1, r5
   16b7c:	mov	r0, r6
   16b80:	bl	10fd8 <__strtoull_internal@plt>
   16b84:	ldr	fp, [r5]
   16b88:	mov	r9, r0
   16b8c:	mov	r8, r1
   16b90:	cmp	fp, r6
   16b94:	beq	16bf4 <ftello64@plt+0x5994>
   16b98:	ldr	r4, [r7]
   16b9c:	cmp	r4, #0
   16ba0:	bne	16be4 <ftello64@plt+0x5984>
   16ba4:	ldr	r3, [sp, #72]	; 0x48
   16ba8:	cmp	r3, #0
   16bac:	beq	16bbc <ftello64@plt+0x595c>
   16bb0:	ldrb	r6, [fp]
   16bb4:	cmp	r6, #0
   16bb8:	bne	16efc <ftello64@plt+0x5c9c>
   16bbc:	str	r9, [sl]
   16bc0:	str	r8, [sl, #4]
   16bc4:	mov	r0, r4
   16bc8:	add	sp, sp, #36	; 0x24
   16bcc:	ldrd	r4, [sp]
   16bd0:	ldrd	r6, [sp, #8]
   16bd4:	ldrd	r8, [sp, #16]
   16bd8:	ldrd	sl, [sp, #24]
   16bdc:	add	sp, sp, #32
   16be0:	pop	{pc}		; (ldr pc, [sp], #4)
   16be4:	cmp	r4, #34	; 0x22
   16be8:	bne	16c0c <ftello64@plt+0x59ac>
   16bec:	mov	r4, #1
   16bf0:	b	16ba4 <ftello64@plt+0x5944>
   16bf4:	ldr	r3, [sp, #72]	; 0x48
   16bf8:	cmp	r3, #0
   16bfc:	beq	16c0c <ftello64@plt+0x59ac>
   16c00:	ldrb	r6, [r6]
   16c04:	cmp	r6, #0
   16c08:	bne	16c14 <ftello64@plt+0x59b4>
   16c0c:	mov	r4, #4
   16c10:	b	16bc4 <ftello64@plt+0x5964>
   16c14:	mov	r1, r6
   16c18:	mov	r0, r3
   16c1c:	bl	11140 <strchr@plt>
   16c20:	cmp	r0, #0
   16c24:	movne	r9, #1
   16c28:	movne	r8, #0
   16c2c:	beq	16c0c <ftello64@plt+0x59ac>
   16c30:	sub	r3, r6, #69	; 0x45
   16c34:	cmp	r3, #47	; 0x2f
   16c38:	ldrls	pc, [pc, r3, lsl #2]
   16c3c:	b	16d44 <ftello64@plt+0x5ae4>
   16c40:	andeq	r6, r1, r0, lsl #26
   16c44:	andeq	r6, r1, r4, asr #26
   16c48:	andeq	r6, r1, r0, lsl #26
   16c4c:	andeq	r6, r1, r4, asr #26
   16c50:	andeq	r6, r1, r4, asr #26
   16c54:	andeq	r6, r1, r4, asr #26
   16c58:	andeq	r6, r1, r0, lsl #26
   16c5c:	andeq	r6, r1, r4, asr #26
   16c60:	andeq	r6, r1, r0, lsl #26
   16c64:	andeq	r6, r1, r4, asr #26
   16c68:	andeq	r6, r1, r4, asr #26
   16c6c:	andeq	r6, r1, r0, lsl #26
   16c70:	andeq	r6, r1, r4, asr #26
   16c74:	andeq	r6, r1, r4, asr #26
   16c78:	andeq	r6, r1, r4, asr #26
   16c7c:	andeq	r6, r1, r0, lsl #26
   16c80:	andeq	r6, r1, r4, asr #26
   16c84:	andeq	r6, r1, r4, asr #26
   16c88:	andeq	r6, r1, r4, asr #26
   16c8c:	andeq	r6, r1, r4, asr #26
   16c90:	andeq	r6, r1, r0, lsl #26
   16c94:	andeq	r6, r1, r0, lsl #26
   16c98:	andeq	r6, r1, r4, asr #26
   16c9c:	andeq	r6, r1, r4, asr #26
   16ca0:	andeq	r6, r1, r4, asr #26
   16ca4:	andeq	r6, r1, r4, asr #26
   16ca8:	andeq	r6, r1, r4, asr #26
   16cac:	andeq	r6, r1, r4, asr #26
   16cb0:	andeq	r6, r1, r4, asr #26
   16cb4:	andeq	r6, r1, r4, asr #26
   16cb8:	andeq	r6, r1, r4, asr #26
   16cbc:	andeq	r6, r1, r4, asr #26
   16cc0:	andeq	r6, r1, r4, asr #26
   16cc4:	andeq	r6, r1, r4, asr #26
   16cc8:	andeq	r6, r1, r0, lsl #26
   16ccc:	andeq	r6, r1, r4, asr #26
   16cd0:	andeq	r6, r1, r4, asr #26
   16cd4:	andeq	r6, r1, r4, asr #26
   16cd8:	andeq	r6, r1, r0, lsl #26
   16cdc:	andeq	r6, r1, r4, asr #26
   16ce0:	andeq	r6, r1, r0, lsl #26
   16ce4:	andeq	r6, r1, r4, asr #26
   16ce8:	andeq	r6, r1, r4, asr #26
   16cec:	andeq	r6, r1, r4, asr #26
   16cf0:	andeq	r6, r1, r4, asr #26
   16cf4:	andeq	r6, r1, r4, asr #26
   16cf8:	andeq	r6, r1, r4, asr #26
   16cfc:	andeq	r6, r1, r0, lsl #26
   16d00:	mov	r1, #48	; 0x30
   16d04:	ldr	r0, [sp, #72]	; 0x48
   16d08:	bl	11140 <strchr@plt>
   16d0c:	cmp	r0, #0
   16d10:	beq	16d44 <ftello64@plt+0x5ae4>
   16d14:	ldrb	r3, [fp, #1]
   16d18:	cmp	r3, #68	; 0x44
   16d1c:	beq	17270 <ftello64@plt+0x6010>
   16d20:	cmp	r3, #105	; 0x69
   16d24:	beq	16f14 <ftello64@plt+0x5cb4>
   16d28:	cmp	r3, #66	; 0x42
   16d2c:	moveq	r3, #2
   16d30:	movne	r3, #1
   16d34:	moveq	r7, #1000	; 0x3e8
   16d38:	movne	r7, #1024	; 0x400
   16d3c:	str	r3, [sp, #4]
   16d40:	b	16d50 <ftello64@plt+0x5af0>
   16d44:	mov	r3, #1
   16d48:	mov	r7, #1024	; 0x400
   16d4c:	str	r3, [sp, #4]
   16d50:	sub	r6, r6, #66	; 0x42
   16d54:	cmp	r6, #53	; 0x35
   16d58:	ldrls	pc, [pc, r6, lsl #2]
   16d5c:	b	16ec0 <ftello64@plt+0x5c60>
   16d60:	andeq	r7, r1, r8, lsl r2
   16d64:	andeq	r6, r1, r0, asr #29
   16d68:	andeq	r6, r1, r0, asr #29
   16d6c:	andeq	r7, r1, r4, lsr #32
   16d70:	andeq	r6, r1, r0, asr #29
   16d74:	andeq	r6, r1, r8, lsr lr
   16d78:	andeq	r6, r1, r0, asr #29
   16d7c:	andeq	r6, r1, r0, asr #29
   16d80:	andeq	r6, r1, r0, asr #29
   16d84:	andeq	r6, r1, r8, asr #29
   16d88:	andeq	r6, r1, r0, asr #29
   16d8c:	andeq	r7, r1, r4, asr #3
   16d90:	andeq	r6, r1, r0, asr #29
   16d94:	andeq	r6, r1, r0, asr #29
   16d98:	andeq	r7, r1, r4, lsl r1
   16d9c:	andeq	r6, r1, r0, asr #29
   16da0:	andeq	r6, r1, r0, asr #29
   16da4:	andeq	r6, r1, r0, asr #29
   16da8:	muleq	r1, ip, r0
   16dac:	andeq	r6, r1, r0, asr #29
   16db0:	andeq	r6, r1, r0, asr #29
   16db4:	andeq	r6, r1, r0, asr #29
   16db8:	andeq	r6, r1, r0, asr #29
   16dbc:	andeq	r6, r1, ip, lsr #31
   16dc0:	andeq	r6, r1, r0, lsr pc
   16dc4:	andeq	r6, r1, r0, asr #29
   16dc8:	andeq	r6, r1, r0, asr #29
   16dcc:	andeq	r6, r1, r0, asr #29
   16dd0:	andeq	r6, r1, r0, asr #29
   16dd4:	andeq	r6, r1, r0, asr #29
   16dd8:	andeq	r6, r1, r0, asr #29
   16ddc:	andeq	r6, r1, r0, asr #29
   16de0:	andeq	r7, r1, r4, lsr #3
   16de4:	andeq	r6, r1, r8, lsr #29
   16de8:	andeq	r6, r1, r0, asr #29
   16dec:	andeq	r6, r1, r0, asr #29
   16df0:	andeq	r6, r1, r0, asr #29
   16df4:	andeq	r6, r1, r8, lsr lr
   16df8:	andeq	r6, r1, r0, asr #29
   16dfc:	andeq	r6, r1, r0, asr #29
   16e00:	andeq	r6, r1, r0, asr #29
   16e04:	andeq	r6, r1, r8, asr #29
   16e08:	andeq	r6, r1, r0, asr #29
   16e0c:	andeq	r7, r1, r4, asr #3
   16e10:	andeq	r6, r1, r0, asr #29
   16e14:	andeq	r6, r1, r0, asr #29
   16e18:	andeq	r6, r1, r0, asr #29
   16e1c:	andeq	r6, r1, r0, asr #29
   16e20:	andeq	r6, r1, r0, asr #29
   16e24:	andeq	r6, r1, r0, asr #29
   16e28:	muleq	r1, ip, r0
   16e2c:	andeq	r6, r1, r0, asr #29
   16e30:	andeq	r6, r1, r0, asr #29
   16e34:	andeq	r7, r1, ip, lsl #3
   16e38:	asr	r3, r7, #31
   16e3c:	mov	r2, r7
   16e40:	cmp	r8, #0
   16e44:	umull	r0, r1, r9, r7
   16e48:	mov	ip, #0
   16e4c:	strd	r2, [sp, #8]
   16e50:	bne	172a4 <ftello64@plt+0x6044>
   16e54:	mov	r2, r0
   16e58:	mov	r3, r1
   16e5c:	cmp	ip, #0
   16e60:	bne	16eec <ftello64@plt+0x5c8c>
   16e64:	cmp	r3, #0
   16e68:	mov	lr, ip
   16e6c:	bne	17308 <ftello64@plt+0x60a8>
   16e70:	umull	r2, r3, r2, r7
   16e74:	mov	ip, r2
   16e78:	mov	r1, r3
   16e7c:	subs	r0, lr, #0
   16e80:	bne	16eec <ftello64@plt+0x5c8c>
   16e84:	cmp	r1, #0
   16e88:	bne	172e8 <ftello64@plt+0x6088>
   16e8c:	umull	r2, r3, ip, r7
   16e90:	mov	r6, r2
   16e94:	mov	r2, r3
   16e98:	cmp	r0, #0
   16e9c:	mov	r9, r6
   16ea0:	mov	r8, r2
   16ea4:	bne	16eec <ftello64@plt+0x5c8c>
   16ea8:	ldr	r2, [sp, #4]
   16eac:	add	r3, fp, r2
   16eb0:	str	r3, [r5]
   16eb4:	ldrb	r3, [fp, r2]
   16eb8:	cmp	r3, #0
   16ebc:	beq	16bbc <ftello64@plt+0x595c>
   16ec0:	orr	r4, r4, #2
   16ec4:	b	16bbc <ftello64@plt+0x595c>
   16ec8:	cmp	r8, #0
   16ecc:	umull	r2, r3, r9, r7
   16ed0:	mov	ip, #0
   16ed4:	asr	r1, r7, #31
   16ed8:	bne	17240 <ftello64@plt+0x5fe0>
   16edc:	mov	r9, r2
   16ee0:	mov	r8, r3
   16ee4:	cmp	ip, #0
   16ee8:	beq	16ea8 <ftello64@plt+0x5c48>
   16eec:	mvn	r9, #0
   16ef0:	mov	r4, #1
   16ef4:	mov	r8, r9
   16ef8:	b	16ea8 <ftello64@plt+0x5c48>
   16efc:	mov	r1, r6
   16f00:	ldr	r0, [sp, #72]	; 0x48
   16f04:	bl	11140 <strchr@plt>
   16f08:	cmp	r0, #0
   16f0c:	bne	16c30 <ftello64@plt+0x59d0>
   16f10:	b	16ec0 <ftello64@plt+0x5c60>
   16f14:	ldrb	r3, [fp, #2]
   16f18:	mov	r7, #1024	; 0x400
   16f1c:	cmp	r3, #66	; 0x42
   16f20:	movne	r3, #1
   16f24:	moveq	r3, #3
   16f28:	str	r3, [sp, #4]
   16f2c:	b	16d50 <ftello64@plt+0x5af0>
   16f30:	asr	r3, r7, #31
   16f34:	mov	r2, r7
   16f38:	mov	ip, #0
   16f3c:	mov	r0, #7
   16f40:	mov	lr, ip
   16f44:	mov	r6, r4
   16f48:	strd	r2, [sp, #8]
   16f4c:	str	r5, [sp, #16]
   16f50:	b	16f7c <ftello64@plt+0x5d1c>
   16f54:	umull	r2, r3, r9, r7
   16f58:	mov	r9, r2
   16f5c:	mov	r8, r3
   16f60:	cmp	r1, #0
   16f64:	beq	16f74 <ftello64@plt+0x5d14>
   16f68:	mvn	r9, #0
   16f6c:	mov	ip, #1
   16f70:	mov	r8, r9
   16f74:	subs	r0, r0, #1
   16f78:	beq	17264 <ftello64@plt+0x6004>
   16f7c:	cmp	r8, #0
   16f80:	mov	r1, #0
   16f84:	beq	16f54 <ftello64@plt+0x5cf4>
   16f88:	umull	r4, r5, r9, r7
   16f8c:	mov	r3, lr
   16f90:	mov	r2, r5
   16f94:	umlal	r2, r3, r8, r7
   16f98:	cmp	r3, #0
   16f9c:	bne	173c4 <ftello64@plt+0x6164>
   16fa0:	mov	r9, r4
   16fa4:	mov	r8, r2
   16fa8:	b	16f60 <ftello64@plt+0x5d00>
   16fac:	asr	r3, r7, #31
   16fb0:	mov	r2, r7
   16fb4:	mov	r6, #0
   16fb8:	mov	lr, #8
   16fbc:	mov	r0, r4
   16fc0:	mov	ip, r5
   16fc4:	strd	r2, [sp, #8]
   16fc8:	b	16ff4 <ftello64@plt+0x5d94>
   16fcc:	umull	r2, r3, r9, r7
   16fd0:	mov	r9, r2
   16fd4:	mov	r8, r3
   16fd8:	cmp	r1, #0
   16fdc:	beq	16fec <ftello64@plt+0x5d8c>
   16fe0:	mvn	r9, #0
   16fe4:	mov	r6, #1
   16fe8:	mov	r8, r9
   16fec:	subs	lr, lr, #1
   16ff0:	beq	17234 <ftello64@plt+0x5fd4>
   16ff4:	cmp	r8, #0
   16ff8:	mov	r1, #0
   16ffc:	beq	16fcc <ftello64@plt+0x5d6c>
   17000:	umull	r4, r5, r9, r7
   17004:	mov	r3, #0
   17008:	mov	r2, r5
   1700c:	umlal	r2, r3, r8, r7
   17010:	cmp	r3, #0
   17014:	bne	1741c <ftello64@plt+0x61bc>
   17018:	mov	r9, r4
   1701c:	mov	r8, r2
   17020:	b	16fd8 <ftello64@plt+0x5d78>
   17024:	asr	r3, r7, #31
   17028:	mov	r2, r7
   1702c:	mov	r6, #0
   17030:	mov	lr, #6
   17034:	mov	r0, r4
   17038:	mov	ip, r5
   1703c:	strd	r2, [sp, #8]
   17040:	b	1706c <ftello64@plt+0x5e0c>
   17044:	umull	r2, r3, r9, r7
   17048:	mov	r9, r2
   1704c:	mov	r8, r3
   17050:	cmp	r1, #0
   17054:	beq	17064 <ftello64@plt+0x5e04>
   17058:	mvn	r9, #0
   1705c:	mov	r6, #1
   17060:	mov	r8, r9
   17064:	subs	lr, lr, #1
   17068:	beq	17234 <ftello64@plt+0x5fd4>
   1706c:	cmp	r8, #0
   17070:	mov	r1, #0
   17074:	beq	17044 <ftello64@plt+0x5de4>
   17078:	umull	r4, r5, r9, r7
   1707c:	mov	r3, #0
   17080:	mov	r2, r5
   17084:	umlal	r2, r3, r8, r7
   17088:	cmp	r3, #0
   1708c:	bne	173e4 <ftello64@plt+0x6184>
   17090:	mov	r9, r4
   17094:	mov	r8, r2
   17098:	b	17050 <ftello64@plt+0x5df0>
   1709c:	asr	r3, r7, #31
   170a0:	mov	r2, r7
   170a4:	mov	r6, #0
   170a8:	mov	lr, #4
   170ac:	mov	r0, r4
   170b0:	mov	ip, r5
   170b4:	strd	r2, [sp, #8]
   170b8:	b	170e4 <ftello64@plt+0x5e84>
   170bc:	umull	r2, r3, r9, r7
   170c0:	mov	r9, r2
   170c4:	mov	r8, r3
   170c8:	cmp	r1, #0
   170cc:	beq	170dc <ftello64@plt+0x5e7c>
   170d0:	mvn	r9, #0
   170d4:	mov	r6, #1
   170d8:	mov	r8, r9
   170dc:	subs	lr, lr, #1
   170e0:	beq	17234 <ftello64@plt+0x5fd4>
   170e4:	cmp	r8, #0
   170e8:	mov	r1, #0
   170ec:	beq	170bc <ftello64@plt+0x5e5c>
   170f0:	umull	r4, r5, r9, r7
   170f4:	mov	r3, #0
   170f8:	mov	r2, r5
   170fc:	umlal	r2, r3, r8, r7
   17100:	cmp	r3, #0
   17104:	bne	17400 <ftello64@plt+0x61a0>
   17108:	mov	r9, r4
   1710c:	mov	r8, r2
   17110:	b	170c8 <ftello64@plt+0x5e68>
   17114:	asr	r3, r7, #31
   17118:	mov	r2, r7
   1711c:	mov	r6, #0
   17120:	mov	lr, #5
   17124:	mov	r0, r4
   17128:	mov	ip, r5
   1712c:	strd	r2, [sp, #8]
   17130:	b	1715c <ftello64@plt+0x5efc>
   17134:	umull	r2, r3, r9, r7
   17138:	mov	r9, r2
   1713c:	mov	r8, r3
   17140:	cmp	r1, #0
   17144:	beq	17154 <ftello64@plt+0x5ef4>
   17148:	mvn	r9, #0
   1714c:	mov	r6, #1
   17150:	mov	r8, r9
   17154:	subs	lr, lr, #1
   17158:	beq	17234 <ftello64@plt+0x5fd4>
   1715c:	cmp	r8, #0
   17160:	mov	r1, #0
   17164:	beq	17134 <ftello64@plt+0x5ed4>
   17168:	umull	r4, r5, r9, r7
   1716c:	mov	r3, #0
   17170:	mov	r2, r5
   17174:	umlal	r2, r3, r8, r7
   17178:	cmp	r3, #0
   1717c:	bne	1736c <ftello64@plt+0x610c>
   17180:	mov	r9, r4
   17184:	mov	r8, r2
   17188:	b	17140 <ftello64@plt+0x5ee0>
   1718c:	lsr	r3, r8, #31
   17190:	adds	r9, r9, r9
   17194:	adc	r8, r8, r8
   17198:	cmp	r3, #0
   1719c:	beq	16ea8 <ftello64@plt+0x5c48>
   171a0:	b	16eec <ftello64@plt+0x5c8c>
   171a4:	lsr	r3, r8, #23
   171a8:	lsl	r8, r8, #9
   171ac:	cmp	r3, #0
   171b0:	lsl	r3, r9, #9
   171b4:	orr	r8, r8, r9, lsr #23
   171b8:	bne	16eec <ftello64@plt+0x5c8c>
   171bc:	mov	r9, r3
   171c0:	b	16ea8 <ftello64@plt+0x5c48>
   171c4:	asr	r3, r7, #31
   171c8:	mov	r2, r7
   171cc:	cmp	r8, #0
   171d0:	mov	r1, #0
   171d4:	strd	r2, [sp, #8]
   171d8:	umull	r2, r3, r9, r7
   171dc:	bne	17280 <ftello64@plt+0x6020>
   171e0:	mov	r0, r2
   171e4:	mov	ip, r3
   171e8:	cmp	r1, #0
   171ec:	bne	16eec <ftello64@plt+0x5c8c>
   171f0:	cmp	ip, #0
   171f4:	bne	172c8 <ftello64@plt+0x6068>
   171f8:	umull	r2, r3, r0, r7
   171fc:	mov	r6, r2
   17200:	mov	r2, r3
   17204:	cmp	r1, #0
   17208:	mov	r9, r6
   1720c:	mov	r8, r2
   17210:	beq	16ea8 <ftello64@plt+0x5c48>
   17214:	b	16eec <ftello64@plt+0x5c8c>
   17218:	lsr	r3, r8, #22
   1721c:	lsl	r8, r8, #10
   17220:	cmp	r3, #0
   17224:	lsl	r3, r9, #10
   17228:	orr	r8, r8, r9, lsr #22
   1722c:	beq	171bc <ftello64@plt+0x5f5c>
   17230:	b	16eec <ftello64@plt+0x5c8c>
   17234:	mov	r5, ip
   17238:	orr	r4, r0, r6
   1723c:	b	16ea8 <ftello64@plt+0x5c48>
   17240:	strd	r2, [sp, #8]
   17244:	mov	r3, ip
   17248:	ldr	r2, [sp, #12]
   1724c:	umlal	r2, r3, r8, r7
   17250:	cmp	r3, #0
   17254:	bne	17388 <ftello64@plt+0x6128>
   17258:	mov	r8, r2
   1725c:	ldr	r9, [sp, #8]
   17260:	b	16ee4 <ftello64@plt+0x5c84>
   17264:	orr	r4, r6, ip
   17268:	ldr	r5, [sp, #16]
   1726c:	b	16ea8 <ftello64@plt+0x5c48>
   17270:	mov	r3, #2
   17274:	mov	r7, #1000	; 0x3e8
   17278:	str	r3, [sp, #4]
   1727c:	b	16d50 <ftello64@plt+0x5af0>
   17280:	strd	r2, [sp, #16]
   17284:	mov	r3, r1
   17288:	ldr	r2, [sp, #20]
   1728c:	umlal	r2, r3, r8, r7
   17290:	cmp	r3, #0
   17294:	bne	17458 <ftello64@plt+0x61f8>
   17298:	mov	ip, r2
   1729c:	ldr	r0, [sp, #16]
   172a0:	b	171e8 <ftello64@plt+0x5f88>
   172a4:	mov	r2, r1
   172a8:	mov	r3, ip
   172ac:	umlal	r2, r3, r8, r7
   172b0:	cmp	r3, #0
   172b4:	strd	r2, [sp, #16]
   172b8:	bne	1732c <ftello64@plt+0x60cc>
   172bc:	mov	r2, r0
   172c0:	ldr	r3, [sp, #16]
   172c4:	b	16e5c <ftello64@plt+0x5bfc>
   172c8:	umull	r8, r9, r0, r7
   172cc:	mov	r3, r1
   172d0:	mov	r2, r9
   172d4:	umlal	r2, r3, ip, r7
   172d8:	cmp	r3, #0
   172dc:	bne	17438 <ftello64@plt+0x61d8>
   172e0:	mov	r6, r8
   172e4:	b	17204 <ftello64@plt+0x5fa4>
   172e8:	umull	r8, r9, ip, r7
   172ec:	mov	r3, r0
   172f0:	mov	r2, r9
   172f4:	umlal	r2, r3, r1, r7
   172f8:	cmp	r3, #0
   172fc:	bne	17480 <ftello64@plt+0x6220>
   17300:	mov	r6, r8
   17304:	b	16e98 <ftello64@plt+0x5c38>
   17308:	umull	r8, r9, r2, r7
   1730c:	mov	r1, ip
   17310:	mov	r0, r9
   17314:	umlal	r0, r1, r3, r7
   17318:	cmp	r1, #0
   1731c:	bne	1734c <ftello64@plt+0x60ec>
   17320:	mov	ip, r8
   17324:	mov	r1, r0
   17328:	b	16e7c <ftello64@plt+0x5c1c>
   1732c:	ldr	lr, [sp, #8]
   17330:	mov	r2, r0
   17334:	mov	ip, #1
   17338:	ldr	r3, [sp, #12]
   1733c:	mul	r3, r9, r3
   17340:	mla	r3, lr, r8, r3
   17344:	add	r3, r3, r1
   17348:	b	16e5c <ftello64@plt+0x5bfc>
   1734c:	ldr	r1, [sp, #12]
   17350:	mov	lr, #1
   17354:	mov	ip, r8
   17358:	mul	r1, r2, r1
   1735c:	ldr	r2, [sp, #8]
   17360:	mla	r1, r3, r2, r1
   17364:	add	r1, r1, r9
   17368:	b	16e7c <ftello64@plt+0x5c1c>
   1736c:	ldrd	r2, [sp, #8]
   17370:	mov	r1, #1
   17374:	mul	r3, r9, r3
   17378:	mov	r9, r4
   1737c:	mla	r8, r2, r8, r3
   17380:	add	r8, r8, r5
   17384:	b	17140 <ftello64@plt+0x5ee0>
   17388:	mul	r3, r9, r1
   1738c:	mov	ip, #1
   17390:	mla	r8, r7, r8, r3
   17394:	ldrd	r6, [sp, #8]
   17398:	mov	r9, r6
   1739c:	add	r8, r8, r7
   173a0:	b	16ee4 <ftello64@plt+0x5c84>
   173a4:	movw	r3, #39636	; 0x9ad4
   173a8:	movt	r3, #1
   173ac:	movw	r1, #39648	; 0x9ae0
   173b0:	movt	r1, #1
   173b4:	movw	r0, #39664	; 0x9af0
   173b8:	movt	r0, #1
   173bc:	mov	r2, #85	; 0x55
   173c0:	bl	11254 <__assert_fail@plt>
   173c4:	ldr	r3, [sp, #12]
   173c8:	mov	r1, #1
   173cc:	mul	r2, r9, r3
   173d0:	ldr	r3, [sp, #8]
   173d4:	mov	r9, r4
   173d8:	mla	r8, r3, r8, r2
   173dc:	add	r8, r8, r5
   173e0:	b	16f60 <ftello64@plt+0x5d00>
   173e4:	ldrd	r2, [sp, #8]
   173e8:	mov	r1, #1
   173ec:	mul	r3, r9, r3
   173f0:	mov	r9, r4
   173f4:	mla	r8, r2, r8, r3
   173f8:	add	r8, r8, r5
   173fc:	b	17050 <ftello64@plt+0x5df0>
   17400:	ldrd	r2, [sp, #8]
   17404:	mov	r1, #1
   17408:	mul	r3, r9, r3
   1740c:	mov	r9, r4
   17410:	mla	r8, r2, r8, r3
   17414:	add	r8, r8, r5
   17418:	b	170c8 <ftello64@plt+0x5e68>
   1741c:	ldrd	r2, [sp, #8]
   17420:	mov	r1, #1
   17424:	mul	r3, r9, r3
   17428:	mov	r9, r4
   1742c:	mla	r8, r2, r8, r3
   17430:	add	r8, r8, r5
   17434:	b	16fd8 <ftello64@plt+0x5d78>
   17438:	ldr	r3, [sp, #12]
   1743c:	mov	r6, r8
   17440:	mov	r1, #1
   17444:	mul	r2, r0, r3
   17448:	ldr	r3, [sp, #8]
   1744c:	mla	r2, ip, r3, r2
   17450:	add	r2, r2, r9
   17454:	b	17204 <ftello64@plt+0x5fa4>
   17458:	ldr	r3, [sp, #12]
   1745c:	mov	r1, #1
   17460:	ldr	r2, [sp, #16]
   17464:	mul	ip, r9, r3
   17468:	ldr	r3, [sp, #8]
   1746c:	mov	r0, r2
   17470:	mla	ip, r3, r8, ip
   17474:	ldr	r3, [sp, #20]
   17478:	add	ip, ip, r3
   1747c:	b	171e8 <ftello64@plt+0x5f88>
   17480:	ldr	r3, [sp, #12]
   17484:	mov	r6, r8
   17488:	mov	r0, #1
   1748c:	mul	r2, ip, r3
   17490:	ldr	r3, [sp, #8]
   17494:	mla	r2, r1, r3, r2
   17498:	add	r2, r2, r9
   1749c:	b	16e98 <ftello64@plt+0x5c38>
   174a0:	cmp	r1, #0
   174a4:	cmpne	r0, #0
   174a8:	beq	174f4 <ftello64@plt+0x6294>
   174ac:	strd	r4, [sp, #-16]!
   174b0:	umull	r4, r5, r0, r1
   174b4:	str	r6, [sp, #8]
   174b8:	str	lr, [sp, #12]
   174bc:	adds	r3, r5, #0
   174c0:	movne	r3, #1
   174c4:	cmp	r4, #0
   174c8:	blt	174d4 <ftello64@plt+0x6274>
   174cc:	cmp	r3, #0
   174d0:	beq	17500 <ftello64@plt+0x62a0>
   174d4:	bl	1114c <__errno_location@plt>
   174d8:	mov	r3, #12
   174dc:	ldrd	r4, [sp]
   174e0:	ldr	r6, [sp, #8]
   174e4:	add	sp, sp, #12
   174e8:	str	r3, [r0]
   174ec:	mov	r0, #0
   174f0:	pop	{pc}		; (ldr pc, [sp], #4)
   174f4:	mov	r1, #1
   174f8:	mov	r0, r1
   174fc:	b	10f60 <calloc@plt>
   17500:	ldrd	r4, [sp]
   17504:	ldr	r6, [sp, #8]
   17508:	ldr	lr, [sp, #12]
   1750c:	add	sp, sp, #16
   17510:	b	10f60 <calloc@plt>
   17514:	cmp	r0, #0
   17518:	beq	17524 <ftello64@plt+0x62c4>
   1751c:	blt	1752c <ftello64@plt+0x62cc>
   17520:	b	110d4 <malloc@plt>
   17524:	mov	r0, #1
   17528:	b	110d4 <malloc@plt>
   1752c:	str	r4, [sp, #-8]!
   17530:	str	lr, [sp, #4]
   17534:	bl	1114c <__errno_location@plt>
   17538:	mov	r3, #12
   1753c:	ldr	r4, [sp]
   17540:	add	sp, sp, #4
   17544:	str	r3, [r0]
   17548:	mov	r0, #0
   1754c:	pop	{pc}		; (ldr pc, [sp], #4)
   17550:	cmp	r0, #0
   17554:	beq	1757c <ftello64@plt+0x631c>
   17558:	cmp	r1, #0
   1755c:	str	r4, [sp, #-8]!
   17560:	str	lr, [sp, #4]
   17564:	beq	17584 <ftello64@plt+0x6324>
   17568:	blt	17598 <ftello64@plt+0x6338>
   1756c:	ldr	r4, [sp]
   17570:	ldr	lr, [sp, #4]
   17574:	add	sp, sp, #8
   17578:	b	11038 <realloc@plt>
   1757c:	mov	r0, r1
   17580:	b	17514 <ftello64@plt+0x62b4>
   17584:	bl	176dc <ftello64@plt+0x647c>
   17588:	ldr	r4, [sp]
   1758c:	add	sp, sp, #4
   17590:	mov	r0, #0
   17594:	pop	{pc}		; (ldr pc, [sp], #4)
   17598:	bl	1114c <__errno_location@plt>
   1759c:	mov	r3, #12
   175a0:	str	r3, [r0]
   175a4:	b	17588 <ftello64@plt+0x6328>
   175a8:	strd	r4, [sp, #-16]!
   175ac:	mov	r4, r0
   175b0:	str	r6, [sp, #8]
   175b4:	str	lr, [sp, #12]
   175b8:	bl	110a4 <__fpending@plt>
   175bc:	ldr	r5, [r4]
   175c0:	mov	r6, r0
   175c4:	mov	r0, r4
   175c8:	bl	125f4 <ftello64@plt+0x1394>
   175cc:	mov	r4, r0
   175d0:	and	r5, r5, #32
   175d4:	cmp	r5, #0
   175d8:	bne	17610 <ftello64@plt+0x63b0>
   175dc:	cmp	r0, #0
   175e0:	beq	175fc <ftello64@plt+0x639c>
   175e4:	cmp	r6, #0
   175e8:	bne	17628 <ftello64@plt+0x63c8>
   175ec:	bl	1114c <__errno_location@plt>
   175f0:	ldr	r4, [r0]
   175f4:	subs	r4, r4, #9
   175f8:	mvnne	r4, #0
   175fc:	mov	r0, r4
   17600:	ldrd	r4, [sp]
   17604:	ldr	r6, [sp, #8]
   17608:	add	sp, sp, #12
   1760c:	pop	{pc}		; (ldr pc, [sp], #4)
   17610:	cmp	r0, #0
   17614:	bne	17628 <ftello64@plt+0x63c8>
   17618:	bl	1114c <__errno_location@plt>
   1761c:	str	r4, [r0]
   17620:	mvn	r4, #0
   17624:	b	175fc <ftello64@plt+0x639c>
   17628:	mvn	r4, #0
   1762c:	b	175fc <ftello64@plt+0x639c>
   17630:	strd	r4, [sp, #-16]!
   17634:	mov	r5, r1
   17638:	str	r6, [sp, #8]
   1763c:	str	lr, [sp, #12]
   17640:	bl	11200 <fopen64@plt>
   17644:	subs	r4, r0, #0
   17648:	beq	17658 <ftello64@plt+0x63f8>
   1764c:	bl	11188 <fileno@plt>
   17650:	cmp	r0, #2
   17654:	bls	1766c <ftello64@plt+0x640c>
   17658:	mov	r0, r4
   1765c:	ldrd	r4, [sp]
   17660:	ldr	r6, [sp, #8]
   17664:	add	sp, sp, #12
   17668:	pop	{pc}		; (ldr pc, [sp], #4)
   1766c:	bl	189d8 <ftello64@plt+0x7778>
   17670:	subs	r6, r0, #0
   17674:	blt	176bc <ftello64@plt+0x645c>
   17678:	mov	r0, r4
   1767c:	bl	125f4 <ftello64@plt+0x1394>
   17680:	cmp	r0, #0
   17684:	bne	1769c <ftello64@plt+0x643c>
   17688:	mov	r1, r5
   1768c:	mov	r0, r6
   17690:	bl	10f54 <fdopen@plt>
   17694:	subs	r4, r0, #0
   17698:	bne	17658 <ftello64@plt+0x63f8>
   1769c:	bl	1114c <__errno_location@plt>
   176a0:	mov	r5, r0
   176a4:	mov	r0, r6
   176a8:	ldr	r6, [r5]
   176ac:	mov	r4, #0
   176b0:	bl	11248 <close@plt>
   176b4:	str	r6, [r5]
   176b8:	b	17658 <ftello64@plt+0x63f8>
   176bc:	bl	1114c <__errno_location@plt>
   176c0:	mov	r5, r0
   176c4:	mov	r0, r4
   176c8:	ldr	r6, [r5]
   176cc:	mov	r4, #0
   176d0:	bl	125f4 <ftello64@plt+0x1394>
   176d4:	str	r6, [r5]
   176d8:	b	17658 <ftello64@plt+0x63f8>
   176dc:	strd	r4, [sp, #-12]!
   176e0:	mov	r5, r0
   176e4:	str	lr, [sp, #8]
   176e8:	sub	sp, sp, #12
   176ec:	bl	1114c <__errno_location@plt>
   176f0:	mov	r4, r0
   176f4:	mov	r2, #0
   176f8:	ldr	r3, [r4]
   176fc:	mov	r0, r5
   17700:	str	r2, [r4]
   17704:	str	r3, [sp]
   17708:	str	r3, [sp, #4]
   1770c:	bl	10fa8 <free@plt>
   17710:	ldr	r3, [r4]
   17714:	add	r2, sp, #8
   17718:	clz	r3, r3
   1771c:	lsr	r3, r3, #5
   17720:	add	r3, r2, r3, lsl #2
   17724:	ldr	r3, [r3, #-8]
   17728:	str	r3, [r4]
   1772c:	add	sp, sp, #12
   17730:	ldrd	r4, [sp]
   17734:	add	sp, sp, #8
   17738:	pop	{pc}		; (ldr pc, [sp], #4)
   1773c:	andeq	r0, r0, r0
   17740:	cmp	r0, #10
   17744:	movcc	r0, #10
   17748:	orr	r0, r0, #1
   1774c:	cmn	r0, #1
   17750:	bxeq	lr
   17754:	push	{lr}		; (str lr, [sp, #-4]!)
   17758:	movw	lr, #43691	; 0xaaab
   1775c:	movt	lr, #43690	; 0xaaaa
   17760:	umull	r2, r3, lr, r0
   17764:	cmp	r0, #9
   17768:	lsr	r3, r3, #1
   1776c:	add	r3, r3, r3, lsl #1
   17770:	sub	r3, r0, r3
   17774:	bls	177b4 <ftello64@plt+0x6554>
   17778:	cmp	r3, #0
   1777c:	beq	177bc <ftello64@plt+0x655c>
   17780:	mov	ip, #16
   17784:	mov	r1, #9
   17788:	mov	r2, #3
   1778c:	b	17798 <ftello64@plt+0x6538>
   17790:	cmp	r3, #0
   17794:	beq	177bc <ftello64@plt+0x655c>
   17798:	add	r2, r2, #2
   1779c:	add	r1, r1, ip
   177a0:	cmp	r1, r0
   177a4:	add	ip, ip, #8
   177a8:	udiv	r3, r0, r2
   177ac:	mls	r3, r2, r3, r0
   177b0:	bcc	17790 <ftello64@plt+0x6530>
   177b4:	cmp	r3, #0
   177b8:	bne	177c8 <ftello64@plt+0x6568>
   177bc:	add	r0, r0, #2
   177c0:	cmn	r0, #1
   177c4:	bne	17760 <ftello64@plt+0x6500>
   177c8:	pop	{pc}		; (ldr pc, [sp], #4)
   177cc:	ror	r0, r0, #3
   177d0:	udiv	r3, r0, r1
   177d4:	mls	r0, r3, r1, r0
   177d8:	bx	lr
   177dc:	sub	r0, r1, r0
   177e0:	clz	r0, r0
   177e4:	lsr	r0, r0, #5
   177e8:	bx	lr
   177ec:	str	r4, [sp, #-8]!
   177f0:	mov	r4, r0
   177f4:	mov	r0, r1
   177f8:	ldr	r1, [r4, #8]
   177fc:	ldr	r3, [r4, #24]
   17800:	str	lr, [sp, #4]
   17804:	blx	r3
   17808:	ldr	r3, [r4, #8]
   1780c:	cmp	r3, r0
   17810:	bls	17828 <ftello64@plt+0x65c8>
   17814:	ldr	r3, [r4]
   17818:	ldr	r4, [sp]
   1781c:	add	sp, sp, #4
   17820:	add	r0, r3, r0, lsl #3
   17824:	pop	{pc}		; (ldr pc, [sp], #4)
   17828:	bl	1123c <abort@plt>
   1782c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17830:	mov	r5, r1
   17834:	strd	r6, [sp, #8]
   17838:	mov	r7, r3
   1783c:	mov	r6, r0
   17840:	str	r8, [sp, #16]
   17844:	mov	r8, r2
   17848:	str	lr, [sp, #20]
   1784c:	bl	177ec <ftello64@plt+0x658c>
   17850:	str	r0, [r8]
   17854:	ldr	r1, [r0]
   17858:	cmp	r1, #0
   1785c:	beq	1794c <ftello64@plt+0x66ec>
   17860:	cmp	r1, r5
   17864:	mov	r4, r0
   17868:	beq	17914 <ftello64@plt+0x66b4>
   1786c:	mov	r0, r5
   17870:	ldr	r3, [r6, #28]
   17874:	blx	r3
   17878:	cmp	r0, #0
   1787c:	bne	17910 <ftello64@plt+0x66b0>
   17880:	ldr	r3, [r4, #4]
   17884:	cmp	r3, #0
   17888:	beq	1794c <ftello64@plt+0x66ec>
   1788c:	ldr	r1, [r3]
   17890:	cmp	r5, r1
   17894:	bne	178b8 <ftello64@plt+0x6658>
   17898:	b	178d4 <ftello64@plt+0x6674>
   1789c:	ldr	r4, [r4, #4]
   178a0:	ldr	r3, [r4, #4]
   178a4:	cmp	r3, #0
   178a8:	beq	1794c <ftello64@plt+0x66ec>
   178ac:	ldr	r1, [r3]
   178b0:	cmp	r1, r5
   178b4:	beq	178d4 <ftello64@plt+0x6674>
   178b8:	mov	r0, r5
   178bc:	ldr	r3, [r6, #28]
   178c0:	blx	r3
   178c4:	cmp	r0, #0
   178c8:	beq	1789c <ftello64@plt+0x663c>
   178cc:	ldr	r3, [r4, #4]
   178d0:	ldr	r1, [r3]
   178d4:	cmp	r7, #0
   178d8:	beq	178f8 <ftello64@plt+0x6698>
   178dc:	ldr	r0, [r3, #4]
   178e0:	mov	r2, #0
   178e4:	str	r0, [r4, #4]
   178e8:	str	r2, [r3]
   178ec:	ldr	r2, [r6, #36]	; 0x24
   178f0:	str	r2, [r3, #4]
   178f4:	str	r3, [r6, #36]	; 0x24
   178f8:	ldrd	r4, [sp]
   178fc:	mov	r0, r1
   17900:	ldrd	r6, [sp, #8]
   17904:	ldr	r8, [sp, #16]
   17908:	add	sp, sp, #20
   1790c:	pop	{pc}		; (ldr pc, [sp], #4)
   17910:	ldr	r1, [r4]
   17914:	cmp	r7, #0
   17918:	beq	178f8 <ftello64@plt+0x6698>
   1791c:	ldr	r0, [r4, #4]
   17920:	cmp	r0, #0
   17924:	streq	r0, [r4]
   17928:	beq	178f8 <ftello64@plt+0x6698>
   1792c:	ldrd	r2, [r0]
   17930:	mov	ip, #0
   17934:	strd	r2, [r4]
   17938:	str	ip, [r0]
   1793c:	ldr	r3, [r6, #36]	; 0x24
   17940:	str	r3, [r0, #4]
   17944:	str	r0, [r6, #36]	; 0x24
   17948:	b	178f8 <ftello64@plt+0x6698>
   1794c:	mov	r1, #0
   17950:	b	178f8 <ftello64@plt+0x6698>
   17954:	ldr	r2, [r0]
   17958:	movw	r3, #39704	; 0x9b18
   1795c:	movt	r3, #1
   17960:	mov	r1, r0
   17964:	cmp	r2, r3
   17968:	beq	179f0 <ftello64@plt+0x6790>
   1796c:	vldr	s14, [pc, #132]	; 179f8 <ftello64@plt+0x6798>
   17970:	vldr	s15, [r2, #8]
   17974:	vcmpe.f32	s15, s14
   17978:	vmrs	APSR_nzcv, fpscr
   1797c:	ble	179e4 <ftello64@plt+0x6784>
   17980:	vldr	s13, [pc, #116]	; 179fc <ftello64@plt+0x679c>
   17984:	vcmpe.f32	s15, s13
   17988:	vmrs	APSR_nzcv, fpscr
   1798c:	bpl	179e4 <ftello64@plt+0x6784>
   17990:	vldr	s13, [pc, #104]	; 17a00 <ftello64@plt+0x67a0>
   17994:	vldr	s12, [r2, #12]
   17998:	vcmpe.f32	s12, s13
   1799c:	vmrs	APSR_nzcv, fpscr
   179a0:	ble	179e4 <ftello64@plt+0x6784>
   179a4:	vldr	s13, [r2]
   179a8:	vcmpe.f32	s13, #0.0
   179ac:	vmrs	APSR_nzcv, fpscr
   179b0:	blt	179e4 <ftello64@plt+0x6784>
   179b4:	vadd.f32	s14, s13, s14
   179b8:	vldr	s13, [r2, #4]
   179bc:	vcmpe.f32	s14, s13
   179c0:	vmrs	APSR_nzcv, fpscr
   179c4:	bpl	179e4 <ftello64@plt+0x6784>
   179c8:	vldr	s12, [pc, #52]	; 17a04 <ftello64@plt+0x67a4>
   179cc:	vcmpe.f32	s13, s12
   179d0:	vmrs	APSR_nzcv, fpscr
   179d4:	bhi	179e4 <ftello64@plt+0x6784>
   179d8:	vcmpe.f32	s15, s14
   179dc:	vmrs	APSR_nzcv, fpscr
   179e0:	bgt	179f0 <ftello64@plt+0x6790>
   179e4:	mov	r0, #0
   179e8:	str	r3, [r1]
   179ec:	bx	lr
   179f0:	mov	r0, #1
   179f4:	bx	lr
   179f8:	stclcc	12, cr12, [ip, #820]	; 0x334
   179fc:	svccc	0x00666666
   17a00:	svccc	0x008ccccd
   17a04:	svccc	0x00800000
   17a08:	strd	r4, [sp, #-32]!	; 0xffffffe0
   17a0c:	ldr	r3, [r1, #4]
   17a10:	strd	r6, [sp, #8]
   17a14:	ldr	r6, [r1]
   17a18:	strd	r8, [sp, #16]
   17a1c:	str	sl, [sp, #24]
   17a20:	str	lr, [sp, #28]
   17a24:	cmp	r6, r3
   17a28:	bcs	17af0 <ftello64@plt+0x6890>
   17a2c:	mov	r8, r2
   17a30:	mov	r5, r0
   17a34:	mov	r7, r1
   17a38:	add	r6, r6, #8
   17a3c:	mov	r9, #0
   17a40:	b	17a50 <ftello64@plt+0x67f0>
   17a44:	cmp	r3, r6
   17a48:	add	r6, r6, #8
   17a4c:	bls	17af0 <ftello64@plt+0x6890>
   17a50:	ldr	sl, [r6, #-8]
   17a54:	cmp	sl, #0
   17a58:	beq	17a44 <ftello64@plt+0x67e4>
   17a5c:	ldr	r4, [r6, #-4]
   17a60:	cmp	r4, #0
   17a64:	bne	17a84 <ftello64@plt+0x6824>
   17a68:	b	17ad4 <ftello64@plt+0x6874>
   17a6c:	ldr	r2, [r0, #4]
   17a70:	cmp	r3, #0
   17a74:	str	r2, [r4, #4]
   17a78:	str	r4, [r0, #4]
   17a7c:	mov	r4, r3
   17a80:	beq	17ad0 <ftello64@plt+0x6870>
   17a84:	ldr	sl, [r4]
   17a88:	mov	r0, r5
   17a8c:	mov	r1, sl
   17a90:	bl	177ec <ftello64@plt+0x658c>
   17a94:	ldr	r2, [r0]
   17a98:	ldr	r3, [r4, #4]
   17a9c:	cmp	r2, #0
   17aa0:	bne	17a6c <ftello64@plt+0x680c>
   17aa4:	ldr	r1, [r5, #12]
   17aa8:	cmp	r3, #0
   17aac:	str	sl, [r0]
   17ab0:	add	r1, r1, #1
   17ab4:	str	r1, [r5, #12]
   17ab8:	str	r2, [r4]
   17abc:	ldr	r2, [r5, #36]	; 0x24
   17ac0:	str	r2, [r4, #4]
   17ac4:	str	r4, [r5, #36]	; 0x24
   17ac8:	mov	r4, r3
   17acc:	bne	17a84 <ftello64@plt+0x6824>
   17ad0:	ldr	sl, [r6, #-8]
   17ad4:	cmp	r8, #0
   17ad8:	str	r9, [r6, #-4]
   17adc:	beq	17b0c <ftello64@plt+0x68ac>
   17ae0:	ldr	r3, [r7, #4]
   17ae4:	cmp	r3, r6
   17ae8:	add	r6, r6, #8
   17aec:	bhi	17a50 <ftello64@plt+0x67f0>
   17af0:	mov	r0, #1
   17af4:	ldrd	r4, [sp]
   17af8:	ldrd	r6, [sp, #8]
   17afc:	ldrd	r8, [sp, #16]
   17b00:	ldr	sl, [sp, #24]
   17b04:	add	sp, sp, #28
   17b08:	pop	{pc}		; (ldr pc, [sp], #4)
   17b0c:	mov	r1, sl
   17b10:	mov	r0, r5
   17b14:	bl	177ec <ftello64@plt+0x658c>
   17b18:	ldr	r3, [r0]
   17b1c:	mov	r4, r0
   17b20:	cmp	r3, #0
   17b24:	beq	17b64 <ftello64@plt+0x6904>
   17b28:	ldr	r0, [r5, #36]	; 0x24
   17b2c:	cmp	r0, #0
   17b30:	beq	17b78 <ftello64@plt+0x6918>
   17b34:	ldr	r3, [r0, #4]
   17b38:	str	r3, [r5, #36]	; 0x24
   17b3c:	ldr	r3, [r4, #4]
   17b40:	str	sl, [r0]
   17b44:	str	r3, [r0, #4]
   17b48:	str	r0, [r4, #4]
   17b4c:	ldr	r2, [r7, #12]
   17b50:	str	r9, [r6, #-8]
   17b54:	ldr	r3, [r7, #4]
   17b58:	sub	r2, r2, #1
   17b5c:	str	r2, [r7, #12]
   17b60:	b	17a44 <ftello64@plt+0x67e4>
   17b64:	ldr	r3, [r5, #12]
   17b68:	str	sl, [r0]
   17b6c:	add	r3, r3, #1
   17b70:	str	r3, [r5, #12]
   17b74:	b	17b4c <ftello64@plt+0x68ec>
   17b78:	mov	r0, #8
   17b7c:	bl	17514 <ftello64@plt+0x62b4>
   17b80:	cmp	r0, #0
   17b84:	bne	17b3c <ftello64@plt+0x68dc>
   17b88:	mov	r0, r8
   17b8c:	b	17af4 <ftello64@plt+0x6894>
   17b90:	ldr	r0, [r0, #8]
   17b94:	bx	lr
   17b98:	ldr	r0, [r0, #12]
   17b9c:	bx	lr
   17ba0:	ldr	r0, [r0, #16]
   17ba4:	bx	lr
   17ba8:	ldm	r0, {r1, r3}
   17bac:	cmp	r1, r3
   17bb0:	bcs	17c24 <ftello64@plt+0x69c4>
   17bb4:	sub	ip, r3, #1
   17bb8:	add	r3, r1, #16
   17bbc:	sub	ip, ip, r1
   17bc0:	mov	r0, #0
   17bc4:	bic	ip, ip, #7
   17bc8:	add	r1, r1, #8
   17bcc:	add	ip, ip, r3
   17bd0:	b	17be0 <ftello64@plt+0x6980>
   17bd4:	add	r1, r1, #8
   17bd8:	cmp	r1, ip
   17bdc:	beq	17c20 <ftello64@plt+0x69c0>
   17be0:	ldr	r3, [r1, #-8]
   17be4:	cmp	r3, #0
   17be8:	beq	17bd4 <ftello64@plt+0x6974>
   17bec:	ldr	r3, [r1, #-4]
   17bf0:	mov	r2, #1
   17bf4:	cmp	r3, #0
   17bf8:	beq	17c0c <ftello64@plt+0x69ac>
   17bfc:	ldr	r3, [r3, #4]
   17c00:	add	r2, r2, #1
   17c04:	cmp	r3, #0
   17c08:	bne	17bfc <ftello64@plt+0x699c>
   17c0c:	cmp	r0, r2
   17c10:	add	r1, r1, #8
   17c14:	movcc	r0, r2
   17c18:	cmp	r1, ip
   17c1c:	bne	17be0 <ftello64@plt+0x6980>
   17c20:	bx	lr
   17c24:	mov	r0, #0
   17c28:	bx	lr
   17c2c:	ldm	r0, {r1, r3}
   17c30:	push	{lr}		; (str lr, [sp, #-4]!)
   17c34:	cmp	r1, r3
   17c38:	bcs	17ccc <ftello64@plt+0x6a6c>
   17c3c:	sub	ip, r3, #1
   17c40:	mov	r2, #0
   17c44:	sub	ip, ip, r1
   17c48:	add	r3, r1, #16
   17c4c:	bic	ip, ip, #7
   17c50:	add	r1, r1, #8
   17c54:	add	ip, ip, r3
   17c58:	mov	lr, r2
   17c5c:	b	17c6c <ftello64@plt+0x6a0c>
   17c60:	add	r1, r1, #8
   17c64:	cmp	r1, ip
   17c68:	beq	17ca8 <ftello64@plt+0x6a48>
   17c6c:	ldr	r3, [r1, #-8]
   17c70:	cmp	r3, #0
   17c74:	beq	17c60 <ftello64@plt+0x6a00>
   17c78:	ldr	r3, [r1, #-4]
   17c7c:	add	lr, lr, #1
   17c80:	add	r2, r2, #1
   17c84:	cmp	r3, #0
   17c88:	beq	17c60 <ftello64@plt+0x6a00>
   17c8c:	ldr	r3, [r3, #4]
   17c90:	add	r2, r2, #1
   17c94:	cmp	r3, #0
   17c98:	bne	17c8c <ftello64@plt+0x6a2c>
   17c9c:	add	r1, r1, #8
   17ca0:	cmp	r1, ip
   17ca4:	bne	17c6c <ftello64@plt+0x6a0c>
   17ca8:	ldr	r3, [r0, #12]
   17cac:	cmp	r3, lr
   17cb0:	movne	r0, #0
   17cb4:	bne	17cc8 <ftello64@plt+0x6a68>
   17cb8:	ldr	r0, [r0, #16]
   17cbc:	sub	r0, r0, r2
   17cc0:	clz	r0, r0
   17cc4:	lsr	r0, r0, #5
   17cc8:	pop	{pc}		; (ldr pc, [sp], #4)
   17ccc:	mov	r2, #0
   17cd0:	mov	lr, r2
   17cd4:	b	17ca8 <ftello64@plt+0x6a48>
   17cd8:	strd	r4, [sp, #-20]!	; 0xffffffec
   17cdc:	mov	r4, r1
   17ce0:	ldr	r2, [r0]
   17ce4:	ldr	r1, [r0, #4]
   17ce8:	ldr	r3, [r0, #16]
   17cec:	strd	r6, [sp, #8]
   17cf0:	str	lr, [sp, #16]
   17cf4:	sub	sp, sp, #12
   17cf8:	cmp	r2, r1
   17cfc:	ldrd	r6, [r0, #8]
   17d00:	bcs	17e00 <ftello64@plt+0x6ba0>
   17d04:	sub	ip, r1, #1
   17d08:	add	r1, r2, #16
   17d0c:	sub	ip, ip, r2
   17d10:	add	r0, r2, #8
   17d14:	bic	ip, ip, #7
   17d18:	mov	r5, #0
   17d1c:	add	ip, ip, r1
   17d20:	b	17d30 <ftello64@plt+0x6ad0>
   17d24:	add	r0, r0, #8
   17d28:	cmp	r0, ip
   17d2c:	beq	17d70 <ftello64@plt+0x6b10>
   17d30:	ldr	r2, [r0, #-8]
   17d34:	cmp	r2, #0
   17d38:	beq	17d24 <ftello64@plt+0x6ac4>
   17d3c:	ldr	r2, [r0, #-4]
   17d40:	mov	r1, #1
   17d44:	cmp	r2, #0
   17d48:	beq	17d5c <ftello64@plt+0x6afc>
   17d4c:	ldr	r2, [r2, #4]
   17d50:	add	r1, r1, #1
   17d54:	cmp	r2, #0
   17d58:	bne	17d4c <ftello64@plt+0x6aec>
   17d5c:	cmp	r5, r1
   17d60:	add	r0, r0, #8
   17d64:	movcc	r5, r1
   17d68:	cmp	r0, ip
   17d6c:	bne	17d30 <ftello64@plt+0x6ad0>
   17d70:	mov	r1, #1
   17d74:	mov	r0, r4
   17d78:	movw	r2, #39724	; 0x9b2c
   17d7c:	movt	r2, #1
   17d80:	bl	11194 <__fprintf_chk@plt>
   17d84:	mov	r3, r6
   17d88:	mov	r1, #1
   17d8c:	mov	r0, r4
   17d90:	movw	r2, #39748	; 0x9b44
   17d94:	movt	r2, #1
   17d98:	bl	11194 <__fprintf_chk@plt>
   17d9c:	vmov	s15, r7
   17da0:	mov	r3, r7
   17da4:	mov	r1, #1
   17da8:	vldr	d5, [pc, #88]	; 17e08 <ftello64@plt+0x6ba8>
   17dac:	mov	r0, r4
   17db0:	movw	r2, #39772	; 0x9b5c
   17db4:	movt	r2, #1
   17db8:	vcvt.f64.u32	d6, s15
   17dbc:	vmov	s15, r6
   17dc0:	vmul.f64	d6, d6, d5
   17dc4:	vcvt.f64.u32	d7, s15
   17dc8:	vdiv.f64	d5, d6, d7
   17dcc:	vstr	d5, [sp]
   17dd0:	bl	11194 <__fprintf_chk@plt>
   17dd4:	mov	r3, r5
   17dd8:	mov	r0, r4
   17ddc:	movw	r2, #39808	; 0x9b80
   17de0:	movt	r2, #1
   17de4:	mov	r1, #1
   17de8:	add	sp, sp, #12
   17dec:	ldrd	r4, [sp]
   17df0:	ldrd	r6, [sp, #8]
   17df4:	ldr	lr, [sp, #16]
   17df8:	add	sp, sp, #20
   17dfc:	b	11194 <__fprintf_chk@plt>
   17e00:	mov	r5, #0
   17e04:	b	17d70 <ftello64@plt+0x6b10>
   17e08:	andeq	r0, r0, r0
   17e0c:	subsmi	r0, r9, r0
   17e10:	strd	r4, [sp, #-16]!
   17e14:	mov	r5, r1
   17e18:	str	r6, [sp, #8]
   17e1c:	mov	r6, r0
   17e20:	str	lr, [sp, #12]
   17e24:	bl	177ec <ftello64@plt+0x658c>
   17e28:	ldr	r3, [r0]
   17e2c:	cmp	r3, #0
   17e30:	beq	17e6c <ftello64@plt+0x6c0c>
   17e34:	mov	r4, r0
   17e38:	b	17e40 <ftello64@plt+0x6be0>
   17e3c:	ldr	r3, [r4]
   17e40:	cmp	r3, r5
   17e44:	mov	r1, r3
   17e48:	mov	r0, r5
   17e4c:	beq	17e84 <ftello64@plt+0x6c24>
   17e50:	ldr	r3, [r6, #28]
   17e54:	blx	r3
   17e58:	cmp	r0, #0
   17e5c:	bne	17e80 <ftello64@plt+0x6c20>
   17e60:	ldr	r4, [r4, #4]
   17e64:	cmp	r4, #0
   17e68:	bne	17e3c <ftello64@plt+0x6bdc>
   17e6c:	ldrd	r4, [sp]
   17e70:	mov	r0, #0
   17e74:	ldr	r6, [sp, #8]
   17e78:	add	sp, sp, #12
   17e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   17e80:	ldr	r5, [r4]
   17e84:	mov	r0, r5
   17e88:	ldrd	r4, [sp]
   17e8c:	ldr	r6, [sp, #8]
   17e90:	add	sp, sp, #12
   17e94:	pop	{pc}		; (ldr pc, [sp], #4)
   17e98:	ldr	r3, [r0, #16]
   17e9c:	cmp	r3, #0
   17ea0:	beq	17ef4 <ftello64@plt+0x6c94>
   17ea4:	ldr	r3, [r0]
   17ea8:	ldr	r2, [r0, #4]
   17eac:	cmp	r3, r2
   17eb0:	bcs	17ee8 <ftello64@plt+0x6c88>
   17eb4:	ldr	r0, [r3]
   17eb8:	cmp	r0, #0
   17ebc:	bxne	lr
   17ec0:	sub	r2, r2, #1
   17ec4:	sub	r2, r2, r3
   17ec8:	bic	r2, r2, #7
   17ecc:	add	r2, r3, r2
   17ed0:	b	17ee0 <ftello64@plt+0x6c80>
   17ed4:	ldr	r0, [r3, #8]!
   17ed8:	cmp	r0, #0
   17edc:	bxne	lr
   17ee0:	cmp	r3, r2
   17ee4:	bne	17ed4 <ftello64@plt+0x6c74>
   17ee8:	str	r4, [sp, #-8]!
   17eec:	str	lr, [sp, #4]
   17ef0:	bl	1123c <abort@plt>
   17ef4:	mov	r0, r3
   17ef8:	bx	lr
   17efc:	strd	r4, [sp, #-16]!
   17f00:	mov	r5, r0
   17f04:	mov	r4, r1
   17f08:	str	r6, [sp, #8]
   17f0c:	str	lr, [sp, #12]
   17f10:	bl	177ec <ftello64@plt+0x658c>
   17f14:	mov	r2, r0
   17f18:	mov	r3, r0
   17f1c:	b	17f28 <ftello64@plt+0x6cc8>
   17f20:	cmp	r3, #0
   17f24:	beq	17f40 <ftello64@plt+0x6ce0>
   17f28:	ldm	r3, {r1, r3}
   17f2c:	cmp	r1, r4
   17f30:	bne	17f20 <ftello64@plt+0x6cc0>
   17f34:	cmp	r3, #0
   17f38:	ldrne	r0, [r3]
   17f3c:	bne	17f64 <ftello64@plt+0x6d04>
   17f40:	ldr	r3, [r5, #4]
   17f44:	b	17f54 <ftello64@plt+0x6cf4>
   17f48:	ldr	r0, [r2]
   17f4c:	cmp	r0, #0
   17f50:	bne	17f64 <ftello64@plt+0x6d04>
   17f54:	add	r2, r2, #8
   17f58:	cmp	r3, r2
   17f5c:	bhi	17f48 <ftello64@plt+0x6ce8>
   17f60:	mov	r0, #0
   17f64:	ldrd	r4, [sp]
   17f68:	ldr	r6, [sp, #8]
   17f6c:	add	sp, sp, #12
   17f70:	pop	{pc}		; (ldr pc, [sp], #4)
   17f74:	strd	r4, [sp, #-12]!
   17f78:	ldr	r5, [r0]
   17f7c:	str	lr, [sp, #8]
   17f80:	ldr	lr, [r0, #4]
   17f84:	cmp	lr, r5
   17f88:	bls	18014 <ftello64@plt+0x6db4>
   17f8c:	mov	ip, #0
   17f90:	ldr	r3, [r5]
   17f94:	cmp	r3, #0
   17f98:	bne	17fbc <ftello64@plt+0x6d5c>
   17f9c:	add	r5, r5, #8
   17fa0:	cmp	lr, r5
   17fa4:	bhi	17f90 <ftello64@plt+0x6d30>
   17fa8:	mov	r2, ip
   17fac:	ldrd	r4, [sp]
   17fb0:	add	sp, sp, #8
   17fb4:	mov	r0, r2
   17fb8:	pop	{pc}		; (ldr pc, [sp], #4)
   17fbc:	cmp	r2, ip
   17fc0:	bls	17fa8 <ftello64@plt+0x6d48>
   17fc4:	str	r3, [r1, ip, lsl #2]
   17fc8:	add	r4, ip, #1
   17fcc:	add	lr, r1, ip, lsl #2
   17fd0:	ldr	r3, [r5, #4]
   17fd4:	cmp	r3, #0
   17fd8:	beq	18008 <ftello64@plt+0x6da8>
   17fdc:	mov	ip, r4
   17fe0:	cmp	r2, ip
   17fe4:	add	ip, ip, #1
   17fe8:	beq	17fac <ftello64@plt+0x6d4c>
   17fec:	ldr	r4, [r3]
   17ff0:	str	r4, [lr, #4]!
   17ff4:	ldr	r3, [r3, #4]
   17ff8:	cmp	r3, #0
   17ffc:	bne	17fe0 <ftello64@plt+0x6d80>
   18000:	ldr	lr, [r0, #4]
   18004:	b	17f9c <ftello64@plt+0x6d3c>
   18008:	mov	ip, r4
   1800c:	ldr	lr, [r0, #4]
   18010:	b	17f9c <ftello64@plt+0x6d3c>
   18014:	mov	r2, #0
   18018:	b	17fac <ftello64@plt+0x6d4c>
   1801c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   18020:	ldr	r3, [r0, #4]
   18024:	strd	r6, [sp, #8]
   18028:	strd	r8, [sp, #16]
   1802c:	ldr	r8, [r0]
   18030:	str	sl, [sp, #24]
   18034:	str	lr, [sp, #28]
   18038:	cmp	r3, r8
   1803c:	bls	180b8 <ftello64@plt+0x6e58>
   18040:	mov	r7, r2
   18044:	mov	r6, r1
   18048:	mov	r9, r0
   1804c:	mov	r5, #0
   18050:	ldr	r0, [r8]
   18054:	cmp	r0, #0
   18058:	bne	18084 <ftello64@plt+0x6e24>
   1805c:	add	r8, r8, #8
   18060:	cmp	r3, r8
   18064:	bhi	18050 <ftello64@plt+0x6df0>
   18068:	mov	r0, r5
   1806c:	ldrd	r4, [sp]
   18070:	ldrd	r6, [sp, #8]
   18074:	ldrd	r8, [sp, #16]
   18078:	ldr	sl, [sp, #24]
   1807c:	add	sp, sp, #28
   18080:	pop	{pc}		; (ldr pc, [sp], #4)
   18084:	mov	r4, r8
   18088:	b	18090 <ftello64@plt+0x6e30>
   1808c:	ldr	r0, [r4]
   18090:	mov	r1, r7
   18094:	blx	r6
   18098:	cmp	r0, #0
   1809c:	beq	18068 <ftello64@plt+0x6e08>
   180a0:	ldr	r4, [r4, #4]
   180a4:	add	r5, r5, #1
   180a8:	cmp	r4, #0
   180ac:	bne	1808c <ftello64@plt+0x6e2c>
   180b0:	ldr	r3, [r9, #4]
   180b4:	b	1805c <ftello64@plt+0x6dfc>
   180b8:	mov	r5, #0
   180bc:	b	18068 <ftello64@plt+0x6e08>
   180c0:	ldrb	r2, [r0]
   180c4:	cmp	r2, #0
   180c8:	beq	180f4 <ftello64@plt+0x6e94>
   180cc:	mov	r3, #0
   180d0:	rsb	r3, r3, r3, lsl #5
   180d4:	add	r3, r3, r2
   180d8:	ldrb	r2, [r0, #1]!
   180dc:	udiv	ip, r3, r1
   180e0:	cmp	r2, #0
   180e4:	mls	r3, r1, ip, r3
   180e8:	bne	180d0 <ftello64@plt+0x6e70>
   180ec:	mov	r0, r3
   180f0:	bx	lr
   180f4:	mov	r3, r2
   180f8:	mov	r0, r3
   180fc:	bx	lr
   18100:	movw	r3, #39704	; 0x9b18
   18104:	movt	r3, #1
   18108:	strd	r4, [sp, #-8]!
   1810c:	ldrd	r4, [r3]
   18110:	ldr	r1, [r3, #16]
   18114:	ldrd	r2, [r3, #8]
   18118:	strd	r4, [r0]
   1811c:	ldrd	r4, [sp]
   18120:	add	sp, sp, #8
   18124:	strd	r2, [r0, #8]
   18128:	str	r1, [r0, #16]
   1812c:	bx	lr
   18130:	strd	r4, [sp, #-20]!	; 0xffffffec
   18134:	cmp	r2, #0
   18138:	movw	ip, #30684	; 0x77dc
   1813c:	movt	ip, #1
   18140:	strd	r6, [sp, #8]
   18144:	movne	r6, r2
   18148:	str	lr, [sp, #16]
   1814c:	sub	sp, sp, #12
   18150:	movw	lr, #30668	; 0x77cc
   18154:	movt	lr, #1
   18158:	mov	r7, r1
   1815c:	moveq	r6, lr
   18160:	cmp	r3, #0
   18164:	str	r0, [sp, #4]
   18168:	mov	r0, #40	; 0x28
   1816c:	movne	r5, r3
   18170:	moveq	r5, ip
   18174:	bl	17514 <ftello64@plt+0x62b4>
   18178:	subs	r4, r0, #0
   1817c:	beq	18214 <ftello64@plt+0x6fb4>
   18180:	cmp	r7, #0
   18184:	add	r0, r4, #20
   18188:	beq	1822c <ftello64@plt+0x6fcc>
   1818c:	str	r7, [r4, #20]
   18190:	bl	17954 <ftello64@plt+0x66f4>
   18194:	cmp	r0, #0
   18198:	beq	18274 <ftello64@plt+0x7014>
   1819c:	ldrb	r3, [r7, #16]
   181a0:	cmp	r3, #0
   181a4:	beq	18284 <ftello64@plt+0x7024>
   181a8:	ldr	r0, [sp, #4]
   181ac:	bl	17740 <ftello64@plt+0x64e0>
   181b0:	lsrs	r2, r0, #30
   181b4:	movne	r7, #1
   181b8:	moveq	r7, #0
   181bc:	tst	r0, #536870912	; 0x20000000
   181c0:	bne	1826c <ftello64@plt+0x700c>
   181c4:	cmp	r7, #0
   181c8:	bne	1826c <ftello64@plt+0x700c>
   181cc:	cmp	r0, #0
   181d0:	str	r0, [r4, #8]
   181d4:	beq	18274 <ftello64@plt+0x7014>
   181d8:	mov	r1, #8
   181dc:	bl	174a0 <ftello64@plt+0x6240>
   181e0:	cmp	r0, #0
   181e4:	str	r0, [r4]
   181e8:	beq	18274 <ftello64@plt+0x7014>
   181ec:	ldr	r3, [r4, #8]
   181f0:	str	r7, [r4, #12]
   181f4:	str	r7, [r4, #16]
   181f8:	str	r6, [r4, #24]
   181fc:	str	r5, [r4, #28]
   18200:	add	r0, r0, r3, lsl #3
   18204:	ldr	r3, [sp, #32]
   18208:	str	r0, [r4, #4]
   1820c:	str	r3, [r4, #32]
   18210:	str	r7, [r4, #36]	; 0x24
   18214:	mov	r0, r4
   18218:	add	sp, sp, #12
   1821c:	ldrd	r4, [sp]
   18220:	ldrd	r6, [sp, #8]
   18224:	add	sp, sp, #16
   18228:	pop	{pc}		; (ldr pc, [sp], #4)
   1822c:	movw	r3, #39704	; 0x9b18
   18230:	movt	r3, #1
   18234:	str	r3, [r4, #20]
   18238:	bl	17954 <ftello64@plt+0x66f4>
   1823c:	cmp	r0, #0
   18240:	beq	18274 <ftello64@plt+0x7014>
   18244:	vldr	s13, [pc, #64]	; 1828c <ftello64@plt+0x702c>
   18248:	vldr	s15, [sp, #4]
   1824c:	vldr	s14, [pc, #60]	; 18290 <ftello64@plt+0x7030>
   18250:	vcvt.f32.u32	s12, s15
   18254:	vdiv.f32	s15, s12, s13
   18258:	vcmpe.f32	s15, s14
   1825c:	vmrs	APSR_nzcv, fpscr
   18260:	vcvtlt.u32.f32	s15, s15
   18264:	vstrlt	s15, [sp, #4]
   18268:	blt	181a8 <ftello64@plt+0x6f48>
   1826c:	mov	r3, #0
   18270:	str	r3, [r4, #8]
   18274:	mov	r0, r4
   18278:	mov	r4, #0
   1827c:	bl	176dc <ftello64@plt+0x647c>
   18280:	b	18214 <ftello64@plt+0x6fb4>
   18284:	vldr	s13, [r7, #8]
   18288:	b	18248 <ftello64@plt+0x6fe8>
   1828c:	svccc	0x004ccccd
   18290:	svcmi	0x00800000
   18294:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18298:	mov	r5, r0
   1829c:	ldr	r2, [r0, #4]
   182a0:	strd	r6, [sp, #8]
   182a4:	ldr	r6, [r0]
   182a8:	str	r8, [sp, #16]
   182ac:	str	lr, [sp, #20]
   182b0:	cmp	r6, r2
   182b4:	addcc	r6, r6, #8
   182b8:	movcc	r7, #0
   182bc:	bcc	182d0 <ftello64@plt+0x7070>
   182c0:	b	18344 <ftello64@plt+0x70e4>
   182c4:	cmp	r2, r6
   182c8:	add	r6, r6, #8
   182cc:	bls	18344 <ftello64@plt+0x70e4>
   182d0:	ldr	r3, [r6, #-8]
   182d4:	cmp	r3, #0
   182d8:	beq	182c4 <ftello64@plt+0x7064>
   182dc:	ldr	r4, [r6, #-4]
   182e0:	ldr	r2, [r5, #32]
   182e4:	cmp	r4, #0
   182e8:	beq	1831c <ftello64@plt+0x70bc>
   182ec:	cmp	r2, #0
   182f0:	beq	18300 <ftello64@plt+0x70a0>
   182f4:	ldr	r0, [r4]
   182f8:	blx	r2
   182fc:	ldr	r2, [r5, #32]
   18300:	ldr	r3, [r4, #4]
   18304:	ldr	r1, [r5, #36]	; 0x24
   18308:	str	r7, [r4]
   1830c:	str	r1, [r4, #4]
   18310:	str	r4, [r5, #36]	; 0x24
   18314:	subs	r4, r3, #0
   18318:	bne	182ec <ftello64@plt+0x708c>
   1831c:	cmp	r2, #0
   18320:	beq	1832c <ftello64@plt+0x70cc>
   18324:	ldr	r0, [r6, #-8]
   18328:	blx	r2
   1832c:	str	r7, [r6, #-8]
   18330:	str	r7, [r6, #-4]
   18334:	ldr	r2, [r5, #4]
   18338:	cmp	r2, r6
   1833c:	add	r6, r6, #8
   18340:	bhi	182d0 <ftello64@plt+0x7070>
   18344:	mov	r3, #0
   18348:	ldrd	r6, [sp, #8]
   1834c:	ldr	r8, [sp, #16]
   18350:	str	r3, [r5, #12]
   18354:	str	r3, [r5, #16]
   18358:	ldrd	r4, [sp]
   1835c:	add	sp, sp, #20
   18360:	pop	{pc}		; (ldr pc, [sp], #4)
   18364:	strd	r4, [sp, #-16]!
   18368:	ldr	r2, [r0, #32]
   1836c:	ldr	r5, [r0]
   18370:	ldr	r3, [r0, #4]
   18374:	cmp	r2, #0
   18378:	str	r6, [sp, #8]
   1837c:	mov	r6, r0
   18380:	str	lr, [sp, #12]
   18384:	beq	183ec <ftello64@plt+0x718c>
   18388:	ldr	r2, [r0, #16]
   1838c:	cmp	r2, #0
   18390:	beq	183ec <ftello64@plt+0x718c>
   18394:	cmp	r5, r3
   18398:	bcc	183ac <ftello64@plt+0x714c>
   1839c:	b	18420 <ftello64@plt+0x71c0>
   183a0:	add	r5, r5, #8
   183a4:	cmp	r3, r5
   183a8:	bls	183e8 <ftello64@plt+0x7188>
   183ac:	ldr	r0, [r5]
   183b0:	cmp	r0, #0
   183b4:	beq	183a0 <ftello64@plt+0x7140>
   183b8:	mov	r4, r5
   183bc:	b	183c4 <ftello64@plt+0x7164>
   183c0:	ldr	r0, [r4]
   183c4:	ldr	r3, [r6, #32]
   183c8:	blx	r3
   183cc:	ldr	r4, [r4, #4]
   183d0:	cmp	r4, #0
   183d4:	bne	183c0 <ftello64@plt+0x7160>
   183d8:	ldr	r3, [r6, #4]
   183dc:	add	r5, r5, #8
   183e0:	cmp	r3, r5
   183e4:	bhi	183ac <ftello64@plt+0x714c>
   183e8:	ldr	r5, [r6]
   183ec:	cmp	r5, r3
   183f0:	bcs	18420 <ftello64@plt+0x71c0>
   183f4:	ldr	r0, [r5, #4]
   183f8:	cmp	r0, #0
   183fc:	beq	18414 <ftello64@plt+0x71b4>
   18400:	ldr	r4, [r0, #4]
   18404:	bl	176dc <ftello64@plt+0x647c>
   18408:	subs	r0, r4, #0
   1840c:	bne	18400 <ftello64@plt+0x71a0>
   18410:	ldr	r3, [r6, #4]
   18414:	add	r5, r5, #8
   18418:	cmp	r3, r5
   1841c:	bhi	183f4 <ftello64@plt+0x7194>
   18420:	ldr	r0, [r6, #36]	; 0x24
   18424:	cmp	r0, #0
   18428:	beq	1843c <ftello64@plt+0x71dc>
   1842c:	ldr	r4, [r0, #4]
   18430:	bl	176dc <ftello64@plt+0x647c>
   18434:	subs	r0, r4, #0
   18438:	bne	1842c <ftello64@plt+0x71cc>
   1843c:	ldr	r0, [r6]
   18440:	bl	176dc <ftello64@plt+0x647c>
   18444:	mov	r0, r6
   18448:	ldrd	r4, [sp]
   1844c:	ldr	r6, [sp, #8]
   18450:	ldr	lr, [sp, #12]
   18454:	add	sp, sp, #16
   18458:	b	176dc <ftello64@plt+0x647c>
   1845c:	ldr	r3, [r0, #20]
   18460:	strd	r4, [sp, #-20]!	; 0xffffffec
   18464:	ldrb	r2, [r3, #16]
   18468:	strd	r6, [sp, #8]
   1846c:	mov	r6, r0
   18470:	str	lr, [sp, #16]
   18474:	sub	sp, sp, #52	; 0x34
   18478:	str	r1, [sp, #4]
   1847c:	cmp	r2, #0
   18480:	bne	184ac <ftello64@plt+0x724c>
   18484:	vmov	s15, r1
   18488:	vldr	s13, [r3, #8]
   1848c:	vldr	s14, [pc, #340]	; 185e8 <ftello64@plt+0x7388>
   18490:	vcvt.f32.u32	s12, s15
   18494:	vdiv.f32	s15, s12, s13
   18498:	vcmpe.f32	s15, s14
   1849c:	vmrs	APSR_nzcv, fpscr
   184a0:	vcvtlt.u32.f32	s15, s15
   184a4:	vstrlt	s15, [sp, #4]
   184a8:	bge	184dc <ftello64@plt+0x727c>
   184ac:	ldr	r0, [sp, #4]
   184b0:	bl	17740 <ftello64@plt+0x64e0>
   184b4:	lsrs	r3, r0, #30
   184b8:	mov	r5, r0
   184bc:	movne	r4, #1
   184c0:	moveq	r4, #0
   184c4:	tst	r0, #536870912	; 0x20000000
   184c8:	movne	r4, #1
   184cc:	cmp	r0, #0
   184d0:	moveq	r4, #1
   184d4:	cmp	r4, #0
   184d8:	beq	184f8 <ftello64@plt+0x7298>
   184dc:	mov	r4, #0
   184e0:	mov	r0, r4
   184e4:	add	sp, sp, #52	; 0x34
   184e8:	ldrd	r4, [sp]
   184ec:	ldrd	r6, [sp, #8]
   184f0:	add	sp, sp, #16
   184f4:	pop	{pc}		; (ldr pc, [sp], #4)
   184f8:	ldr	r3, [r6, #8]
   184fc:	cmp	r3, r0
   18500:	beq	185b0 <ftello64@plt+0x7350>
   18504:	mov	r1, #8
   18508:	bl	174a0 <ftello64@plt+0x6240>
   1850c:	cmp	r0, #0
   18510:	str	r0, [sp, #8]
   18514:	beq	184dc <ftello64@plt+0x727c>
   18518:	add	r3, r0, r5, lsl #3
   1851c:	ldr	r7, [r6, #20]
   18520:	mov	r2, r4
   18524:	add	r0, sp, #8
   18528:	mov	r1, r6
   1852c:	ldr	lr, [r6, #28]
   18530:	str	r3, [sp, #12]
   18534:	str	r5, [sp, #16]
   18538:	ldr	r5, [r6, #24]
   1853c:	str	r4, [sp, #20]
   18540:	ldr	ip, [r6, #32]
   18544:	str	r4, [sp, #24]
   18548:	ldr	r3, [r6, #36]	; 0x24
   1854c:	str	r7, [sp, #28]
   18550:	str	r5, [sp, #32]
   18554:	str	lr, [sp, #36]	; 0x24
   18558:	str	ip, [sp, #40]	; 0x28
   1855c:	str	r3, [sp, #44]	; 0x2c
   18560:	bl	17a08 <ftello64@plt+0x67a8>
   18564:	subs	r4, r0, #0
   18568:	bne	185b8 <ftello64@plt+0x7358>
   1856c:	ldr	r3, [sp, #44]	; 0x2c
   18570:	mov	r2, #1
   18574:	add	r1, sp, #8
   18578:	mov	r0, r6
   1857c:	str	r3, [r6, #36]	; 0x24
   18580:	bl	17a08 <ftello64@plt+0x67a8>
   18584:	cmp	r0, #0
   18588:	beq	185e4 <ftello64@plt+0x7384>
   1858c:	add	r1, sp, #8
   18590:	mov	r0, r6
   18594:	mov	r2, r4
   18598:	bl	17a08 <ftello64@plt+0x67a8>
   1859c:	cmp	r0, #0
   185a0:	beq	185e4 <ftello64@plt+0x7384>
   185a4:	ldr	r0, [sp, #8]
   185a8:	bl	176dc <ftello64@plt+0x647c>
   185ac:	b	184e0 <ftello64@plt+0x7280>
   185b0:	mov	r4, #1
   185b4:	b	184e0 <ftello64@plt+0x7280>
   185b8:	ldr	r0, [r6]
   185bc:	bl	176dc <ftello64@plt+0x647c>
   185c0:	ldrd	r2, [sp, #8]
   185c4:	ldr	r1, [sp, #16]
   185c8:	strd	r2, [r6]
   185cc:	ldr	r2, [sp, #20]
   185d0:	str	r1, [r6, #8]
   185d4:	ldr	r3, [sp, #44]	; 0x2c
   185d8:	str	r2, [r6, #12]
   185dc:	str	r3, [r6, #36]	; 0x24
   185e0:	b	184e0 <ftello64@plt+0x7280>
   185e4:	bl	1123c <abort@plt>
   185e8:	svcmi	0x00800000
   185ec:	strd	r4, [sp, #-16]!
   185f0:	str	r6, [sp, #8]
   185f4:	subs	r6, r1, #0
   185f8:	str	lr, [sp, #12]
   185fc:	sub	sp, sp, #8
   18600:	beq	18780 <ftello64@plt+0x7520>
   18604:	mov	r3, #0
   18608:	mov	r5, r2
   1860c:	add	r2, sp, #4
   18610:	mov	r4, r0
   18614:	bl	1782c <ftello64@plt+0x65cc>
   18618:	subs	r3, r0, #0
   1861c:	beq	18648 <ftello64@plt+0x73e8>
   18620:	cmp	r5, #0
   18624:	moveq	r0, r5
   18628:	beq	18634 <ftello64@plt+0x73d4>
   1862c:	mov	r0, #0
   18630:	str	r3, [r5]
   18634:	add	sp, sp, #8
   18638:	ldrd	r4, [sp]
   1863c:	ldr	r6, [sp, #8]
   18640:	add	sp, sp, #12
   18644:	pop	{pc}		; (ldr pc, [sp], #4)
   18648:	vldr	s15, [r4, #8]
   1864c:	vldr	s14, [r4, #12]
   18650:	ldr	r3, [r4, #20]
   18654:	vcvt.f32.u32	s15, s15
   18658:	vcvt.f32.u32	s14, s14
   1865c:	vldr	s13, [r3, #8]
   18660:	vmul.f32	s15, s15, s13
   18664:	vcmpe.f32	s14, s15
   18668:	vmrs	APSR_nzcv, fpscr
   1866c:	bgt	186b4 <ftello64@plt+0x7454>
   18670:	ldr	r2, [sp, #4]
   18674:	ldr	r3, [r2]
   18678:	cmp	r3, #0
   1867c:	beq	18710 <ftello64@plt+0x74b0>
   18680:	ldr	r3, [r4, #36]	; 0x24
   18684:	cmp	r3, #0
   18688:	beq	18734 <ftello64@plt+0x74d4>
   1868c:	ldr	r1, [r3, #4]
   18690:	str	r1, [r4, #36]	; 0x24
   18694:	ldr	r1, [r4, #16]
   18698:	mov	r0, #1
   1869c:	ldr	ip, [r2, #4]
   186a0:	add	r1, r1, r0
   186a4:	stm	r3, {r6, ip}
   186a8:	str	r3, [r2, #4]
   186ac:	str	r1, [r4, #16]
   186b0:	b	18634 <ftello64@plt+0x73d4>
   186b4:	add	r0, r4, #20
   186b8:	bl	17954 <ftello64@plt+0x66f4>
   186bc:	vldr	s15, [r4, #8]
   186c0:	vldr	s14, [r4, #12]
   186c4:	ldr	r3, [r4, #20]
   186c8:	vcvt.f32.u32	s15, s15
   186cc:	vcvt.f32.u32	s14, s14
   186d0:	vldr	s13, [r3, #8]
   186d4:	vmul.f32	s12, s13, s15
   186d8:	vcmpe.f32	s14, s12
   186dc:	vmrs	APSR_nzcv, fpscr
   186e0:	ble	18670 <ftello64@plt+0x7410>
   186e4:	vldr	s14, [r3, #12]
   186e8:	ldrb	r2, [r3, #16]
   186ec:	vmul.f32	s15, s15, s14
   186f0:	vldr	s14, [pc, #140]	; 18784 <ftello64@plt+0x7524>
   186f4:	cmp	r2, #0
   186f8:	vmuleq.f32	s15, s15, s13
   186fc:	vcmpe.f32	s15, s14
   18700:	vmrs	APSR_nzcv, fpscr
   18704:	blt	1874c <ftello64@plt+0x74ec>
   18708:	mvn	r0, #0
   1870c:	b	18634 <ftello64@plt+0x73d4>
   18710:	ldr	r1, [r4, #12]
   18714:	mov	r0, #1
   18718:	ldr	r3, [r4, #16]
   1871c:	str	r6, [r2]
   18720:	add	r2, r1, r0
   18724:	add	r3, r3, r0
   18728:	str	r2, [r4, #12]
   1872c:	str	r3, [r4, #16]
   18730:	b	18634 <ftello64@plt+0x73d4>
   18734:	mov	r0, #8
   18738:	bl	17514 <ftello64@plt+0x62b4>
   1873c:	subs	r3, r0, #0
   18740:	beq	18708 <ftello64@plt+0x74a8>
   18744:	ldr	r2, [sp, #4]
   18748:	b	18694 <ftello64@plt+0x7434>
   1874c:	vcvt.u32.f32	s15, s15
   18750:	mov	r0, r4
   18754:	vmov	r1, s15
   18758:	bl	1845c <ftello64@plt+0x71fc>
   1875c:	cmp	r0, #0
   18760:	beq	18708 <ftello64@plt+0x74a8>
   18764:	add	r2, sp, #4
   18768:	mov	r3, #0
   1876c:	mov	r1, r6
   18770:	mov	r0, r4
   18774:	bl	1782c <ftello64@plt+0x65cc>
   18778:	cmp	r0, #0
   1877c:	beq	18670 <ftello64@plt+0x7410>
   18780:	bl	1123c <abort@plt>
   18784:	svcmi	0x00800000
   18788:	str	r4, [sp, #-8]!
   1878c:	mov	r4, r1
   18790:	str	lr, [sp, #4]
   18794:	sub	sp, sp, #8
   18798:	add	r2, sp, #4
   1879c:	bl	185ec <ftello64@plt+0x738c>
   187a0:	cmn	r0, #1
   187a4:	moveq	r0, #0
   187a8:	beq	187b8 <ftello64@plt+0x7558>
   187ac:	cmp	r0, #0
   187b0:	ldreq	r0, [sp, #4]
   187b4:	movne	r0, r4
   187b8:	add	sp, sp, #8
   187bc:	ldr	r4, [sp]
   187c0:	add	sp, sp, #4
   187c4:	pop	{pc}		; (ldr pc, [sp], #4)
   187c8:	strd	r4, [sp, #-16]!
   187cc:	mov	r3, #1
   187d0:	mov	r4, r0
   187d4:	str	r6, [sp, #8]
   187d8:	str	lr, [sp, #12]
   187dc:	sub	sp, sp, #8
   187e0:	add	r2, sp, #4
   187e4:	bl	1782c <ftello64@plt+0x65cc>
   187e8:	subs	r5, r0, #0
   187ec:	beq	1880c <ftello64@plt+0x75ac>
   187f0:	ldr	r2, [sp, #4]
   187f4:	ldr	r3, [r4, #16]
   187f8:	ldr	r2, [r2]
   187fc:	sub	r3, r3, #1
   18800:	str	r3, [r4, #16]
   18804:	cmp	r2, #0
   18808:	beq	18824 <ftello64@plt+0x75c4>
   1880c:	mov	r0, r5
   18810:	add	sp, sp, #8
   18814:	ldrd	r4, [sp]
   18818:	ldr	r6, [sp, #8]
   1881c:	add	sp, sp, #12
   18820:	pop	{pc}		; (ldr pc, [sp], #4)
   18824:	vldr	s15, [r4, #8]
   18828:	ldr	r3, [r4, #12]
   1882c:	ldr	r2, [r4, #20]
   18830:	vcvt.f32.u32	s15, s15
   18834:	sub	r3, r3, #1
   18838:	vmov	s14, r3
   1883c:	vldr	s13, [r2]
   18840:	str	r3, [r4, #12]
   18844:	vmul.f32	s15, s15, s13
   18848:	vcvt.f32.u32	s14, s14
   1884c:	vcmpe.f32	s14, s15
   18850:	vmrs	APSR_nzcv, fpscr
   18854:	bpl	1880c <ftello64@plt+0x75ac>
   18858:	add	r0, r4, #20
   1885c:	bl	17954 <ftello64@plt+0x66f4>
   18860:	vldr	s15, [r4, #8]
   18864:	vldr	s13, [r4, #12]
   18868:	ldr	r3, [r4, #20]
   1886c:	vcvt.f32.u32	s15, s15
   18870:	vcvt.f32.u32	s13, s13
   18874:	vldr	s14, [r3]
   18878:	vmul.f32	s14, s15, s14
   1887c:	vcmpe.f32	s13, s14
   18880:	vmrs	APSR_nzcv, fpscr
   18884:	bpl	1880c <ftello64@plt+0x75ac>
   18888:	ldrb	r2, [r3, #16]
   1888c:	mov	r0, r4
   18890:	vldr	s14, [r3, #4]
   18894:	cmp	r2, #0
   18898:	vmul.f32	s15, s15, s14
   1889c:	vldreq	s14, [r3, #8]
   188a0:	vmuleq.f32	s15, s15, s14
   188a4:	vcvt.u32.f32	s15, s15
   188a8:	vmov	r1, s15
   188ac:	bl	1845c <ftello64@plt+0x71fc>
   188b0:	cmp	r0, #0
   188b4:	bne	1880c <ftello64@plt+0x75ac>
   188b8:	ldr	r0, [r4, #36]	; 0x24
   188bc:	cmp	r0, #0
   188c0:	beq	188d4 <ftello64@plt+0x7674>
   188c4:	ldr	r6, [r0, #4]
   188c8:	bl	176dc <ftello64@plt+0x647c>
   188cc:	subs	r0, r6, #0
   188d0:	bne	188c4 <ftello64@plt+0x7664>
   188d4:	mov	r3, #0
   188d8:	str	r3, [r4, #36]	; 0x24
   188dc:	b	1880c <ftello64@plt+0x75ac>
   188e0:	b	187c8 <ftello64@plt+0x7568>
   188e4:	mov	r0, #14
   188e8:	str	r4, [sp, #-8]!
   188ec:	str	lr, [sp, #4]
   188f0:	bl	111f4 <nl_langinfo@plt>
   188f4:	cmp	r0, #0
   188f8:	beq	1891c <ftello64@plt+0x76bc>
   188fc:	ldrb	r2, [r0]
   18900:	movw	r3, #39832	; 0x9b98
   18904:	movt	r3, #1
   18908:	ldr	r4, [sp]
   1890c:	add	sp, sp, #4
   18910:	cmp	r2, #0
   18914:	moveq	r0, r3
   18918:	pop	{pc}		; (ldr pc, [sp], #4)
   1891c:	ldr	r4, [sp]
   18920:	add	sp, sp, #4
   18924:	movw	r0, #39832	; 0x9b98
   18928:	movt	r0, #1
   1892c:	pop	{pc}		; (ldr pc, [sp], #4)
   18930:	strd	r4, [sp, #-20]!	; 0xffffffec
   18934:	mov	r5, r2
   18938:	strd	r6, [sp, #8]
   1893c:	subs	r6, r0, #0
   18940:	mov	r7, r1
   18944:	str	lr, [sp, #16]
   18948:	sub	sp, sp, #12
   1894c:	addeq	r6, sp, #4
   18950:	mov	r0, r6
   18954:	bl	110b0 <mbrtowc@plt>
   18958:	cmp	r5, #0
   1895c:	cmnne	r0, #3
   18960:	mov	r4, r0
   18964:	bhi	18980 <ftello64@plt+0x7720>
   18968:	mov	r0, r4
   1896c:	add	sp, sp, #12
   18970:	ldrd	r4, [sp]
   18974:	ldrd	r6, [sp, #8]
   18978:	add	sp, sp, #16
   1897c:	pop	{pc}		; (ldr pc, [sp], #4)
   18980:	mov	r0, #0
   18984:	bl	18bcc <ftello64@plt+0x796c>
   18988:	cmp	r0, #0
   1898c:	bne	18968 <ftello64@plt+0x7708>
   18990:	ldrb	r3, [r7]
   18994:	mov	r4, #1
   18998:	str	r3, [r6]
   1899c:	b	18968 <ftello64@plt+0x7708>
   189a0:	umull	r2, r3, r1, r2
   189a4:	cmp	r3, #0
   189a8:	bne	189b4 <ftello64@plt+0x7754>
   189ac:	mov	r1, r2
   189b0:	b	17550 <ftello64@plt+0x62f0>
   189b4:	str	r4, [sp, #-8]!
   189b8:	str	lr, [sp, #4]
   189bc:	bl	1114c <__errno_location@plt>
   189c0:	mov	r3, #12
   189c4:	ldr	r4, [sp]
   189c8:	add	sp, sp, #4
   189cc:	str	r3, [r0]
   189d0:	mov	r0, #0
   189d4:	pop	{pc}		; (ldr pc, [sp], #4)
   189d8:	mov	r2, #3
   189dc:	mov	r1, #0
   189e0:	b	189e4 <ftello64@plt+0x7784>
   189e4:	push	{r1, r2, r3}
   189e8:	strd	r4, [sp, #-20]!	; 0xffffffec
   189ec:	strd	r6, [sp, #8]
   189f0:	str	lr, [sp, #16]
   189f4:	sub	sp, sp, #8
   189f8:	ldr	r1, [sp, #28]
   189fc:	add	r2, sp, #32
   18a00:	str	r2, [sp, #4]
   18a04:	cmp	r1, #0
   18a08:	beq	18ae4 <ftello64@plt+0x7884>
   18a0c:	movw	r3, #1030	; 0x406
   18a10:	mov	r6, r0
   18a14:	cmp	r1, r3
   18a18:	beq	18af4 <ftello64@plt+0x7894>
   18a1c:	cmp	r1, #11
   18a20:	beq	18a9c <ftello64@plt+0x783c>
   18a24:	ble	18a7c <ftello64@plt+0x781c>
   18a28:	movw	r2, #1031	; 0x407
   18a2c:	cmp	r1, r2
   18a30:	bgt	18ab8 <ftello64@plt+0x7858>
   18a34:	cmp	r1, r3
   18a38:	bge	18a48 <ftello64@plt+0x77e8>
   18a3c:	movw	r3, #1025	; 0x401
   18a40:	cmp	r1, r3
   18a44:	beq	18a9c <ftello64@plt+0x783c>
   18a48:	ldr	r3, [sp, #4]
   18a4c:	mov	r0, r6
   18a50:	ldr	r2, [r3]
   18a54:	bl	111b8 <fcntl64@plt>
   18a58:	mov	r4, r0
   18a5c:	mov	r0, r4
   18a60:	add	sp, sp, #8
   18a64:	ldrd	r4, [sp]
   18a68:	ldrd	r6, [sp, #8]
   18a6c:	ldr	lr, [sp, #16]
   18a70:	add	sp, sp, #20
   18a74:	add	sp, sp, #12
   18a78:	bx	lr
   18a7c:	cmp	r1, #4
   18a80:	beq	18a48 <ftello64@plt+0x77e8>
   18a84:	bgt	18aac <ftello64@plt+0x784c>
   18a88:	cmp	r1, #2
   18a8c:	beq	18a48 <ftello64@plt+0x77e8>
   18a90:	bgt	18a9c <ftello64@plt+0x783c>
   18a94:	cmp	r1, #1
   18a98:	bne	18a48 <ftello64@plt+0x77e8>
   18a9c:	mov	r0, r6
   18aa0:	bl	111b8 <fcntl64@plt>
   18aa4:	mov	r4, r0
   18aa8:	b	18a5c <ftello64@plt+0x77fc>
   18aac:	cmp	r1, #9
   18ab0:	bne	18a48 <ftello64@plt+0x77e8>
   18ab4:	b	18a9c <ftello64@plt+0x783c>
   18ab8:	movw	r3, #1033	; 0x409
   18abc:	cmp	r1, r3
   18ac0:	beq	18a48 <ftello64@plt+0x77e8>
   18ac4:	blt	18a9c <ftello64@plt+0x783c>
   18ac8:	movw	r3, #1034	; 0x40a
   18acc:	cmp	r1, r3
   18ad0:	bne	18a48 <ftello64@plt+0x77e8>
   18ad4:	mov	r0, r6
   18ad8:	bl	111b8 <fcntl64@plt>
   18adc:	mov	r4, r0
   18ae0:	b	18a5c <ftello64@plt+0x77fc>
   18ae4:	ldr	r2, [sp, #32]
   18ae8:	bl	111b8 <fcntl64@plt>
   18aec:	mov	r4, r0
   18af0:	b	18a5c <ftello64@plt+0x77fc>
   18af4:	movw	r5, #41676	; 0xa2cc
   18af8:	movt	r5, #2
   18afc:	ldr	r7, [r2]
   18b00:	add	r2, sp, #36	; 0x24
   18b04:	ldr	r3, [r5]
   18b08:	str	r2, [sp, #4]
   18b0c:	mov	r2, r7
   18b10:	cmp	r3, #0
   18b14:	blt	18b30 <ftello64@plt+0x78d0>
   18b18:	bl	111b8 <fcntl64@plt>
   18b1c:	subs	r4, r0, #0
   18b20:	blt	18b98 <ftello64@plt+0x7938>
   18b24:	mov	r3, #1
   18b28:	str	r3, [r5]
   18b2c:	b	18a5c <ftello64@plt+0x77fc>
   18b30:	mov	r1, #0
   18b34:	bl	111b8 <fcntl64@plt>
   18b38:	subs	r4, r0, #0
   18b3c:	blt	18a5c <ftello64@plt+0x77fc>
   18b40:	ldr	r3, [r5]
   18b44:	cmn	r3, #1
   18b48:	bne	18a5c <ftello64@plt+0x77fc>
   18b4c:	mov	r1, #1
   18b50:	mov	r0, r4
   18b54:	bl	111b8 <fcntl64@plt>
   18b58:	subs	r2, r0, #0
   18b5c:	blt	18b78 <ftello64@plt+0x7918>
   18b60:	orr	r2, r2, #1
   18b64:	mov	r1, #2
   18b68:	mov	r0, r4
   18b6c:	bl	111b8 <fcntl64@plt>
   18b70:	cmn	r0, #1
   18b74:	bne	18a5c <ftello64@plt+0x77fc>
   18b78:	bl	1114c <__errno_location@plt>
   18b7c:	mov	r5, r0
   18b80:	mov	r0, r4
   18b84:	ldr	r6, [r5]
   18b88:	mvn	r4, #0
   18b8c:	bl	11248 <close@plt>
   18b90:	str	r6, [r5]
   18b94:	b	18a5c <ftello64@plt+0x77fc>
   18b98:	bl	1114c <__errno_location@plt>
   18b9c:	ldr	r3, [r0]
   18ba0:	cmp	r3, #22
   18ba4:	bne	18b24 <ftello64@plt+0x78c4>
   18ba8:	mov	r2, r7
   18bac:	mov	r0, r6
   18bb0:	mov	r1, #0
   18bb4:	bl	111b8 <fcntl64@plt>
   18bb8:	subs	r4, r0, #0
   18bbc:	mvnge	r3, #0
   18bc0:	strge	r3, [r5]
   18bc4:	bge	18b4c <ftello64@plt+0x78ec>
   18bc8:	b	18a5c <ftello64@plt+0x77fc>
   18bcc:	push	{lr}		; (str lr, [sp, #-4]!)
   18bd0:	sub	sp, sp, #268	; 0x10c
   18bd4:	movw	r2, #257	; 0x101
   18bd8:	add	r1, sp, #4
   18bdc:	bl	18c24 <ftello64@plt+0x79c4>
   18be0:	cmp	r0, #0
   18be4:	movne	r0, #0
   18be8:	bne	18c1c <ftello64@plt+0x79bc>
   18bec:	movw	r1, #39840	; 0x9ba0
   18bf0:	movt	r1, #1
   18bf4:	add	r0, sp, #4
   18bf8:	bl	10f84 <strcmp@plt>
   18bfc:	cmp	r0, #0
   18c00:	beq	18c1c <ftello64@plt+0x79bc>
   18c04:	add	r0, sp, #4
   18c08:	movw	r1, #39844	; 0x9ba4
   18c0c:	movt	r1, #1
   18c10:	bl	10f84 <strcmp@plt>
   18c14:	adds	r0, r0, #0
   18c18:	movne	r0, #1
   18c1c:	add	sp, sp, #268	; 0x10c
   18c20:	pop	{pc}		; (ldr pc, [sp], #4)
   18c24:	strd	r4, [sp, #-16]!
   18c28:	mov	r5, r1
   18c2c:	mov	r1, #0
   18c30:	mov	r4, r2
   18c34:	str	r6, [sp, #8]
   18c38:	str	lr, [sp, #12]
   18c3c:	bl	111d0 <setlocale@plt>
   18c40:	subs	r6, r0, #0
   18c44:	beq	18cc4 <ftello64@plt+0x7a64>
   18c48:	bl	11134 <strlen@plt>
   18c4c:	cmp	r4, r0
   18c50:	bhi	18c70 <ftello64@plt+0x7a10>
   18c54:	cmp	r4, #0
   18c58:	moveq	r0, #34	; 0x22
   18c5c:	bne	18c94 <ftello64@plt+0x7a34>
   18c60:	ldrd	r4, [sp]
   18c64:	ldr	r6, [sp, #8]
   18c68:	add	sp, sp, #12
   18c6c:	pop	{pc}		; (ldr pc, [sp], #4)
   18c70:	add	r2, r0, #1
   18c74:	mov	r1, r6
   18c78:	mov	r0, r5
   18c7c:	bl	10fcc <memcpy@plt>
   18c80:	ldrd	r4, [sp]
   18c84:	mov	r0, #0
   18c88:	ldr	r6, [sp, #8]
   18c8c:	add	sp, sp, #12
   18c90:	pop	{pc}		; (ldr pc, [sp], #4)
   18c94:	sub	r4, r4, #1
   18c98:	mov	r1, r6
   18c9c:	mov	r2, r4
   18ca0:	mov	r0, r5
   18ca4:	bl	10fcc <memcpy@plt>
   18ca8:	mov	r3, #0
   18cac:	mov	r0, #34	; 0x22
   18cb0:	strb	r3, [r5, r4]
   18cb4:	ldrd	r4, [sp]
   18cb8:	ldr	r6, [sp, #8]
   18cbc:	add	sp, sp, #12
   18cc0:	pop	{pc}		; (ldr pc, [sp], #4)
   18cc4:	cmp	r4, #0
   18cc8:	mov	r0, #22
   18ccc:	strbne	r6, [r5]
   18cd0:	ldrd	r4, [sp]
   18cd4:	ldr	r6, [sp, #8]
   18cd8:	add	sp, sp, #12
   18cdc:	pop	{pc}		; (ldr pc, [sp], #4)
   18ce0:	mov	r1, #0
   18ce4:	b	111d0 <setlocale@plt>
   18ce8:	cmp	r3, #0
   18cec:	cmpeq	r2, #0
   18cf0:	bne	18d08 <ftello64@plt+0x7aa8>
   18cf4:	cmp	r1, #0
   18cf8:	cmpeq	r0, #0
   18cfc:	mvnne	r1, #0
   18d00:	mvnne	r0, #0
   18d04:	b	18d24 <ftello64@plt+0x7ac4>
   18d08:	sub	sp, sp, #8
   18d0c:	push	{sp, lr}
   18d10:	bl	18d34 <ftello64@plt+0x7ad4>
   18d14:	ldr	lr, [sp, #4]
   18d18:	add	sp, sp, #8
   18d1c:	pop	{r2, r3}
   18d20:	bx	lr
   18d24:	push	{r1, lr}
   18d28:	mov	r0, #8
   18d2c:	bl	10f78 <raise@plt>
   18d30:	pop	{r1, pc}
   18d34:	cmp	r1, r3
   18d38:	cmpeq	r0, r2
   18d3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18d40:	mov	r4, r0
   18d44:	movcc	r0, #0
   18d48:	mov	r5, r1
   18d4c:	ldr	lr, [sp, #36]	; 0x24
   18d50:	movcc	r1, r0
   18d54:	bcc	18e50 <ftello64@plt+0x7bf0>
   18d58:	cmp	r3, #0
   18d5c:	clzeq	ip, r2
   18d60:	clzne	ip, r3
   18d64:	addeq	ip, ip, #32
   18d68:	cmp	r5, #0
   18d6c:	clzeq	r1, r4
   18d70:	addeq	r1, r1, #32
   18d74:	clzne	r1, r5
   18d78:	sub	ip, ip, r1
   18d7c:	sub	sl, ip, #32
   18d80:	lsl	r9, r3, ip
   18d84:	rsb	fp, ip, #32
   18d88:	orr	r9, r9, r2, lsl sl
   18d8c:	orr	r9, r9, r2, lsr fp
   18d90:	lsl	r8, r2, ip
   18d94:	cmp	r5, r9
   18d98:	cmpeq	r4, r8
   18d9c:	movcc	r0, #0
   18da0:	movcc	r1, r0
   18da4:	bcc	18dc0 <ftello64@plt+0x7b60>
   18da8:	mov	r0, #1
   18dac:	subs	r4, r4, r8
   18db0:	lsl	r1, r0, sl
   18db4:	orr	r1, r1, r0, lsr fp
   18db8:	lsl	r0, r0, ip
   18dbc:	sbc	r5, r5, r9
   18dc0:	cmp	ip, #0
   18dc4:	beq	18e50 <ftello64@plt+0x7bf0>
   18dc8:	lsr	r6, r8, #1
   18dcc:	orr	r6, r6, r9, lsl #31
   18dd0:	lsr	r7, r9, #1
   18dd4:	mov	r2, ip
   18dd8:	b	18dfc <ftello64@plt+0x7b9c>
   18ddc:	subs	r3, r4, r6
   18de0:	sbc	r8, r5, r7
   18de4:	adds	r3, r3, r3
   18de8:	adc	r8, r8, r8
   18dec:	adds	r4, r3, #1
   18df0:	adc	r5, r8, #0
   18df4:	subs	r2, r2, #1
   18df8:	beq	18e18 <ftello64@plt+0x7bb8>
   18dfc:	cmp	r5, r7
   18e00:	cmpeq	r4, r6
   18e04:	bcs	18ddc <ftello64@plt+0x7b7c>
   18e08:	adds	r4, r4, r4
   18e0c:	adc	r5, r5, r5
   18e10:	subs	r2, r2, #1
   18e14:	bne	18dfc <ftello64@plt+0x7b9c>
   18e18:	lsr	r3, r4, ip
   18e1c:	orr	r3, r3, r5, lsl fp
   18e20:	lsr	r2, r5, ip
   18e24:	orr	r3, r3, r5, lsr sl
   18e28:	adds	r0, r0, r4
   18e2c:	mov	r4, r3
   18e30:	lsl	r3, r2, ip
   18e34:	orr	r3, r3, r4, lsl sl
   18e38:	lsl	ip, r4, ip
   18e3c:	orr	r3, r3, r4, lsr fp
   18e40:	adc	r1, r1, r5
   18e44:	subs	r0, r0, ip
   18e48:	mov	r5, r2
   18e4c:	sbc	r1, r1, r3
   18e50:	cmp	lr, #0
   18e54:	strdne	r4, [lr]
   18e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18e5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18e60:	mov	r7, r0
   18e64:	ldr	r6, [pc, #72]	; 18eb4 <ftello64@plt+0x7c54>
   18e68:	ldr	r5, [pc, #72]	; 18eb8 <ftello64@plt+0x7c58>
   18e6c:	add	r6, pc, r6
   18e70:	add	r5, pc, r5
   18e74:	sub	r6, r6, r5
   18e78:	mov	r8, r1
   18e7c:	mov	r9, r2
   18e80:	bl	10f34 <fdopen@plt-0x20>
   18e84:	asrs	r6, r6, #2
   18e88:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18e8c:	mov	r4, #0
   18e90:	add	r4, r4, #1
   18e94:	ldr	r3, [r5], #4
   18e98:	mov	r2, r9
   18e9c:	mov	r1, r8
   18ea0:	mov	r0, r7
   18ea4:	blx	r3
   18ea8:	cmp	r6, r4
   18eac:	bne	18e90 <ftello64@plt+0x7c30>
   18eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18eb4:	andeq	r1, r1, r0, lsr #1
   18eb8:	muleq	r1, r8, r0
   18ebc:	bx	lr
   18ec0:	ldr	r3, [pc, #12]	; 18ed4 <ftello64@plt+0x7c74>
   18ec4:	mov	r1, #0
   18ec8:	add	r3, pc, r3
   18ecc:	ldr	r2, [r3]
   18ed0:	b	11158 <__cxa_atexit@plt>
   18ed4:	andeq	r1, r1, ip, asr #4

Disassembly of section .fini:

00018ed8 <.fini>:
   18ed8:	push	{r3, lr}
   18edc:	pop	{r3, pc}
