Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed May  3 20:38:19 2017
| Host         : DESKTOP-H30IADK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a200t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1071 |          218 |
| Yes          | No                    | No                     |             119 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------------------------+--------------------------+------------------+----------------+
|                 Clock Signal                 |          Enable Signal          |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------------------------+---------------------------------+--------------------------+------------------+----------------+
| ~bclkmon/bclk_BUFG                           |                                 |                          |                1 |              1 |
|  fsmclkmon/CLK                               |                                 |                          |                2 |              2 |
|  bclkmon/bclk_BUFG                           |                                 |                          |                3 |              3 |
| ~serialkclkmon/FSM_onehot_curstate_reg[4][0] | codec/adaui2c/__0/i__n_0        | codec/i2cstart_reg_n_0   |                1 |              3 |
| ~serialkclkmon/FSM_onehot_curstate_reg[4][0] | codec/adaui2c/__2/i__n_0        | codec/i2cstart_reg_n_0   |                2 |              5 |
|  clkmon0/inst/clk_out1                       |                                 | bclkmon/count[4]_i_1_n_0 |                1 |              5 |
|  fsmclkmon/CLK                               | codec/curstate_n_0              | led_OBUF[0]              |                2 |              6 |
| ~serialkclkmon/FSM_onehot_curstate_reg[4][0] | codec/adaui2c/curbit[7]_i_1_n_0 |                          |                4 |              8 |
|  fsmclkmon/CLK                               | codec/i2cdata[61]_i_1_n_0       |                          |                6 |             15 |
|  clkmon0/inst/clk_out1                       |                                 | fsmclkmon/outclk         |                5 |             18 |
| ~bclkmon/bclk_BUFG                           | rx/left[31]_i_1__0_n_0          |                          |               11 |             25 |
| ~bclkmon/bclk_BUFG                           | rx/lrclk_r                      |                          |                7 |             25 |
|  clkmon0/inst/clk_out1                       |                                 |                          |               11 |             25 |
|  bclkmon/bclk_BUFG                           |                                 | tx/bit_cnt[0]_i_1_n_0    |                8 |             32 |
|  bclkmon/bclk_BUFG                           | tx/left[31]_i_1_n_0             |                          |               13 |             48 |
| ~bclkmon/bclk_BUFG                           | rx/lrclk_nedge                  | codec/SR[0]              |               15 |             48 |
| ~lrclk_gen_BUFG                              |                                 | led_OBUF[0]              |              204 |           1016 |
+----------------------------------------------+---------------------------------+--------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     2 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                     1 |
| 15     |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


