<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/ARM/ARMBaseRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_4394675d1fa84070817ace1e93b57e8a.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">ARMBaseRegisterInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="ARMBaseRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- ARMBaseRegisterInfo.h - ARM Register Information Impl ---*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the base ARM implementation of TargetRegisterInfo class.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="MCTargetDesc_2ARMBaseInfo_8h.html">MCTargetDesc/ARMBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="ARMBaseRegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   24</a></span><span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;ARMGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"></span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/// Register allocation hints.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMRI.html">   32</a></span><span class="comment"></span><span class="keyword">namespace </span>ARMRI {</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMRI.html#a419af0cda82ac89442f0d3b070a8b4eaaf83bd18d3419478667dd162f113dabb5">   35</a></span>    <a class="code hl_enumvalue" href="namespacellvm_1_1ARMRI.html#a419af0cda82ac89442f0d3b070a8b4eaaf83bd18d3419478667dd162f113dabb5">RegPairOdd</a>  = 1,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1ARMRI.html#a419af0cda82ac89442f0d3b070a8b4eaa2ae32bcb4cedddc631c44e40903546ec">RegPairEven</a> = 2</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1ARMRI.html#a419af0cda82ac89442f0d3b070a8b4eaa2ae32bcb4cedddc631c44e40903546ec">   37</a></span>  };</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>} <span class="comment">// end namespace ARMRI</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"></span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/// isARMArea1Register - Returns true if the register is a low register (r0-r7)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">/// or a stack/pc register that we should push/pop.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm.html#a80a02a405bb8c0f971331f47ce2efa68">   43</a></span><span class="comment"></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a80a02a405bb8c0f971331f47ce2efa68">isARMArea1Register</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">bool</span> isIOS) {</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  <span class="keyword">using namespace </span>ARM;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="keywordflow">case</span> R0:  <span class="keywordflow">case</span> R1:  <span class="keywordflow">case</span> <a class="code hl_define" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>:  <span class="keywordflow">case</span> R3:</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="MathExtras_8h.html#a166646d6a4037a236119b6e156051d90">R4</a>:  <span class="keywordflow">case</span> R5:  <span class="keywordflow">case</span> <a class="code hl_define" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a>:  <span class="keywordflow">case</span> R7:</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    <span class="keywordflow">case</span> LR:  <span class="keywordflow">case</span> SP:  <span class="keywordflow">case</span> PC:</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="keywordflow">case</span> R8:  <span class="keywordflow">case</span> R9:  <span class="keywordflow">case</span> R10: <span class="keywordflow">case</span> R11: <span class="keywordflow">case</span> R12:</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>      <span class="comment">// For iOS we want r7 and lr to be next to each other.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>      <span class="keywordflow">return</span> !isIOS;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  }</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>}</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm.html#a95342556e3188a7e86d532e22f0df8ed">   59</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a95342556e3188a7e86d532e22f0df8ed">isARMArea2Register</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">bool</span> isIOS) {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="keyword">using namespace </span>ARM;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="keywordflow">case</span> R8: <span class="keywordflow">case</span> R9: <span class="keywordflow">case</span> R10: <span class="keywordflow">case</span> R11: <span class="keywordflow">case</span> R12:</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>      <span class="comment">// iOS has this second area.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>      <span class="keywordflow">return</span> isIOS;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  }</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>}</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm.html#a19c74ab0c04f4300eb23ebc2d1bc338e">   71</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#a19c74ab0c04f4300eb23ebc2d1bc338e">isARMArea3Register</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">bool</span> isIOS) {</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  <span class="keyword">using namespace </span>ARM;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="keywordflow">case</span> D15: <span class="keywordflow">case</span> D14: <span class="keywordflow">case</span> D13: <span class="keywordflow">case</span> D12:</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="keywordflow">case</span> D11: <span class="keywordflow">case</span> D10: <span class="keywordflow">case</span> D9:  <span class="keywordflow">case</span> D8:</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="keywordflow">case</span> D7:  <span class="keywordflow">case</span> D6:  <span class="keywordflow">case</span> D5:  <span class="keywordflow">case</span> D4:</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="keywordflow">case</span> D3:  <span class="keywordflow">case</span> D2:  <span class="keywordflow">case</span> D1:  <span class="keywordflow">case</span> D0:</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="keywordflow">case</span> D31: <span class="keywordflow">case</span> D30: <span class="keywordflow">case</span> D29: <span class="keywordflow">case</span> D28:</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="keywordflow">case</span> D27: <span class="keywordflow">case</span> D26: <span class="keywordflow">case</span> D25: <span class="keywordflow">case</span> D24:</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="keywordflow">case</span> D23: <span class="keywordflow">case</span> D22: <span class="keywordflow">case</span> D21: <span class="keywordflow">case</span> D20:</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keywordflow">case</span> D19: <span class="keywordflow">case</span> D18: <span class="keywordflow">case</span> D17: <span class="keywordflow">case</span> D16:</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  }</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>}</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab75a6192f520e98f9328bd40c28f6a05">   89</a></span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm.html#ab75a6192f520e98f9328bd40c28f6a05">isCalleeSavedRegister</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>                                         <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *CSRegs) {</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; CSRegs[i]; ++i)</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> == CSRegs[i])</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>}</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html">   97</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classARMGenRegisterInfo.html">ARMGenRegisterInfo</a> {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">  /// BasePtr - ARM physical register used as a base ptr in complex stack</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">  /// frames. I.e., when we need a 3rd base, not just SP and FP, due to</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">  /// variable size stack objects.</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">  102</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">BasePtr</a> = ARM::R6;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <span class="comment">// Can be only subclassed.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a2ab05262ecfea64a231a017677192927">ARMBaseRegisterInfo</a>();</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="comment">// Return the opcode that implements &#39;Op&#39;, or 0 if no opcode</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a97b1c6e810b7c14789e149ab97101ddd">  108</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a97b1c6e810b7c14789e149ab97101ddd">getOpcode</a>(<span class="keywordtype">int</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">  /// Code Generation virtual methods...</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a8ae827683289cd88fddbe641f8608b9b">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#ae538c50015c12adeb2477f4ee4b6d2f8">getCalleeSavedRegsViaCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#abb9d03a862069b7f3c4f446e0be8b826">getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                                       <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a2ff75e03dd1389eb5ee642d134e15caf">getNoPreservedMask</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#ac429f32d6cfbb8ea856855221d7b0324">getTLSCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a5e55ddeb12d25d6b87b3237661967c62">getSjLjDispatchPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"></span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">  /// getThisReturnPreservedMask - Returns a call preserved mask specific to the</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">  /// case that &#39;returned&#39; is on an i32 first argument if the calling convention</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">  /// is one that can (partially) model this attribute with a preserved mask</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">  /// (i.e. it is a calling convention that uses the same register for the first</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">  /// i32 argument and an i32 return value)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">  /// Should return NULL in the case that the calling convention does not have</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">  /// this property</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#aee22c8e9e9eb4ac9413ce2adf676379c">getThisReturnPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                                             <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#af5dbaa0b01d96c3c1920b7dd813ad62f">isAsmClobberable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                       <span class="keywordtype">unsigned</span> PhysReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#ac941eb7de76a190c2cf9c3957f716e46">getPointerRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>                     <span class="keywordtype">unsigned</span> Kind = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#ae0f82d201deb3b2ab7fc56508761c752">getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a7d9301f2db70078a258c683a1046f569">getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#afe522c5b4605ba12fa3167e7959b6645">getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                               <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a7b7c6157a16097df4f0582eaa23b3d08">getRegAllocationHints</a>(<span class="keywordtype">unsigned</span> VirtReg,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                             <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="code hl_variable" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a5dfa63dfd6cc0dcd3de682528ef9fda4">updateRegAllocHint</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> NewReg,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                          <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">hasBasePointer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#aee75d3e9f0900bee26680be79a90f9a3">canRealignStack</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  int64_t <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                                   <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#ae7508374329448fb4210c15d9cc79ad7">needsFrameBaseReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a865cf53a6f2e44e020a0c08ad3745862">materializeFrameBaseRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                                    <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                                    int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a71042af2526652b1dda72a24d39bc9ee">resolveFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                         int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a80e267991de80609ed54f97fccf1a7ab">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                          int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#aa0eb9ad617a055468d105965502662c5">cannotEliminateFrame</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="comment">// Debug information queries.</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a62bd21f26df4bfef17d7460a453f3a19">  177</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a62bd21f26df4bfef17d7460a453f3a19">getBaseRegister</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">BasePtr</a>; }</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a188bd5769fc2731491c211e3a48a0957">  179</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a188bd5769fc2731491c211e3a48a0957">isLowRegister</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"></span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  /// emitLoadConstPool - Emits a load from constpool to materialize the</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// specified immediate.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a3c331b138032d3bd427730603cc038a7">emitLoadConstPool</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MBBI,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;dl, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>                    <span class="keywordtype">int</span> Val, <a class="code hl_enumeration" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = <a class="code hl_enumvalue" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                    <span class="keywordtype">unsigned</span> PredReg = 0,</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                    <span class="keywordtype">unsigned</span> MIFlags = <a class="code hl_enumvalue" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">MachineInstr::NoFlags</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"></span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">  /// Code Generation virtual methods...</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#ac25ab1983ee8331e6281acb26981712a">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a1ed534a5a0a5ffd519b403d95c9e212b">trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#aff38ab5d18db335f91dd3fe93ff4014d">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a4ab4194265d15e3af4f75a6630321156">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a36111749f76489876893197bee1de121">eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> II,</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                           <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                           <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"></span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">  /// SrcRC and DstRC will be morphed into NewRC if this returns true</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1ARMBaseRegisterInfo.html#a0dc0ac22a4727eaf94ec9a2fff5fa8b5">shouldCoalesce</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>                      <span class="keywordtype">unsigned</span> DstSubReg,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                      <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>};</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_TARGET_ARM_ARMBASEREGISTERINFO_H</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00043">LiveRegMatrix.cpp:43</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMCTargetDesc_2ARMBaseInfo_8h_html"><div class="ttname"><a href="MCTargetDesc_2ARMBaseInfo_8h.html">ARMBaseInfo.h</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00977">MachineSink.cpp:977</a></div></div>
<div class="ttc" id="aMathExtras_8h_html_a166646d6a4037a236119b6e156051d90"><div class="ttname"><a href="MathExtras_8h.html#a166646d6a4037a236119b6e156051d90">R4</a></div><div class="ttdeci">#define R4(n)</div></div>
<div class="ttc" id="aMathExtras_8h_html_a9211f62d8e1e6de999eaa63ec0f6ae02"><div class="ttname"><a href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a></div><div class="ttdeci">#define R2(n)</div></div>
<div class="ttc" id="aMathExtras_8h_html_ace331bebb5bd2780b8dfb7e6e97db7dd"><div class="ttname"><a href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a></div><div class="ttdeci">#define R6(n)</div></div>
<div class="ttc" id="aTargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassARMGenRegisterInfo_html"><div class="ttname"><a href="classARMGenRegisterInfo.html">ARMGenRegisterInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html">llvm::ARMBaseRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00097">ARMBaseRegisterInfo.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a0dc0ac22a4727eaf94ec9a2fff5fa8b5"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0dc0ac22a4727eaf94ec9a2fff5fa8b5">llvm::ARMBaseRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdoc">SrcRC and DstRC will be morphed into NewRC if this returns true.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00814">ARMBaseRegisterInfo.cpp:814</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a0e2ca33d941092c36d88209114f6fa8f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0e2ca33d941092c36d88209114f6fa8f">llvm::ARMBaseRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00368">ARMBaseRegisterInfo.cpp:368</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a185c9e3a52cfad64d466568e38c70308"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a185c9e3a52cfad64d466568e38c70308">llvm::ARMBaseRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00177">ARMBaseRegisterInfo.cpp:178</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a188bd5769fc2731491c211e3a48a0957"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a188bd5769fc2731491c211e3a48a0957">llvm::ARMBaseRegisterInfo::isLowRegister</a></div><div class="ttdeci">bool isLowRegister(unsigned Reg) const</div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a1ed534a5a0a5ffd519b403d95c9e212b"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a1ed534a5a0a5ffd519b403d95c9e212b">llvm::ARMBaseRegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00471">ARMBaseRegisterInfo.cpp:472</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a235a0e236caca418542d097c0f0fca9c"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a235a0e236caca418542d097c0f0fca9c">llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00486">ARMBaseRegisterInfo.cpp:487</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a2ab05262ecfea64a231a017677192927"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a2ab05262ecfea64a231a017677192927">llvm::ARMBaseRegisterInfo::ARMBaseRegisterInfo</a></div><div class="ttdeci">ARMBaseRegisterInfo()</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00057">ARMBaseRegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a2ff75e03dd1389eb5ee642d134e15caf"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a2ff75e03dd1389eb5ee642d134e15caf">llvm::ARMBaseRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00138">ARMBaseRegisterInfo.cpp:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a36111749f76489876893197bee1de121"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a36111749f76489876893197bee1de121">llvm::ARMBaseRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00738">ARMBaseRegisterInfo.cpp:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a3c331b138032d3bd427730603cc038a7"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a3c331b138032d3bd427730603cc038a7">llvm::ARMBaseRegisterInfo::emitLoadConstPool</a></div><div class="ttdeci">virtual void emitLoadConstPool(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, const DebugLoc &amp;dl, unsigned DestReg, unsigned SubIdx, int Val, ARMCC::CondCodes Pred=ARMCC::AL, unsigned PredReg=0, unsigned MIFlags=MachineInstr::NoFlags) const</div><div class="ttdoc">emitLoadConstPool - Emits a load from constpool to materialize the specified immediate.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00447">ARMBaseRegisterInfo.cpp:447</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a4ab4194265d15e3af4f75a6630321156"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a4ab4194265d15e3af4f75a6630321156">llvm::ARMBaseRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00481">ARMBaseRegisterInfo.cpp:482</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a5dfa63dfd6cc0dcd3de682528ef9fda4"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a5dfa63dfd6cc0dcd3de682528ef9fda4">llvm::ARMBaseRegisterInfo::updateRegAllocHint</a></div><div class="ttdeci">void updateRegAllocHint(unsigned Reg, unsigned NewReg, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00344">ARMBaseRegisterInfo.cpp:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a5e55ddeb12d25d6b87b3237661967c62"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a5e55ddeb12d25d6b87b3237661967c62">llvm::ARMBaseRegisterInfo::getSjLjDispatchPreservedMask</a></div><div class="ttdeci">const uint32_t * getSjLjDispatchPreservedMask(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00150">ARMBaseRegisterInfo.cpp:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a62bd21f26df4bfef17d7460a453f3a19"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a62bd21f26df4bfef17d7460a453f3a19">llvm::ARMBaseRegisterInfo::getBaseRegister</a></div><div class="ttdeci">unsigned getBaseRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00177">ARMBaseRegisterInfo.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a71042af2526652b1dda72a24d39bc9ee"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a71042af2526652b1dda72a24d39bc9ee">llvm::ARMBaseRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00644">ARMBaseRegisterInfo.cpp:644</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a7b7c6157a16097df4f0582eaa23b3d08"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a7b7c6157a16097df4f0582eaa23b3d08">llvm::ARMBaseRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">bool getRegAllocationHints(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00290">ARMBaseRegisterInfo.cpp:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a7d9301f2db70078a258c683a1046f569"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a7d9301f2db70078a258c683a1046f569">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00219">ARMBaseRegisterInfo.cpp:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a80e267991de80609ed54f97fccf1a7ab"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a80e267991de80609ed54f97fccf1a7ab">llvm::ARMBaseRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00672">ARMBaseRegisterInfo.cpp:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a865cf53a6f2e44e020a0c08ad3745862"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a865cf53a6f2e44e020a0c08ad3745862">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const override</div><div class="ttdoc">materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to be a pointer to FrameIdx...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00618">ARMBaseRegisterInfo.cpp:619</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a8ae827683289cd88fddbe641f8608b9b"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a8ae827683289cd88fddbe641f8608b9b">llvm::ARMBaseRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdoc">Code Generation virtual methods...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00065">ARMBaseRegisterInfo.cpp:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_a97b1c6e810b7c14789e149ab97101ddd"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a97b1c6e810b7c14789e149ab97101ddd">llvm::ARMBaseRegisterInfo::getOpcode</a></div><div class="ttdeci">unsigned getOpcode(int Op) const</div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_aa0eb9ad617a055468d105965502662c5"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aa0eb9ad617a055468d105965502662c5">llvm::ARMBaseRegisterInfo::cannotEliminateFrame</a></div><div class="ttdeci">bool cannotEliminateFrame(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00426">ARMBaseRegisterInfo.cpp:427</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ab064b648d7048dcfa869dc4021c54859"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ab064b648d7048dcfa869dc4021c54859">llvm::ARMBaseRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00436">ARMBaseRegisterInfo.cpp:436</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_abb9d03a862069b7f3c4f446e0be8b826"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#abb9d03a862069b7f3c4f446e0be8b826">llvm::ARMBaseRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00120">ARMBaseRegisterInfo.cpp:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ac25ab1983ee8331e6281acb26981712a"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac25ab1983ee8331e6281acb26981712a">llvm::ARMBaseRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Code Generation virtual methods...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00466">ARMBaseRegisterInfo.cpp:467</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ac429f32d6cfbb8ea856855221d7b0324"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac429f32d6cfbb8ea856855221d7b0324">llvm::ARMBaseRegisterInfo::getTLSCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getTLSCallPreservedMask(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00143">ARMBaseRegisterInfo.cpp:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ac941eb7de76a190c2cf9c3957f716e46"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ac941eb7de76a190c2cf9c3957f716e46">llvm::ARMBaseRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00240">ARMBaseRegisterInfo.cpp:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ad7d3d20d0e64bd376f5dd31b1ffc716f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">llvm::ARMBaseRegisterInfo::BasePtr</a></div><div class="ttdeci">unsigned BasePtr</div><div class="ttdoc">BasePtr - ARM physical register used as a base ptr in complex stack frames.</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00102">ARMBaseRegisterInfo.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ae0f82d201deb3b2ab7fc56508761c752"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae0f82d201deb3b2ab7fc56508761c752">llvm::ARMBaseRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00246">ARMBaseRegisterInfo.cpp:246</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ae538c50015c12adeb2477f4ee4b6d2f8"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae538c50015c12adeb2477f4ee4b6d2f8">llvm::ARMBaseRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00110">ARMBaseRegisterInfo.cpp:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_ae7508374329448fb4210c15d9cc79ad7"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae7508374329448fb4210c15d9cc79ad7">llvm::ARMBaseRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdoc">needsFrameBaseReg - Returns true if the instruction's frame index reference would be better served by...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00537">ARMBaseRegisterInfo.cpp:538</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_aee22c8e9e9eb4ac9413ce2adf676379c"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aee22c8e9e9eb4ac9413ce2adf676379c">llvm::ARMBaseRegisterInfo::getThisReturnPreservedMask</a></div><div class="ttdeci">const uint32_t * getThisReturnPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">getThisReturnPreservedMask - Returns a call preserved mask specific to the case that 'returned' is on...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00159">ARMBaseRegisterInfo.cpp:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_aee75d3e9f0900bee26680be79a90f9a3"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aee75d3e9f0900bee26680be79a90f9a3">llvm::ARMBaseRegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00405">ARMBaseRegisterInfo.cpp:405</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_af5dbaa0b01d96c3c1920b7dd813ad62f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#af5dbaa0b01d96c3c1920b7dd813ad62f">llvm::ARMBaseRegisterInfo::isAsmClobberable</a></div><div class="ttdeci">bool isAsmClobberable(const MachineFunction &amp;MF, unsigned PhysReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00213">ARMBaseRegisterInfo.cpp:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_afe522c5b4605ba12fa3167e7959b6645"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#afe522c5b4605ba12fa3167e7959b6645">llvm::ARMBaseRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00253">ARMBaseRegisterInfo.cpp:253</a></div></div>
<div class="ttc" id="aclassllvm_1_1ARMBaseRegisterInfo_html_aff38ab5d18db335f91dd3fe93ff4014d"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aff38ab5d18db335f91dd3fe93ff4014d">llvm::ARMBaseRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00476">ARMBaseRegisterInfo.cpp:477</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a75967179a013c48b7d5b1690cb0b47cc">llvm::MachineInstr::NoFlags</a></div><div class="ttdeci">@ NoFlags</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00081">MachineInstr.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00030">ARMBaseInfo.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdeci">@ AL</div><div class="ttdef"><b>Definition:</b> <a href="Utils_2ARMBaseInfo_8h_source.html#l00046">ARMBaseInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMRI_html_a419af0cda82ac89442f0d3b070a8b4eaa2ae32bcb4cedddc631c44e40903546ec"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#a419af0cda82ac89442f0d3b070a8b4eaa2ae32bcb4cedddc631c44e40903546ec">llvm::ARMRI::RegPairEven</a></div><div class="ttdeci">@ RegPairEven</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00037">ARMBaseRegisterInfo.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMRI_html_a419af0cda82ac89442f0d3b070a8b4eaaf83bd18d3419478667dd162f113dabb5"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#a419af0cda82ac89442f0d3b070a8b4eaaf83bd18d3419478667dd162f113dabb5">llvm::ARMRI::RegPairOdd</a></div><div class="ttdeci">@ RegPairOdd</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00035">ARMBaseRegisterInfo.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a19c74ab0c04f4300eb23ebc2d1bc338e"><div class="ttname"><a href="namespacellvm.html#a19c74ab0c04f4300eb23ebc2d1bc338e">llvm::isARMArea3Register</a></div><div class="ttdeci">static bool isARMArea3Register(unsigned Reg, bool isIOS)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00071">ARMBaseRegisterInfo.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a80a02a405bb8c0f971331f47ce2efa68"><div class="ttname"><a href="namespacellvm.html#a80a02a405bb8c0f971331f47ce2efa68">llvm::isARMArea1Register</a></div><div class="ttdeci">static bool isARMArea1Register(unsigned Reg, bool isIOS)</div><div class="ttdoc">isARMArea1Register - Returns true if the register is a low register (r0-r7) or a stack/pc register th...</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00043">ARMBaseRegisterInfo.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_html_a95342556e3188a7e86d532e22f0df8ed"><div class="ttname"><a href="namespacellvm.html#a95342556e3188a7e86d532e22f0df8ed">llvm::isARMArea2Register</a></div><div class="ttdeci">static bool isARMArea2Register(unsigned Reg, bool isIOS)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00059">ARMBaseRegisterInfo.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab75a6192f520e98f9328bd40c28f6a05"><div class="ttname"><a href="namespacellvm.html#ab75a6192f520e98f9328bd40c28f6a05">llvm::isCalleeSavedRegister</a></div><div class="ttdeci">static bool isCalleeSavedRegister(unsigned Reg, const MCPhysReg *CSRegs)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00089">ARMBaseRegisterInfo.h:89</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:46 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
