INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/data_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/program/new/program_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.sim/program/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/ALU_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/Control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/17289/OneDrive/Fall2021/ECE6463ADV_HARDWARE_DESIGN/RISC-V/milestone2/RISCV_v8/RISCV_v5.srcs/sources_1/new/processor_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_top'
