Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 18 15:08:03 2025
| Host         : DESKTOP-91CSLS9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           30 |
| No           | No                    | Yes                    |             128 |           53 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             102 |           41 |
| Yes          | Yes                   | No                     |            1024 |          480 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+---------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal           |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------+---------------------+------------------+----------------+--------------+
|  slow_clock_BUFG     |                                   |                     |                6 |             13 |         2.17 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[8]_2[0]  | rvmulti/dp/rf/SR[0] |               17 |             32 |         1.88 |
|  slow_clock_BUFG     | rvmulti/ctr/E[0]                  | rvmulti/dp/rf/SR[0] |                8 |             32 |         4.00 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[10]_3[0] | rvmulti/dp/rf/SR[0] |               18 |             32 |         1.78 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[11]_3[0] | rvmulti/dp/rf/SR[0] |               17 |             32 |         1.88 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[10]_1[0] | rvmulti/dp/rf/SR[0] |               20 |             32 |         1.60 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[10]_2[0] | rvmulti/dp/rf/SR[0] |               25 |             32 |         1.28 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/E[0]           | rvmulti/dp/rf/SR[0] |               12 |             32 |         2.67 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[10]_4[0] | rvmulti/dp/rf/SR[0] |               24 |             32 |         1.33 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[10]_5[0] | rvmulti/dp/rf/SR[0] |               13 |             32 |         2.46 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[10]_6[0] | rvmulti/dp/rf/SR[0] |               10 |             32 |         3.20 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[11]_0[0] | rvmulti/dp/rf/SR[0] |               16 |             32 |         2.00 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[11]_2[0] | rvmulti/dp/rf/SR[0] |               17 |             32 |         1.88 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[11]_4[0] | rvmulti/dp/rf/SR[0] |               11 |             32 |         2.91 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[11]_5[0] | rvmulti/dp/rf/SR[0] |               14 |             32 |         2.29 |
|  dp/toggle_value_reg |                                   |                     |               12 |             32 |         2.67 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_5[0]  | rvmulti/dp/rf/SR[0] |                9 |             32 |         3.56 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[9]_5[0]  | rvmulti/dp/rf/SR[0] |               17 |             32 |         1.88 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[9]_8[0]  | rvmulti/dp/rf/SR[0] |               13 |             32 |         2.46 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[9]_0[0]  | rvmulti/dp/rf/SR[0] |                9 |             32 |         3.56 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_6[0]  | rvmulti/dp/rf/SR[0] |               12 |             32 |         2.67 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_9[0]  | rvmulti/dp/rf/SR[0] |               16 |             32 |         2.00 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_3[0]  | rvmulti/dp/rf/SR[0] |               17 |             32 |         1.88 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_7[0]  | rvmulti/dp/rf/SR[0] |               17 |             32 |         1.88 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_0[0]  | rvmulti/dp/rf/SR[0] |               11 |             32 |         2.91 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_1[0]  | rvmulti/dp/rf/SR[0] |                9 |             32 |         3.56 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_4[0]  | rvmulti/dp/rf/SR[0] |               12 |             32 |         2.67 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[9]_3[0]  | rvmulti/dp/rf/SR[0] |               28 |             32 |         1.14 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[9]_6[0]  | rvmulti/dp/rf/SR[0] |               13 |             32 |         2.46 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[8]_1[0]  | rvmulti/dp/rf/SR[0] |               11 |             32 |         2.91 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[9]_7[0]  | rvmulti/dp/rf/SR[0] |               16 |             32 |         2.00 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[8]_3[0]  | rvmulti/dp/rf/SR[0] |               12 |             32 |         2.67 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[9]_2[0]  | rvmulti/dp/rf/SR[0] |               17 |             32 |         1.88 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[7]_8[0]  | rvmulti/dp/rf/SR[0] |               19 |             32 |         1.68 |
|  slow_clock_BUFG     | rvmulti/dp/InstrFF/q_reg[9]_4[0]  | rvmulti/dp/rf/SR[0] |                8 |             32 |         4.00 |
|  CLK12MHZ_IBUF_BUFG  |                                   |                     |               12 |             36 |         3.00 |
|  slow_clock_BUFG     | rvmulti/ctr/IRWrite               | rvmulti/dp/rf/SR[0] |               33 |             70 |         2.12 |
|  slow_clock_BUFG     |                                   | rvmulti/dp/rf/SR[0] |               53 |            128 |         2.42 |
+----------------------+-----------------------------------+---------------------+------------------+----------------+--------------+


