

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Sun Sep  6 13:25:25 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|      147| 1.470 us | 1.470 us |  147|  147|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      128|      128|         2|          2|          2|    64|    yes   |
        |- Loop 2  |       11|       11|         3|          1|          1|    10|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 8 6 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%top_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %top_offset)"   --->   Operation 13 'read' 'top_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bottom_63_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_63_V_read)"   --->   Operation 14 'read' 'bottom_63_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bottom_62_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_62_V_read)"   --->   Operation 15 'read' 'bottom_62_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bottom_61_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_61_V_read)"   --->   Operation 16 'read' 'bottom_61_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bottom_60_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_60_V_read)"   --->   Operation 17 'read' 'bottom_60_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bottom_59_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_59_V_read)"   --->   Operation 18 'read' 'bottom_59_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bottom_58_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_58_V_read)"   --->   Operation 19 'read' 'bottom_58_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bottom_57_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_57_V_read)"   --->   Operation 20 'read' 'bottom_57_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bottom_56_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_56_V_read)"   --->   Operation 21 'read' 'bottom_56_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bottom_55_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_55_V_read)"   --->   Operation 22 'read' 'bottom_55_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bottom_54_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_54_V_read)"   --->   Operation 23 'read' 'bottom_54_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bottom_53_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_53_V_read)"   --->   Operation 24 'read' 'bottom_53_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bottom_52_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_52_V_read)"   --->   Operation 25 'read' 'bottom_52_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bottom_51_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_51_V_read)"   --->   Operation 26 'read' 'bottom_51_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bottom_50_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_50_V_read)"   --->   Operation 27 'read' 'bottom_50_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bottom_49_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_49_V_read)"   --->   Operation 28 'read' 'bottom_49_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bottom_48_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_48_V_read)"   --->   Operation 29 'read' 'bottom_48_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bottom_47_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_47_V_read)"   --->   Operation 30 'read' 'bottom_47_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bottom_46_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_46_V_read)"   --->   Operation 31 'read' 'bottom_46_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bottom_45_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_45_V_read)"   --->   Operation 32 'read' 'bottom_45_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bottom_44_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_44_V_read)"   --->   Operation 33 'read' 'bottom_44_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bottom_43_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_43_V_read)"   --->   Operation 34 'read' 'bottom_43_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bottom_42_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_42_V_read)"   --->   Operation 35 'read' 'bottom_42_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bottom_41_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_41_V_read)"   --->   Operation 36 'read' 'bottom_41_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bottom_40_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_40_V_read)"   --->   Operation 37 'read' 'bottom_40_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bottom_39_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_39_V_read)"   --->   Operation 38 'read' 'bottom_39_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bottom_38_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_38_V_read)"   --->   Operation 39 'read' 'bottom_38_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bottom_37_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_37_V_read)"   --->   Operation 40 'read' 'bottom_37_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bottom_36_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_36_V_read)"   --->   Operation 41 'read' 'bottom_36_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bottom_35_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_35_V_read)"   --->   Operation 42 'read' 'bottom_35_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bottom_34_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_34_V_read)"   --->   Operation 43 'read' 'bottom_34_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bottom_33_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_33_V_read)"   --->   Operation 44 'read' 'bottom_33_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bottom_32_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_32_V_read)"   --->   Operation 45 'read' 'bottom_32_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bottom_31_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_31_V_read)"   --->   Operation 46 'read' 'bottom_31_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bottom_30_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_30_V_read)"   --->   Operation 47 'read' 'bottom_30_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bottom_29_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_29_V_read)"   --->   Operation 48 'read' 'bottom_29_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bottom_28_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_28_V_read)"   --->   Operation 49 'read' 'bottom_28_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%bottom_27_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_27_V_read)"   --->   Operation 50 'read' 'bottom_27_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%bottom_26_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_26_V_read)"   --->   Operation 51 'read' 'bottom_26_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bottom_25_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_25_V_read)"   --->   Operation 52 'read' 'bottom_25_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%bottom_24_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_24_V_read)"   --->   Operation 53 'read' 'bottom_24_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bottom_23_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_23_V_read)"   --->   Operation 54 'read' 'bottom_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bottom_22_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_22_V_read)"   --->   Operation 55 'read' 'bottom_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bottom_21_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_21_V_read)"   --->   Operation 56 'read' 'bottom_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bottom_20_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_20_V_read)"   --->   Operation 57 'read' 'bottom_20_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%bottom_19_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_19_V_read)"   --->   Operation 58 'read' 'bottom_19_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%bottom_18_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_18_V_read)"   --->   Operation 59 'read' 'bottom_18_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bottom_17_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_17_V_read)"   --->   Operation 60 'read' 'bottom_17_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%bottom_16_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_16_V_read)"   --->   Operation 61 'read' 'bottom_16_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bottom_15_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_15_V_read)"   --->   Operation 62 'read' 'bottom_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%bottom_14_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_14_V_read)"   --->   Operation 63 'read' 'bottom_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bottom_13_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_13_V_read)"   --->   Operation 64 'read' 'bottom_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bottom_12_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_12_V_read)"   --->   Operation 65 'read' 'bottom_12_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bottom_11_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_11_V_read)"   --->   Operation 66 'read' 'bottom_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bottom_10_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_10_V_read)"   --->   Operation 67 'read' 'bottom_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bottom_9_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_9_V_read)"   --->   Operation 68 'read' 'bottom_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bottom_8_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_8_V_read)"   --->   Operation 69 'read' 'bottom_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%bottom_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_7_V_read)"   --->   Operation 70 'read' 'bottom_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bottom_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_6_V_read)"   --->   Operation 71 'read' 'bottom_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bottom_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_5_V_read)"   --->   Operation 72 'read' 'bottom_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bottom_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_4_V_read)"   --->   Operation 73 'read' 'bottom_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bottom_3_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_3_V_read)"   --->   Operation 74 'read' 'bottom_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bottom_2_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_2_V_read)"   --->   Operation 75 'read' 'bottom_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%bottom_1_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_1_V_read)"   --->   Operation 76 'read' 'bottom_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%bottom_0_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %bottom_0_V_read)"   --->   Operation 77 'read' 'bottom_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bottom_63_V_read_ca = sext i8 %bottom_63_V_read_1 to i12"   --->   Operation 78 'sext' 'bottom_63_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bottom_62_V_read_ca = sext i8 %bottom_62_V_read_1 to i12"   --->   Operation 79 'sext' 'bottom_62_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%bottom_61_V_read_ca = sext i8 %bottom_61_V_read_1 to i12"   --->   Operation 80 'sext' 'bottom_61_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bottom_60_V_read_ca = sext i8 %bottom_60_V_read_1 to i12"   --->   Operation 81 'sext' 'bottom_60_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%bottom_59_V_read_ca = sext i8 %bottom_59_V_read_1 to i12"   --->   Operation 82 'sext' 'bottom_59_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bottom_58_V_read_ca = sext i8 %bottom_58_V_read_1 to i12"   --->   Operation 83 'sext' 'bottom_58_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%bottom_57_V_read_ca = sext i8 %bottom_57_V_read_1 to i12"   --->   Operation 84 'sext' 'bottom_57_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%bottom_56_V_read_ca = sext i8 %bottom_56_V_read_1 to i12"   --->   Operation 85 'sext' 'bottom_56_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%bottom_55_V_read_ca = sext i8 %bottom_55_V_read_1 to i12"   --->   Operation 86 'sext' 'bottom_55_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%bottom_54_V_read_ca = sext i8 %bottom_54_V_read_1 to i12"   --->   Operation 87 'sext' 'bottom_54_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%bottom_53_V_read_ca = sext i8 %bottom_53_V_read_1 to i12"   --->   Operation 88 'sext' 'bottom_53_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%bottom_52_V_read_ca = sext i8 %bottom_52_V_read_1 to i12"   --->   Operation 89 'sext' 'bottom_52_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%bottom_51_V_read_ca = sext i8 %bottom_51_V_read_1 to i12"   --->   Operation 90 'sext' 'bottom_51_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%bottom_50_V_read_ca = sext i8 %bottom_50_V_read_1 to i12"   --->   Operation 91 'sext' 'bottom_50_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%bottom_49_V_read_ca = sext i8 %bottom_49_V_read_1 to i12"   --->   Operation 92 'sext' 'bottom_49_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bottom_48_V_read_ca = sext i8 %bottom_48_V_read_1 to i12"   --->   Operation 93 'sext' 'bottom_48_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bottom_47_V_read_ca = sext i8 %bottom_47_V_read_1 to i12"   --->   Operation 94 'sext' 'bottom_47_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%bottom_46_V_read_ca = sext i8 %bottom_46_V_read_1 to i12"   --->   Operation 95 'sext' 'bottom_46_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%bottom_45_V_read_ca = sext i8 %bottom_45_V_read_1 to i12"   --->   Operation 96 'sext' 'bottom_45_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%bottom_44_V_read_ca = sext i8 %bottom_44_V_read_1 to i12"   --->   Operation 97 'sext' 'bottom_44_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%bottom_43_V_read_ca = sext i8 %bottom_43_V_read_1 to i12"   --->   Operation 98 'sext' 'bottom_43_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%bottom_42_V_read_ca = sext i8 %bottom_42_V_read_1 to i12"   --->   Operation 99 'sext' 'bottom_42_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%bottom_41_V_read_ca = sext i8 %bottom_41_V_read_1 to i12"   --->   Operation 100 'sext' 'bottom_41_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%bottom_40_V_read_ca = sext i8 %bottom_40_V_read_1 to i12"   --->   Operation 101 'sext' 'bottom_40_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%bottom_39_V_read_ca = sext i8 %bottom_39_V_read_1 to i12"   --->   Operation 102 'sext' 'bottom_39_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%bottom_38_V_read_ca = sext i8 %bottom_38_V_read_1 to i12"   --->   Operation 103 'sext' 'bottom_38_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%bottom_37_V_read_ca = sext i8 %bottom_37_V_read_1 to i12"   --->   Operation 104 'sext' 'bottom_37_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%bottom_36_V_read_ca = sext i8 %bottom_36_V_read_1 to i12"   --->   Operation 105 'sext' 'bottom_36_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bottom_35_V_read_ca = sext i8 %bottom_35_V_read_1 to i12"   --->   Operation 106 'sext' 'bottom_35_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%bottom_34_V_read_ca = sext i8 %bottom_34_V_read_1 to i12"   --->   Operation 107 'sext' 'bottom_34_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%bottom_33_V_read_ca = sext i8 %bottom_33_V_read_1 to i12"   --->   Operation 108 'sext' 'bottom_33_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%bottom_32_V_read_ca = sext i8 %bottom_32_V_read_1 to i12"   --->   Operation 109 'sext' 'bottom_32_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%bottom_31_V_read_ca = sext i8 %bottom_31_V_read_1 to i12"   --->   Operation 110 'sext' 'bottom_31_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%bottom_30_V_read_ca = sext i8 %bottom_30_V_read_1 to i12"   --->   Operation 111 'sext' 'bottom_30_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%bottom_29_V_read_ca = sext i8 %bottom_29_V_read_1 to i12"   --->   Operation 112 'sext' 'bottom_29_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%bottom_28_V_read_ca = sext i8 %bottom_28_V_read_1 to i12"   --->   Operation 113 'sext' 'bottom_28_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%bottom_27_V_read_ca = sext i8 %bottom_27_V_read_1 to i12"   --->   Operation 114 'sext' 'bottom_27_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%bottom_26_V_read_ca = sext i8 %bottom_26_V_read_1 to i12"   --->   Operation 115 'sext' 'bottom_26_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%bottom_25_V_read_ca = sext i8 %bottom_25_V_read_1 to i12"   --->   Operation 116 'sext' 'bottom_25_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%bottom_24_V_read_ca = sext i8 %bottom_24_V_read_1 to i12"   --->   Operation 117 'sext' 'bottom_24_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%bottom_23_V_read_ca = sext i8 %bottom_23_V_read_1 to i12"   --->   Operation 118 'sext' 'bottom_23_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%bottom_22_V_read_ca = sext i8 %bottom_22_V_read_1 to i12"   --->   Operation 119 'sext' 'bottom_22_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%bottom_21_V_read_ca = sext i8 %bottom_21_V_read_1 to i12"   --->   Operation 120 'sext' 'bottom_21_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%bottom_20_V_read_ca = sext i8 %bottom_20_V_read_1 to i12"   --->   Operation 121 'sext' 'bottom_20_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%bottom_19_V_read_ca = sext i8 %bottom_19_V_read_1 to i12"   --->   Operation 122 'sext' 'bottom_19_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%bottom_18_V_read_ca = sext i8 %bottom_18_V_read_1 to i12"   --->   Operation 123 'sext' 'bottom_18_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%bottom_17_V_read_ca = sext i8 %bottom_17_V_read_1 to i12"   --->   Operation 124 'sext' 'bottom_17_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%bottom_16_V_read_ca = sext i8 %bottom_16_V_read_1 to i12"   --->   Operation 125 'sext' 'bottom_16_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%bottom_15_V_read_ca = sext i8 %bottom_15_V_read_1 to i12"   --->   Operation 126 'sext' 'bottom_15_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%bottom_14_V_read_ca = sext i8 %bottom_14_V_read_1 to i12"   --->   Operation 127 'sext' 'bottom_14_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%bottom_13_V_read_ca = sext i8 %bottom_13_V_read_1 to i12"   --->   Operation 128 'sext' 'bottom_13_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%bottom_12_V_read_ca = sext i8 %bottom_12_V_read_1 to i12"   --->   Operation 129 'sext' 'bottom_12_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%bottom_11_V_read_ca = sext i8 %bottom_11_V_read_1 to i12"   --->   Operation 130 'sext' 'bottom_11_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%bottom_10_V_read_ca = sext i8 %bottom_10_V_read_1 to i12"   --->   Operation 131 'sext' 'bottom_10_V_read_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%bottom_9_V_read_cas = sext i8 %bottom_9_V_read_1 to i12"   --->   Operation 132 'sext' 'bottom_9_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%bottom_8_V_read_cas = sext i8 %bottom_8_V_read_1 to i12"   --->   Operation 133 'sext' 'bottom_8_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%bottom_7_V_read_cas = sext i8 %bottom_7_V_read_1 to i12"   --->   Operation 134 'sext' 'bottom_7_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%bottom_6_V_read_cas = sext i8 %bottom_6_V_read_1 to i12"   --->   Operation 135 'sext' 'bottom_6_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%bottom_5_V_read_cas = sext i8 %bottom_5_V_read_1 to i12"   --->   Operation 136 'sext' 'bottom_5_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%bottom_4_V_read_cas = sext i8 %bottom_4_V_read_1 to i12"   --->   Operation 137 'sext' 'bottom_4_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%bottom_3_V_read_cas = sext i8 %bottom_3_V_read_1 to i12"   --->   Operation 138 'sext' 'bottom_3_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%bottom_2_V_read_cas = sext i8 %bottom_2_V_read_1 to i12"   --->   Operation 139 'sext' 'bottom_2_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%bottom_1_V_read_cas = sext i8 %bottom_1_V_read_1 to i12"   --->   Operation 140 'sext' 'bottom_1_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%bottom_0_V_read_cas = sext i8 %bottom_0_V_read_1 to i12"   --->   Operation 141 'sext' 'bottom_0_V_read_cas' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %top, [6 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 120, [6 x i8]* @p_str256, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.75ns)   --->   "br label %.preheader261" [ResNet/matmul.cc:23]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%buf_9_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_9_V, %hls_label_1 ]"   --->   Operation 144 'phi' 'buf_9_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%buf_8_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_8_V, %hls_label_1 ]"   --->   Operation 145 'phi' 'buf_8_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%buf_7_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_7_V, %hls_label_1 ]"   --->   Operation 146 'phi' 'buf_7_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%buf_6_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_6_V, %hls_label_1 ]"   --->   Operation 147 'phi' 'buf_6_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%buf_5_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_5_V, %hls_label_1 ]"   --->   Operation 148 'phi' 'buf_5_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%buf_4_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_4_V, %hls_label_1 ]"   --->   Operation 149 'phi' 'buf_4_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%buf_3_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_3_V, %hls_label_1 ]"   --->   Operation 150 'phi' 'buf_3_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%buf_2_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_2_V, %hls_label_1 ]"   --->   Operation 151 'phi' 'buf_2_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%buf_1_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_1_V, %hls_label_1 ]"   --->   Operation 152 'phi' 'buf_1_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%buf_0_V_0 = phi i12 [ 2046, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %buf_0_V, %hls_label_1 ]"   --->   Operation 153 'phi' 'buf_0_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%cii_0 = phi i7 [ 0, %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ %cii, %hls_label_1 ]"   --->   Operation 154 'phi' 'cii_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.86ns)   --->   "%icmp_ln23 = icmp eq i7 %cii_0, -64" [ResNet/matmul.cc:23]   --->   Operation 155 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 156 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.89ns)   --->   "%cii = add i7 %cii_0, 1" [ResNet/matmul.cc:23]   --->   Operation 157 'add' 'cii' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader.preheader, label %hls_label_1" [ResNet/matmul.cc:23]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %cii_0 to i64" [ResNet/matmul.cc:27]   --->   Operation 159 'zext' 'zext_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i7 %cii_0 to i6" [ResNet/matmul.cc:27]   --->   Operation 160 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.97ns)   --->   "%tmp_5 = call i12 @_ssdm_op_Mux.ap_auto.64i12.i6(i12 %bottom_0_V_read_cas, i12 %bottom_1_V_read_cas, i12 %bottom_2_V_read_cas, i12 %bottom_3_V_read_cas, i12 %bottom_4_V_read_cas, i12 %bottom_5_V_read_cas, i12 %bottom_6_V_read_cas, i12 %bottom_7_V_read_cas, i12 %bottom_8_V_read_cas, i12 %bottom_9_V_read_cas, i12 %bottom_10_V_read_ca, i12 %bottom_11_V_read_ca, i12 %bottom_12_V_read_ca, i12 %bottom_13_V_read_ca, i12 %bottom_14_V_read_ca, i12 %bottom_15_V_read_ca, i12 %bottom_16_V_read_ca, i12 %bottom_17_V_read_ca, i12 %bottom_18_V_read_ca, i12 %bottom_19_V_read_ca, i12 %bottom_20_V_read_ca, i12 %bottom_21_V_read_ca, i12 %bottom_22_V_read_ca, i12 %bottom_23_V_read_ca, i12 %bottom_24_V_read_ca, i12 %bottom_25_V_read_ca, i12 %bottom_26_V_read_ca, i12 %bottom_27_V_read_ca, i12 %bottom_28_V_read_ca, i12 %bottom_29_V_read_ca, i12 %bottom_30_V_read_ca, i12 %bottom_31_V_read_ca, i12 %bottom_32_V_read_ca, i12 %bottom_33_V_read_ca, i12 %bottom_34_V_read_ca, i12 %bottom_35_V_read_ca, i12 %bottom_36_V_read_ca, i12 %bottom_37_V_read_ca, i12 %bottom_38_V_read_ca, i12 %bottom_39_V_read_ca, i12 %bottom_40_V_read_ca, i12 %bottom_41_V_read_ca, i12 %bottom_42_V_read_ca, i12 %bottom_43_V_read_ca, i12 %bottom_44_V_read_ca, i12 %bottom_45_V_read_ca, i12 %bottom_46_V_read_ca, i12 %bottom_47_V_read_ca, i12 %bottom_48_V_read_ca, i12 %bottom_49_V_read_ca, i12 %bottom_50_V_read_ca, i12 %bottom_51_V_read_ca, i12 %bottom_52_V_read_ca, i12 %bottom_53_V_read_ca, i12 %bottom_54_V_read_ca, i12 %bottom_55_V_read_ca, i12 %bottom_56_V_read_ca, i12 %bottom_57_V_read_ca, i12 %bottom_58_V_read_ca, i12 %bottom_59_V_read_ca, i12 %bottom_60_V_read_ca, i12 %bottom_61_V_read_ca, i12 %bottom_62_V_read_ca, i12 %bottom_63_V_read_ca, i6 %trunc_ln1116)" [ResNet/matmul.cc:27]   --->   Operation 161 'mux' 'tmp_5' <Predicate = (!icmp_ln23)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%linear_weight_V_0_ad = getelementptr [64 x i1]* @linear_weight_V_0, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 162 'getelementptr' 'linear_weight_V_0_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (1.35ns)   --->   "%linear_weight_V_0_lo = load i1* %linear_weight_V_0_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 163 'load' 'linear_weight_V_0_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%linear_weight_V_1_ad = getelementptr [64 x i1]* @linear_weight_V_1, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 164 'getelementptr' 'linear_weight_V_1_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (1.35ns)   --->   "%linear_weight_V_1_lo = load i1* %linear_weight_V_1_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 165 'load' 'linear_weight_V_1_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%linear_weight_V_2_ad = getelementptr [64 x i1]* @linear_weight_V_2, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 166 'getelementptr' 'linear_weight_V_2_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 167 [2/2] (1.35ns)   --->   "%linear_weight_V_2_lo = load i1* %linear_weight_V_2_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 167 'load' 'linear_weight_V_2_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%linear_weight_V_3_ad = getelementptr [64 x i1]* @linear_weight_V_3, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 168 'getelementptr' 'linear_weight_V_3_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (1.35ns)   --->   "%linear_weight_V_3_lo = load i1* %linear_weight_V_3_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 169 'load' 'linear_weight_V_3_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%linear_weight_V_4_ad = getelementptr [64 x i1]* @linear_weight_V_4, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 170 'getelementptr' 'linear_weight_V_4_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (1.35ns)   --->   "%linear_weight_V_4_lo = load i1* %linear_weight_V_4_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 171 'load' 'linear_weight_V_4_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%linear_weight_V_5_ad = getelementptr [64 x i1]* @linear_weight_V_5, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 172 'getelementptr' 'linear_weight_V_5_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (1.35ns)   --->   "%linear_weight_V_5_lo = load i1* %linear_weight_V_5_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 173 'load' 'linear_weight_V_5_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%linear_weight_V_6_ad = getelementptr [64 x i1]* @linear_weight_V_6, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 174 'getelementptr' 'linear_weight_V_6_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 175 [2/2] (1.35ns)   --->   "%linear_weight_V_6_lo = load i1* %linear_weight_V_6_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 175 'load' 'linear_weight_V_6_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%linear_weight_V_7_ad = getelementptr [64 x i1]* @linear_weight_V_7, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 176 'getelementptr' 'linear_weight_V_7_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (1.35ns)   --->   "%linear_weight_V_7_lo = load i1* %linear_weight_V_7_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 177 'load' 'linear_weight_V_7_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%linear_weight_V_8_ad = getelementptr [64 x i1]* @linear_weight_V_8, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 178 'getelementptr' 'linear_weight_V_8_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (1.35ns)   --->   "%linear_weight_V_8_lo = load i1* %linear_weight_V_8_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 179 'load' 'linear_weight_V_8_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%linear_weight_V_9_ad = getelementptr [64 x i1]* @linear_weight_V_9, i64 0, i64 %zext_ln27" [ResNet/matmul.cc:27]   --->   Operation 180 'getelementptr' 'linear_weight_V_9_ad' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 181 [2/2] (1.35ns)   --->   "%linear_weight_V_9_lo = load i1* %linear_weight_V_9_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 181 'load' 'linear_weight_V_9_lo' <Predicate = (!icmp_ln23)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [ResNet/matmul.cc:23]   --->   Operation 182 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ResNet/matmul.cc:24]   --->   Operation 183 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %tmp_5 to i22" [ResNet/matmul.cc:27]   --->   Operation 184 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/2] (1.35ns)   --->   "%linear_weight_V_0_lo = load i1* %linear_weight_V_0_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 185 'load' 'linear_weight_V_0_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %tmp_5, i10 0)" [ResNet/matmul.cc:27]   --->   Operation 186 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.08ns)   --->   "%sub_ln1118 = sub i22 %shl_ln, %sext_ln1117" [ResNet/matmul.cc:27]   --->   Operation 187 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.43ns)   --->   "%select_ln1118 = select i1 %linear_weight_V_0_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 188 'select' 'select_ln1118' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %select_ln1118 to i23" [ResNet/matmul.cc:27]   --->   Operation 189 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_0_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 190 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i19 %shl_ln1 to i23" [ResNet/matmul.cc:27]   --->   Operation 191 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i22 %select_ln1118 to i20" [ResNet/matmul.cc:27]   --->   Operation 192 'trunc' 'trunc_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i19 %shl_ln1 to i20" [ResNet/matmul.cc:27]   --->   Operation 193 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.08ns)   --->   "%add_ln1192 = add i23 %sext_ln728, %sext_ln1118" [ResNet/matmul.cc:27]   --->   Operation 194 'add' 'add_ln1192' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (1.06ns)   --->   "%add_ln1192_40 = add i20 %trunc_ln1192, %sext_ln1192" [ResNet/matmul.cc:27]   --->   Operation 195 'add' 'add_ln1192_40' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 196 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 197 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 198 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 199 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_123 to i12" [ResNet/matmul.cc:27]   --->   Operation 200 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.96ns)   --->   "%add_ln415 = add i12 %zext_ln415, %trunc_ln7" [ResNet/matmul.cc:27]   --->   Operation 201 'add' 'add_ln415' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 202 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_124, true" [ResNet/matmul.cc:27]   --->   Operation 203 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_122, %xor_ln416" [ResNet/matmul.cc:27]   --->   Operation 204 'and' 'and_ln416' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 205 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 206 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.69ns)   --->   "%icmp_ln879 = icmp eq i3 %tmp_6, -1" [ResNet/matmul.cc:27]   --->   Operation 207 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 208 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.88ns)   --->   "%icmp_ln879_1 = icmp eq i4 %tmp_8, -1" [ResNet/matmul.cc:27]   --->   Operation 209 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.88ns)   --->   "%icmp_ln768 = icmp eq i4 %tmp_8, 0" [ResNet/matmul.cc:27]   --->   Operation 210 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [ResNet/matmul.cc:27]   --->   Operation 211 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_40, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 212 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_126, true" [ResNet/matmul.cc:27]   --->   Operation 213 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [ResNet/matmul.cc:27]   --->   Operation 214 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [ResNet/matmul.cc:27]   --->   Operation 215 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_1" [ResNet/matmul.cc:27]   --->   Operation 216 'and' 'and_ln781' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [ResNet/matmul.cc:27]   --->   Operation 217 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_125, %xor_ln785" [ResNet/matmul.cc:27]   --->   Operation 218 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.33ns)   --->   "%xor_ln785_4 = xor i1 %tmp_121, true" [ResNet/matmul.cc:27]   --->   Operation 219 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_4" [ResNet/matmul.cc:27]   --->   Operation 220 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_125, %select_ln416" [ResNet/matmul.cc:27]   --->   Operation 221 'and' 'and_ln786' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [ResNet/matmul.cc:27]   --->   Operation 222 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_34)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [ResNet/matmul.cc:27]   --->   Operation 223 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_34 = and i1 %tmp_121, %xor_ln786" [ResNet/matmul.cc:27]   --->   Operation 224 'and' 'and_ln786_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_34, %and_ln785" [ResNet/matmul.cc:27]   --->   Operation 225 'or' 'or_ln340' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node buf_0_V)   --->   "%or_ln340_38 = or i1 %and_ln786, %xor_ln785_4" [ResNet/matmul.cc:27]   --->   Operation 226 'or' 'or_ln340_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node buf_0_V)   --->   "%or_ln340_39 = or i1 %or_ln340_38, %and_ln781" [ResNet/matmul.cc:27]   --->   Operation 227 'or' 'or_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i12 2047, i12 %add_ln415" [ResNet/matmul.cc:27]   --->   Operation 228 'select' 'select_ln340' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node buf_0_V)   --->   "%select_ln388 = select i1 %and_ln786_34, i12 -2048, i12 %add_ln415" [ResNet/matmul.cc:27]   --->   Operation 229 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_0_V = select i1 %or_ln340_39, i12 %select_ln340, i12 %select_ln388" [ResNet/matmul.cc:27]   --->   Operation 230 'select' 'buf_0_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 231 [1/2] (1.35ns)   --->   "%linear_weight_V_1_lo = load i1* %linear_weight_V_1_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 231 'load' 'linear_weight_V_1_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 232 [1/1] (0.43ns)   --->   "%select_ln1118_1 = select i1 %linear_weight_V_1_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 232 'select' 'select_ln1118_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i22 %select_ln1118_1 to i23" [ResNet/matmul.cc:27]   --->   Operation 233 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_1_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 234 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i19 %shl_ln728_s to i23" [ResNet/matmul.cc:27]   --->   Operation 235 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln1192_1 = trunc i22 %select_ln1118_1 to i20" [ResNet/matmul.cc:27]   --->   Operation 236 'trunc' 'trunc_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i19 %shl_ln728_s to i20" [ResNet/matmul.cc:27]   --->   Operation 237 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.08ns)   --->   "%add_ln1192_31 = add i23 %sext_ln728_1, %sext_ln1118_1" [ResNet/matmul.cc:27]   --->   Operation 238 'add' 'add_ln1192_31' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (1.06ns)   --->   "%add_ln1192_41 = add i20 %trunc_ln1192_1, %sext_ln1192_1" [ResNet/matmul.cc:27]   --->   Operation 239 'add' 'add_ln1192_41' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 240 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_31, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 241 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 242 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_31, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 243 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_129 to i12" [ResNet/matmul.cc:27]   --->   Operation 244 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.96ns)   --->   "%add_ln415_1 = add i12 %zext_ln415_1, %trunc_ln708_1" [ResNet/matmul.cc:27]   --->   Operation 245 'add' 'add_ln415_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_1, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 246 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_1 = xor i1 %tmp_130, true" [ResNet/matmul.cc:27]   --->   Operation 247 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_128, %xor_ln416_1" [ResNet/matmul.cc:27]   --->   Operation 248 'and' 'and_ln416_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_1, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 249 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_31, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 250 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.69ns)   --->   "%icmp_ln879_2 = icmp eq i3 %tmp_9, -1" [ResNet/matmul.cc:27]   --->   Operation 251 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_31, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 252 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.88ns)   --->   "%icmp_ln879_3 = icmp eq i4 %tmp_1, -1" [ResNet/matmul.cc:27]   --->   Operation 253 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.88ns)   --->   "%icmp_ln768_1 = icmp eq i4 %tmp_1, 0" [ResNet/matmul.cc:27]   --->   Operation 254 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [ResNet/matmul.cc:27]   --->   Operation 255 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_41, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 256 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_1 = xor i1 %tmp_132, true" [ResNet/matmul.cc:27]   --->   Operation 257 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1" [ResNet/matmul.cc:27]   --->   Operation 258 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3" [ResNet/matmul.cc:27]   --->   Operation 259 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 260 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3" [ResNet/matmul.cc:27]   --->   Operation 260 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785_1 = xor i1 %select_ln777_1, true" [ResNet/matmul.cc:27]   --->   Operation 261 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785_1 = or i1 %tmp_131, %xor_ln785_1" [ResNet/matmul.cc:27]   --->   Operation 262 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.33ns)   --->   "%xor_ln785_10 = xor i1 %tmp_127, true" [ResNet/matmul.cc:27]   --->   Operation 263 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_10" [ResNet/matmul.cc:27]   --->   Operation 264 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_131, %select_ln416_1" [ResNet/matmul.cc:27]   --->   Operation 265 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1" [ResNet/matmul.cc:27]   --->   Operation 266 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_35)   --->   "%xor_ln786_18 = xor i1 %or_ln786_1, true" [ResNet/matmul.cc:27]   --->   Operation 267 'xor' 'xor_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_35 = and i1 %tmp_127, %xor_ln786_18" [ResNet/matmul.cc:27]   --->   Operation 268 'and' 'and_ln786_35' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_35, %and_ln785_1" [ResNet/matmul.cc:27]   --->   Operation 269 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node buf_1_V)   --->   "%or_ln340_40 = or i1 %and_ln786_1, %xor_ln785_10" [ResNet/matmul.cc:27]   --->   Operation 270 'or' 'or_ln340_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node buf_1_V)   --->   "%or_ln340_41 = or i1 %or_ln340_40, %and_ln781_1" [ResNet/matmul.cc:27]   --->   Operation 271 'or' 'or_ln340_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i12 2047, i12 %add_ln415_1" [ResNet/matmul.cc:27]   --->   Operation 272 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node buf_1_V)   --->   "%select_ln388_1 = select i1 %and_ln786_35, i12 -2048, i12 %add_ln415_1" [ResNet/matmul.cc:27]   --->   Operation 273 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_1_V = select i1 %or_ln340_41, i12 %select_ln340_1, i12 %select_ln388_1" [ResNet/matmul.cc:27]   --->   Operation 274 'select' 'buf_1_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 275 [1/2] (1.35ns)   --->   "%linear_weight_V_2_lo = load i1* %linear_weight_V_2_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 275 'load' 'linear_weight_V_2_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 276 [1/1] (0.43ns)   --->   "%select_ln1118_2 = select i1 %linear_weight_V_2_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 276 'select' 'select_ln1118_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %select_ln1118_2 to i23" [ResNet/matmul.cc:27]   --->   Operation 277 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_2_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 278 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i19 %shl_ln728_1 to i23" [ResNet/matmul.cc:27]   --->   Operation 279 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln1192_2 = trunc i22 %select_ln1118_2 to i20" [ResNet/matmul.cc:27]   --->   Operation 280 'trunc' 'trunc_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i19 %shl_ln728_1 to i20" [ResNet/matmul.cc:27]   --->   Operation 281 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (1.08ns)   --->   "%add_ln1192_32 = add i23 %sext_ln728_2, %sext_ln1118_2" [ResNet/matmul.cc:27]   --->   Operation 282 'add' 'add_ln1192_32' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (1.06ns)   --->   "%add_ln1192_42 = add i20 %trunc_ln1192_2, %sext_ln1192_2" [ResNet/matmul.cc:27]   --->   Operation 283 'add' 'add_ln1192_42' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 284 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_32, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 285 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 286 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_32, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 287 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_135 to i12" [ResNet/matmul.cc:27]   --->   Operation 288 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.96ns)   --->   "%add_ln415_2 = add i12 %zext_ln415_2, %trunc_ln708_2" [ResNet/matmul.cc:27]   --->   Operation 289 'add' 'add_ln415_2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_2, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 290 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%xor_ln416_2 = xor i1 %tmp_136, true" [ResNet/matmul.cc:27]   --->   Operation 291 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_2 = and i1 %tmp_134, %xor_ln416_2" [ResNet/matmul.cc:27]   --->   Operation 292 'and' 'and_ln416_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_2, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 293 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_32, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 294 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.69ns)   --->   "%icmp_ln879_4 = icmp eq i3 %tmp_2, -1" [ResNet/matmul.cc:27]   --->   Operation 295 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_32, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 296 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.88ns)   --->   "%icmp_ln879_5 = icmp eq i4 %tmp_3, -1" [ResNet/matmul.cc:27]   --->   Operation 297 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.88ns)   --->   "%icmp_ln768_2 = icmp eq i4 %tmp_3, 0" [ResNet/matmul.cc:27]   --->   Operation 298 'icmp' 'icmp_ln768_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2" [ResNet/matmul.cc:27]   --->   Operation 299 'select' 'select_ln777_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_42, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 300 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_138, true" [ResNet/matmul.cc:27]   --->   Operation 301 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2" [ResNet/matmul.cc:27]   --->   Operation 302 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5" [ResNet/matmul.cc:27]   --->   Operation 303 'select' 'select_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5" [ResNet/matmul.cc:27]   --->   Operation 304 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785_2 = xor i1 %select_ln777_2, true" [ResNet/matmul.cc:27]   --->   Operation 305 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785_2 = or i1 %tmp_137, %xor_ln785_2" [ResNet/matmul.cc:27]   --->   Operation 306 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.33ns)   --->   "%xor_ln785_11 = xor i1 %tmp_133, true" [ResNet/matmul.cc:27]   --->   Operation 307 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_11" [ResNet/matmul.cc:27]   --->   Operation 308 'and' 'and_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_137, %select_ln416_2" [ResNet/matmul.cc:27]   --->   Operation 309 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2" [ResNet/matmul.cc:27]   --->   Operation 310 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%xor_ln786_19 = xor i1 %or_ln786_2, true" [ResNet/matmul.cc:27]   --->   Operation 311 'xor' 'xor_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_36 = and i1 %tmp_133, %xor_ln786_19" [ResNet/matmul.cc:27]   --->   Operation 312 'and' 'and_ln786_36' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %and_ln786_36, %and_ln785_2" [ResNet/matmul.cc:27]   --->   Operation 313 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node buf_2_V)   --->   "%or_ln340_42 = or i1 %and_ln786_2, %xor_ln785_11" [ResNet/matmul.cc:27]   --->   Operation 314 'or' 'or_ln340_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node buf_2_V)   --->   "%or_ln340_43 = or i1 %or_ln340_42, %and_ln781_2" [ResNet/matmul.cc:27]   --->   Operation 315 'or' 'or_ln340_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i12 2047, i12 %add_ln415_2" [ResNet/matmul.cc:27]   --->   Operation 316 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node buf_2_V)   --->   "%select_ln388_2 = select i1 %and_ln786_36, i12 -2048, i12 %add_ln415_2" [ResNet/matmul.cc:27]   --->   Operation 317 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_2_V = select i1 %or_ln340_43, i12 %select_ln340_2, i12 %select_ln388_2" [ResNet/matmul.cc:27]   --->   Operation 318 'select' 'buf_2_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/2] (1.35ns)   --->   "%linear_weight_V_3_lo = load i1* %linear_weight_V_3_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 319 'load' 'linear_weight_V_3_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 320 [1/1] (0.43ns)   --->   "%select_ln1118_3 = select i1 %linear_weight_V_3_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 320 'select' 'select_ln1118_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i22 %select_ln1118_3 to i23" [ResNet/matmul.cc:27]   --->   Operation 321 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_3_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 322 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i19 %shl_ln728_2 to i23" [ResNet/matmul.cc:27]   --->   Operation 323 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln1192_3 = trunc i22 %select_ln1118_3 to i20" [ResNet/matmul.cc:27]   --->   Operation 324 'trunc' 'trunc_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i19 %shl_ln728_2 to i20" [ResNet/matmul.cc:27]   --->   Operation 325 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (1.08ns)   --->   "%add_ln1192_33 = add i23 %sext_ln728_3, %sext_ln1118_3" [ResNet/matmul.cc:27]   --->   Operation 326 'add' 'add_ln1192_33' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (1.06ns)   --->   "%add_ln1192_43 = add i20 %trunc_ln1192_3, %sext_ln1192_3" [ResNet/matmul.cc:27]   --->   Operation 327 'add' 'add_ln1192_43' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 328 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_33, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 329 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 330 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_33, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 331 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_141 to i12" [ResNet/matmul.cc:27]   --->   Operation 332 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.96ns)   --->   "%add_ln415_3 = add i12 %zext_ln415_3, %trunc_ln708_3" [ResNet/matmul.cc:27]   --->   Operation 333 'add' 'add_ln415_3' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_3, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 334 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%xor_ln416_3 = xor i1 %tmp_142, true" [ResNet/matmul.cc:27]   --->   Operation 335 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_3 = and i1 %tmp_140, %xor_ln416_3" [ResNet/matmul.cc:27]   --->   Operation 336 'and' 'and_ln416_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_3, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 337 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_4 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_33, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 338 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.69ns)   --->   "%icmp_ln879_6 = icmp eq i3 %tmp_4, -1" [ResNet/matmul.cc:27]   --->   Operation 339 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_33, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 340 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.88ns)   --->   "%icmp_ln879_7 = icmp eq i4 %tmp_10, -1" [ResNet/matmul.cc:27]   --->   Operation 341 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.88ns)   --->   "%icmp_ln768_3 = icmp eq i4 %tmp_10, 0" [ResNet/matmul.cc:27]   --->   Operation 342 'icmp' 'icmp_ln768_3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3" [ResNet/matmul.cc:27]   --->   Operation 343 'select' 'select_ln777_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_43, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 344 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_3 = xor i1 %tmp_144, true" [ResNet/matmul.cc:27]   --->   Operation 345 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3" [ResNet/matmul.cc:27]   --->   Operation 346 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7" [ResNet/matmul.cc:27]   --->   Operation 347 'select' 'select_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7" [ResNet/matmul.cc:27]   --->   Operation 348 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_3 = xor i1 %select_ln777_3, true" [ResNet/matmul.cc:27]   --->   Operation 349 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_3 = or i1 %tmp_143, %xor_ln785_3" [ResNet/matmul.cc:27]   --->   Operation 350 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.33ns)   --->   "%xor_ln785_12 = xor i1 %tmp_139, true" [ResNet/matmul.cc:27]   --->   Operation 351 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_12" [ResNet/matmul.cc:27]   --->   Operation 352 'and' 'and_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_143, %select_ln416_3" [ResNet/matmul.cc:27]   --->   Operation 353 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3" [ResNet/matmul.cc:27]   --->   Operation 354 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_37)   --->   "%xor_ln786_20 = xor i1 %or_ln786_3, true" [ResNet/matmul.cc:27]   --->   Operation 355 'xor' 'xor_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_37 = and i1 %tmp_139, %xor_ln786_20" [ResNet/matmul.cc:27]   --->   Operation 356 'and' 'and_ln786_37' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %and_ln786_37, %and_ln785_3" [ResNet/matmul.cc:27]   --->   Operation 357 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node buf_3_V)   --->   "%or_ln340_44 = or i1 %and_ln786_3, %xor_ln785_12" [ResNet/matmul.cc:27]   --->   Operation 358 'or' 'or_ln340_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node buf_3_V)   --->   "%or_ln340_45 = or i1 %or_ln340_44, %and_ln781_3" [ResNet/matmul.cc:27]   --->   Operation 359 'or' 'or_ln340_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_3, i12 2047, i12 %add_ln415_3" [ResNet/matmul.cc:27]   --->   Operation 360 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node buf_3_V)   --->   "%select_ln388_3 = select i1 %and_ln786_37, i12 -2048, i12 %add_ln415_3" [ResNet/matmul.cc:27]   --->   Operation 361 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_3_V = select i1 %or_ln340_45, i12 %select_ln340_3, i12 %select_ln388_3" [ResNet/matmul.cc:27]   --->   Operation 362 'select' 'buf_3_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 363 [1/2] (1.35ns)   --->   "%linear_weight_V_4_lo = load i1* %linear_weight_V_4_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 363 'load' 'linear_weight_V_4_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 364 [1/1] (0.43ns)   --->   "%select_ln1118_4 = select i1 %linear_weight_V_4_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 364 'select' 'select_ln1118_4' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %select_ln1118_4 to i23" [ResNet/matmul.cc:27]   --->   Operation 365 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_4_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 366 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i19 %shl_ln728_3 to i23" [ResNet/matmul.cc:27]   --->   Operation 367 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln1192_4 = trunc i22 %select_ln1118_4 to i20" [ResNet/matmul.cc:27]   --->   Operation 368 'trunc' 'trunc_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i19 %shl_ln728_3 to i20" [ResNet/matmul.cc:27]   --->   Operation 369 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (1.08ns)   --->   "%add_ln1192_34 = add i23 %sext_ln728_4, %sext_ln1118_4" [ResNet/matmul.cc:27]   --->   Operation 370 'add' 'add_ln1192_34' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (1.06ns)   --->   "%add_ln1192_44 = add i20 %trunc_ln1192_4, %sext_ln1192_4" [ResNet/matmul.cc:27]   --->   Operation 371 'add' 'add_ln1192_44' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 372 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_34, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 373 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 374 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_34, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 375 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln415_4 = zext i1 %tmp_147 to i12" [ResNet/matmul.cc:27]   --->   Operation 376 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.96ns)   --->   "%add_ln415_4 = add i12 %zext_ln415_4, %trunc_ln708_4" [ResNet/matmul.cc:27]   --->   Operation 377 'add' 'add_ln415_4' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_4, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 378 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%xor_ln416_4 = xor i1 %tmp_148, true" [ResNet/matmul.cc:27]   --->   Operation 379 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_4 = and i1 %tmp_146, %xor_ln416_4" [ResNet/matmul.cc:27]   --->   Operation 380 'and' 'and_ln416_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_4, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 381 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_34, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 382 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.69ns)   --->   "%icmp_ln879_8 = icmp eq i3 %tmp_11, -1" [ResNet/matmul.cc:27]   --->   Operation 383 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_34, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 384 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.88ns)   --->   "%icmp_ln879_9 = icmp eq i4 %tmp_12, -1" [ResNet/matmul.cc:27]   --->   Operation 385 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 386 [1/1] (0.88ns)   --->   "%icmp_ln768_4 = icmp eq i4 %tmp_12, 0" [ResNet/matmul.cc:27]   --->   Operation 386 'icmp' 'icmp_ln768_4' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4" [ResNet/matmul.cc:27]   --->   Operation 387 'select' 'select_ln777_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_44, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 388 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_4 = xor i1 %tmp_150, true" [ResNet/matmul.cc:27]   --->   Operation 389 'xor' 'xor_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4" [ResNet/matmul.cc:27]   --->   Operation 390 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9" [ResNet/matmul.cc:27]   --->   Operation 391 'select' 'select_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.33ns)   --->   "%and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9" [ResNet/matmul.cc:27]   --->   Operation 392 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_13 = xor i1 %select_ln777_4, true" [ResNet/matmul.cc:27]   --->   Operation 393 'xor' 'xor_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_4 = or i1 %tmp_149, %xor_ln785_13" [ResNet/matmul.cc:27]   --->   Operation 394 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.33ns)   --->   "%xor_ln785_14 = xor i1 %tmp_145, true" [ResNet/matmul.cc:27]   --->   Operation 395 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_14" [ResNet/matmul.cc:27]   --->   Operation 396 'and' 'and_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_149, %select_ln416_4" [ResNet/matmul.cc:27]   --->   Operation 397 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%or_ln786_4 = or i1 %and_ln781_4, %and_ln786_4" [ResNet/matmul.cc:27]   --->   Operation 398 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_38)   --->   "%xor_ln786_21 = xor i1 %or_ln786_4, true" [ResNet/matmul.cc:27]   --->   Operation 399 'xor' 'xor_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_38 = and i1 %tmp_145, %xor_ln786_21" [ResNet/matmul.cc:27]   --->   Operation 400 'and' 'and_ln786_38' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %and_ln786_38, %and_ln785_4" [ResNet/matmul.cc:27]   --->   Operation 401 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node buf_4_V)   --->   "%or_ln340_46 = or i1 %and_ln786_4, %xor_ln785_14" [ResNet/matmul.cc:27]   --->   Operation 402 'or' 'or_ln340_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node buf_4_V)   --->   "%or_ln340_47 = or i1 %or_ln340_46, %and_ln781_4" [ResNet/matmul.cc:27]   --->   Operation 403 'or' 'or_ln340_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_4, i12 2047, i12 %add_ln415_4" [ResNet/matmul.cc:27]   --->   Operation 404 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node buf_4_V)   --->   "%select_ln388_4 = select i1 %and_ln786_38, i12 -2048, i12 %add_ln415_4" [ResNet/matmul.cc:27]   --->   Operation 405 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_4_V = select i1 %or_ln340_47, i12 %select_ln340_4, i12 %select_ln388_4" [ResNet/matmul.cc:27]   --->   Operation 406 'select' 'buf_4_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 407 [1/2] (1.35ns)   --->   "%linear_weight_V_5_lo = load i1* %linear_weight_V_5_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 407 'load' 'linear_weight_V_5_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 408 [1/1] (0.43ns)   --->   "%select_ln1118_5 = select i1 %linear_weight_V_5_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 408 'select' 'select_ln1118_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i22 %select_ln1118_5 to i23" [ResNet/matmul.cc:27]   --->   Operation 409 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_5_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 410 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i19 %shl_ln728_4 to i23" [ResNet/matmul.cc:27]   --->   Operation 411 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln1192_5 = trunc i22 %select_ln1118_5 to i20" [ResNet/matmul.cc:27]   --->   Operation 412 'trunc' 'trunc_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i19 %shl_ln728_4 to i20" [ResNet/matmul.cc:27]   --->   Operation 413 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (1.08ns)   --->   "%add_ln1192_35 = add i23 %sext_ln728_5, %sext_ln1118_5" [ResNet/matmul.cc:27]   --->   Operation 414 'add' 'add_ln1192_35' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (1.06ns)   --->   "%add_ln1192_45 = add i20 %trunc_ln1192_5, %sext_ln1192_5" [ResNet/matmul.cc:27]   --->   Operation 415 'add' 'add_ln1192_45' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 416 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_35, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 417 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 418 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_35, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 419 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln415_5 = zext i1 %tmp_153 to i12" [ResNet/matmul.cc:27]   --->   Operation 420 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.96ns)   --->   "%add_ln415_5 = add i12 %zext_ln415_5, %trunc_ln708_5" [ResNet/matmul.cc:27]   --->   Operation 421 'add' 'add_ln415_5' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_5, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 422 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%xor_ln416_5 = xor i1 %tmp_154, true" [ResNet/matmul.cc:27]   --->   Operation 423 'xor' 'xor_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_5 = and i1 %tmp_152, %xor_ln416_5" [ResNet/matmul.cc:27]   --->   Operation 424 'and' 'and_ln416_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_5, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 425 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_35, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 426 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.69ns)   --->   "%icmp_ln879_10 = icmp eq i3 %tmp_13, -1" [ResNet/matmul.cc:27]   --->   Operation 427 'icmp' 'icmp_ln879_10' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_35, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 428 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.88ns)   --->   "%icmp_ln879_11 = icmp eq i4 %tmp_14, -1" [ResNet/matmul.cc:27]   --->   Operation 429 'icmp' 'icmp_ln879_11' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.88ns)   --->   "%icmp_ln768_5 = icmp eq i4 %tmp_14, 0" [ResNet/matmul.cc:27]   --->   Operation 430 'icmp' 'icmp_ln768_5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_11, i1 %icmp_ln768_5" [ResNet/matmul.cc:27]   --->   Operation 431 'select' 'select_ln777_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_45, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 432 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_5 = xor i1 %tmp_156, true" [ResNet/matmul.cc:27]   --->   Operation 433 'xor' 'xor_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_5" [ResNet/matmul.cc:27]   --->   Operation 434 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416_5 = select i1 %and_ln416_5, i1 %and_ln779_5, i1 %icmp_ln879_11" [ResNet/matmul.cc:27]   --->   Operation 435 'select' 'select_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.33ns)   --->   "%and_ln781_5 = and i1 %and_ln416_5, %icmp_ln879_11" [ResNet/matmul.cc:27]   --->   Operation 436 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%xor_ln785_5 = xor i1 %select_ln777_5, true" [ResNet/matmul.cc:27]   --->   Operation 437 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%or_ln785_5 = or i1 %tmp_155, %xor_ln785_5" [ResNet/matmul.cc:27]   --->   Operation 438 'or' 'or_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.33ns)   --->   "%xor_ln785_15 = xor i1 %tmp_151, true" [ResNet/matmul.cc:27]   --->   Operation 439 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_15" [ResNet/matmul.cc:27]   --->   Operation 440 'and' 'and_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_155, %select_ln416_5" [ResNet/matmul.cc:27]   --->   Operation 441 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%or_ln786_5 = or i1 %and_ln781_5, %and_ln786_5" [ResNet/matmul.cc:27]   --->   Operation 442 'or' 'or_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%xor_ln786_22 = xor i1 %or_ln786_5, true" [ResNet/matmul.cc:27]   --->   Operation 443 'xor' 'xor_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_39 = and i1 %tmp_151, %xor_ln786_22" [ResNet/matmul.cc:27]   --->   Operation 444 'and' 'and_ln786_39' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_5 = or i1 %and_ln786_39, %and_ln785_5" [ResNet/matmul.cc:27]   --->   Operation 445 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node buf_5_V)   --->   "%or_ln340_48 = or i1 %and_ln786_5, %xor_ln785_15" [ResNet/matmul.cc:27]   --->   Operation 446 'or' 'or_ln340_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node buf_5_V)   --->   "%or_ln340_49 = or i1 %or_ln340_48, %and_ln781_5" [ResNet/matmul.cc:27]   --->   Operation 447 'or' 'or_ln340_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_5, i12 2047, i12 %add_ln415_5" [ResNet/matmul.cc:27]   --->   Operation 448 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node buf_5_V)   --->   "%select_ln388_5 = select i1 %and_ln786_39, i12 -2048, i12 %add_ln415_5" [ResNet/matmul.cc:27]   --->   Operation 449 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_5_V = select i1 %or_ln340_49, i12 %select_ln340_5, i12 %select_ln388_5" [ResNet/matmul.cc:27]   --->   Operation 450 'select' 'buf_5_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 451 [1/2] (1.35ns)   --->   "%linear_weight_V_6_lo = load i1* %linear_weight_V_6_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 451 'load' 'linear_weight_V_6_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 452 [1/1] (0.43ns)   --->   "%select_ln1118_6 = select i1 %linear_weight_V_6_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 452 'select' 'select_ln1118_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i22 %select_ln1118_6 to i23" [ResNet/matmul.cc:27]   --->   Operation 453 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_6_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 454 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i19 %shl_ln728_5 to i23" [ResNet/matmul.cc:27]   --->   Operation 455 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln1192_6 = trunc i22 %select_ln1118_6 to i20" [ResNet/matmul.cc:27]   --->   Operation 456 'trunc' 'trunc_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i19 %shl_ln728_5 to i20" [ResNet/matmul.cc:27]   --->   Operation 457 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (1.08ns)   --->   "%add_ln1192_36 = add i23 %sext_ln728_6, %sext_ln1118_6" [ResNet/matmul.cc:27]   --->   Operation 458 'add' 'add_ln1192_36' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (1.06ns)   --->   "%add_ln1192_46 = add i20 %trunc_ln1192_6, %sext_ln1192_6" [ResNet/matmul.cc:27]   --->   Operation 459 'add' 'add_ln1192_46' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 460 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_36, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 461 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 462 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_36, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 463 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln415_6 = zext i1 %tmp_159 to i12" [ResNet/matmul.cc:27]   --->   Operation 464 'zext' 'zext_ln415_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.96ns)   --->   "%add_ln415_6 = add i12 %zext_ln415_6, %trunc_ln708_6" [ResNet/matmul.cc:27]   --->   Operation 465 'add' 'add_ln415_6' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_6, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 466 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%xor_ln416_6 = xor i1 %tmp_160, true" [ResNet/matmul.cc:27]   --->   Operation 467 'xor' 'xor_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_6 = and i1 %tmp_158, %xor_ln416_6" [ResNet/matmul.cc:27]   --->   Operation 468 'and' 'and_ln416_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_6, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 469 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_15 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_36, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 470 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.69ns)   --->   "%icmp_ln879_12 = icmp eq i3 %tmp_15, -1" [ResNet/matmul.cc:27]   --->   Operation 471 'icmp' 'icmp_ln879_12' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_36, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 472 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.88ns)   --->   "%icmp_ln879_13 = icmp eq i4 %tmp_16, -1" [ResNet/matmul.cc:27]   --->   Operation 473 'icmp' 'icmp_ln879_13' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.88ns)   --->   "%icmp_ln768_6 = icmp eq i4 %tmp_16, 0" [ResNet/matmul.cc:27]   --->   Operation 474 'icmp' 'icmp_ln768_6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_13, i1 %icmp_ln768_6" [ResNet/matmul.cc:27]   --->   Operation 475 'select' 'select_ln777_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_46, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 476 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_6 = xor i1 %tmp_162, true" [ResNet/matmul.cc:27]   --->   Operation 477 'xor' 'xor_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_6" [ResNet/matmul.cc:27]   --->   Operation 478 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_6 = select i1 %and_ln416_6, i1 %and_ln779_6, i1 %icmp_ln879_13" [ResNet/matmul.cc:27]   --->   Operation 479 'select' 'select_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.33ns)   --->   "%and_ln781_6 = and i1 %and_ln416_6, %icmp_ln879_13" [ResNet/matmul.cc:27]   --->   Operation 480 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%xor_ln785_6 = xor i1 %select_ln777_6, true" [ResNet/matmul.cc:27]   --->   Operation 481 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%or_ln785_6 = or i1 %tmp_161, %xor_ln785_6" [ResNet/matmul.cc:27]   --->   Operation 482 'or' 'or_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.33ns)   --->   "%xor_ln785_16 = xor i1 %tmp_157, true" [ResNet/matmul.cc:27]   --->   Operation 483 'xor' 'xor_ln785_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_16" [ResNet/matmul.cc:27]   --->   Operation 484 'and' 'and_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_161, %select_ln416_6" [ResNet/matmul.cc:27]   --->   Operation 485 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%or_ln786_6 = or i1 %and_ln781_6, %and_ln786_6" [ResNet/matmul.cc:27]   --->   Operation 486 'or' 'or_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_40)   --->   "%xor_ln786_23 = xor i1 %or_ln786_6, true" [ResNet/matmul.cc:27]   --->   Operation 487 'xor' 'xor_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_40 = and i1 %tmp_157, %xor_ln786_23" [ResNet/matmul.cc:27]   --->   Operation 488 'and' 'and_ln786_40' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_6 = or i1 %and_ln786_40, %and_ln785_6" [ResNet/matmul.cc:27]   --->   Operation 489 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node buf_6_V)   --->   "%or_ln340_50 = or i1 %and_ln786_6, %xor_ln785_16" [ResNet/matmul.cc:27]   --->   Operation 490 'or' 'or_ln340_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node buf_6_V)   --->   "%or_ln340_51 = or i1 %or_ln340_50, %and_ln781_6" [ResNet/matmul.cc:27]   --->   Operation 491 'or' 'or_ln340_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_6, i12 2047, i12 %add_ln415_6" [ResNet/matmul.cc:27]   --->   Operation 492 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node buf_6_V)   --->   "%select_ln388_6 = select i1 %and_ln786_40, i12 -2048, i12 %add_ln415_6" [ResNet/matmul.cc:27]   --->   Operation 493 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_6_V = select i1 %or_ln340_51, i12 %select_ln340_6, i12 %select_ln388_6" [ResNet/matmul.cc:27]   --->   Operation 494 'select' 'buf_6_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 495 [1/2] (1.35ns)   --->   "%linear_weight_V_7_lo = load i1* %linear_weight_V_7_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 495 'load' 'linear_weight_V_7_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 496 [1/1] (0.43ns)   --->   "%select_ln1118_7 = select i1 %linear_weight_V_7_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 496 'select' 'select_ln1118_7' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i22 %select_ln1118_7 to i23" [ResNet/matmul.cc:27]   --->   Operation 497 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_7_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 498 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i19 %shl_ln728_6 to i23" [ResNet/matmul.cc:27]   --->   Operation 499 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln1192_7 = trunc i22 %select_ln1118_7 to i20" [ResNet/matmul.cc:27]   --->   Operation 500 'trunc' 'trunc_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i19 %shl_ln728_6 to i20" [ResNet/matmul.cc:27]   --->   Operation 501 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (1.08ns)   --->   "%add_ln1192_37 = add i23 %sext_ln728_7, %sext_ln1118_7" [ResNet/matmul.cc:27]   --->   Operation 502 'add' 'add_ln1192_37' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (1.06ns)   --->   "%add_ln1192_47 = add i20 %trunc_ln1192_7, %sext_ln1192_7" [ResNet/matmul.cc:27]   --->   Operation 503 'add' 'add_ln1192_47' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 504 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_37, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 505 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 506 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_37, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 507 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln415_7 = zext i1 %tmp_165 to i12" [ResNet/matmul.cc:27]   --->   Operation 508 'zext' 'zext_ln415_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (0.96ns)   --->   "%add_ln415_7 = add i12 %zext_ln415_7, %trunc_ln708_7" [ResNet/matmul.cc:27]   --->   Operation 509 'add' 'add_ln415_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_7, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 510 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%xor_ln416_7 = xor i1 %tmp_166, true" [ResNet/matmul.cc:27]   --->   Operation 511 'xor' 'xor_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_7 = and i1 %tmp_164, %xor_ln416_7" [ResNet/matmul.cc:27]   --->   Operation 512 'and' 'and_ln416_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_7, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 513 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_17 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_37, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 514 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.69ns)   --->   "%icmp_ln879_14 = icmp eq i3 %tmp_17, -1" [ResNet/matmul.cc:27]   --->   Operation 515 'icmp' 'icmp_ln879_14' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_37, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 516 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.88ns)   --->   "%icmp_ln879_15 = icmp eq i4 %tmp_18, -1" [ResNet/matmul.cc:27]   --->   Operation 517 'icmp' 'icmp_ln879_15' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.88ns)   --->   "%icmp_ln768_7 = icmp eq i4 %tmp_18, 0" [ResNet/matmul.cc:27]   --->   Operation 518 'icmp' 'icmp_ln768_7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_15, i1 %icmp_ln768_7" [ResNet/matmul.cc:27]   --->   Operation 519 'select' 'select_ln777_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_47, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 520 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_7 = xor i1 %tmp_168, true" [ResNet/matmul.cc:27]   --->   Operation 521 'xor' 'xor_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_7" [ResNet/matmul.cc:27]   --->   Operation 522 'and' 'and_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_7 = select i1 %and_ln416_7, i1 %and_ln779_7, i1 %icmp_ln879_15" [ResNet/matmul.cc:27]   --->   Operation 523 'select' 'select_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.33ns)   --->   "%and_ln781_7 = and i1 %and_ln416_7, %icmp_ln879_15" [ResNet/matmul.cc:27]   --->   Operation 524 'and' 'and_ln781_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%xor_ln785_7 = xor i1 %select_ln777_7, true" [ResNet/matmul.cc:27]   --->   Operation 525 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%or_ln785_7 = or i1 %tmp_167, %xor_ln785_7" [ResNet/matmul.cc:27]   --->   Operation 526 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.33ns)   --->   "%xor_ln785_17 = xor i1 %tmp_163, true" [ResNet/matmul.cc:27]   --->   Operation 527 'xor' 'xor_ln785_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_17" [ResNet/matmul.cc:27]   --->   Operation 528 'and' 'and_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_167, %select_ln416_7" [ResNet/matmul.cc:27]   --->   Operation 529 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%or_ln786_7 = or i1 %and_ln781_7, %and_ln786_7" [ResNet/matmul.cc:27]   --->   Operation 530 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_41)   --->   "%xor_ln786_24 = xor i1 %or_ln786_7, true" [ResNet/matmul.cc:27]   --->   Operation 531 'xor' 'xor_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_41 = and i1 %tmp_163, %xor_ln786_24" [ResNet/matmul.cc:27]   --->   Operation 532 'and' 'and_ln786_41' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_7 = or i1 %and_ln786_41, %and_ln785_7" [ResNet/matmul.cc:27]   --->   Operation 533 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node buf_7_V)   --->   "%or_ln340_52 = or i1 %and_ln786_7, %xor_ln785_17" [ResNet/matmul.cc:27]   --->   Operation 534 'or' 'or_ln340_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node buf_7_V)   --->   "%or_ln340_53 = or i1 %or_ln340_52, %and_ln781_7" [ResNet/matmul.cc:27]   --->   Operation 535 'or' 'or_ln340_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_7, i12 2047, i12 %add_ln415_7" [ResNet/matmul.cc:27]   --->   Operation 536 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node buf_7_V)   --->   "%select_ln388_7 = select i1 %and_ln786_41, i12 -2048, i12 %add_ln415_7" [ResNet/matmul.cc:27]   --->   Operation 537 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_7_V = select i1 %or_ln340_53, i12 %select_ln340_7, i12 %select_ln388_7" [ResNet/matmul.cc:27]   --->   Operation 538 'select' 'buf_7_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 539 [1/2] (1.35ns)   --->   "%linear_weight_V_8_lo = load i1* %linear_weight_V_8_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 539 'load' 'linear_weight_V_8_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 540 [1/1] (0.43ns)   --->   "%select_ln1118_8 = select i1 %linear_weight_V_8_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 540 'select' 'select_ln1118_8' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i22 %select_ln1118_8 to i23" [ResNet/matmul.cc:27]   --->   Operation 541 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_8_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 542 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i19 %shl_ln728_7 to i23" [ResNet/matmul.cc:27]   --->   Operation 543 'sext' 'sext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln1192_8 = trunc i22 %select_ln1118_8 to i20" [ResNet/matmul.cc:27]   --->   Operation 544 'trunc' 'trunc_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i19 %shl_ln728_7 to i20" [ResNet/matmul.cc:27]   --->   Operation 545 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (1.08ns)   --->   "%add_ln1192_38 = add i23 %sext_ln728_8, %sext_ln1118_8" [ResNet/matmul.cc:27]   --->   Operation 546 'add' 'add_ln1192_38' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (1.06ns)   --->   "%add_ln1192_48 = add i20 %trunc_ln1192_8, %sext_ln1192_8" [ResNet/matmul.cc:27]   --->   Operation 547 'add' 'add_ln1192_48' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 548 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_38, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 549 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 550 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_38, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 551 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln415_8 = zext i1 %tmp_171 to i12" [ResNet/matmul.cc:27]   --->   Operation 552 'zext' 'zext_ln415_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.96ns)   --->   "%add_ln415_8 = add i12 %zext_ln415_8, %trunc_ln708_8" [ResNet/matmul.cc:27]   --->   Operation 553 'add' 'add_ln415_8' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_8, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 554 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%xor_ln416_8 = xor i1 %tmp_172, true" [ResNet/matmul.cc:27]   --->   Operation 555 'xor' 'xor_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_8 = and i1 %tmp_170, %xor_ln416_8" [ResNet/matmul.cc:27]   --->   Operation 556 'and' 'and_ln416_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_8, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 557 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_38, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 558 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.69ns)   --->   "%icmp_ln879_16 = icmp eq i3 %tmp_19, -1" [ResNet/matmul.cc:27]   --->   Operation 559 'icmp' 'icmp_ln879_16' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_38, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 560 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.88ns)   --->   "%icmp_ln879_17 = icmp eq i4 %tmp_20, -1" [ResNet/matmul.cc:27]   --->   Operation 561 'icmp' 'icmp_ln879_17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.88ns)   --->   "%icmp_ln768_8 = icmp eq i4 %tmp_20, 0" [ResNet/matmul.cc:27]   --->   Operation 562 'icmp' 'icmp_ln768_8' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_17, i1 %icmp_ln768_8" [ResNet/matmul.cc:27]   --->   Operation 563 'select' 'select_ln777_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_48, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 564 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_8 = xor i1 %tmp_174, true" [ResNet/matmul.cc:27]   --->   Operation 565 'xor' 'xor_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_8" [ResNet/matmul.cc:27]   --->   Operation 566 'and' 'and_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_8 = select i1 %and_ln416_8, i1 %and_ln779_8, i1 %icmp_ln879_17" [ResNet/matmul.cc:27]   --->   Operation 567 'select' 'select_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.33ns)   --->   "%and_ln781_8 = and i1 %and_ln416_8, %icmp_ln879_17" [ResNet/matmul.cc:27]   --->   Operation 568 'and' 'and_ln781_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%xor_ln785_8 = xor i1 %select_ln777_8, true" [ResNet/matmul.cc:27]   --->   Operation 569 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%or_ln785_8 = or i1 %tmp_173, %xor_ln785_8" [ResNet/matmul.cc:27]   --->   Operation 570 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.33ns)   --->   "%xor_ln785_18 = xor i1 %tmp_169, true" [ResNet/matmul.cc:27]   --->   Operation 571 'xor' 'xor_ln785_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_18" [ResNet/matmul.cc:27]   --->   Operation 572 'and' 'and_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_173, %select_ln416_8" [ResNet/matmul.cc:27]   --->   Operation 573 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%or_ln786_8 = or i1 %and_ln781_8, %and_ln786_8" [ResNet/matmul.cc:27]   --->   Operation 574 'or' 'or_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%xor_ln786_25 = xor i1 %or_ln786_8, true" [ResNet/matmul.cc:27]   --->   Operation 575 'xor' 'xor_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_42 = and i1 %tmp_169, %xor_ln786_25" [ResNet/matmul.cc:27]   --->   Operation 576 'and' 'and_ln786_42' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 577 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_8 = or i1 %and_ln786_42, %and_ln785_8" [ResNet/matmul.cc:27]   --->   Operation 577 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node buf_8_V)   --->   "%or_ln340_54 = or i1 %and_ln786_8, %xor_ln785_18" [ResNet/matmul.cc:27]   --->   Operation 578 'or' 'or_ln340_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node buf_8_V)   --->   "%or_ln340_55 = or i1 %or_ln340_54, %and_ln781_8" [ResNet/matmul.cc:27]   --->   Operation 579 'or' 'or_ln340_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 580 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_8, i12 2047, i12 %add_ln415_8" [ResNet/matmul.cc:27]   --->   Operation 580 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node buf_8_V)   --->   "%select_ln388_8 = select i1 %and_ln786_42, i12 -2048, i12 %add_ln415_8" [ResNet/matmul.cc:27]   --->   Operation 581 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_8_V = select i1 %or_ln340_55, i12 %select_ln340_8, i12 %select_ln388_8" [ResNet/matmul.cc:27]   --->   Operation 582 'select' 'buf_8_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 583 [1/2] (1.35ns)   --->   "%linear_weight_V_9_lo = load i1* %linear_weight_V_9_ad, align 1" [ResNet/matmul.cc:27]   --->   Operation 583 'load' 'linear_weight_V_9_lo' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_3 : Operation 584 [1/1] (0.43ns)   --->   "%select_ln1118_9 = select i1 %linear_weight_V_9_lo, i22 %sub_ln1118, i22 0" [ResNet/matmul.cc:27]   --->   Operation 584 'select' 'select_ln1118_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %select_ln1118_9 to i23" [ResNet/matmul.cc:27]   --->   Operation 585 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i19 @_ssdm_op_BitConcatenate.i19.i12.i7(i12 %buf_9_V_0, i7 0)" [ResNet/matmul.cc:27]   --->   Operation 586 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i19 %shl_ln728_8 to i23" [ResNet/matmul.cc:27]   --->   Operation 587 'sext' 'sext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln1192_9 = trunc i22 %select_ln1118_9 to i20" [ResNet/matmul.cc:27]   --->   Operation 588 'trunc' 'trunc_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i19 %shl_ln728_8 to i20" [ResNet/matmul.cc:27]   --->   Operation 589 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 590 [1/1] (1.08ns)   --->   "%add_ln1192_39 = add i23 %sext_ln728_9, %sext_ln1118_9" [ResNet/matmul.cc:27]   --->   Operation 590 'add' 'add_ln1192_39' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (1.06ns)   --->   "%add_ln1192_49 = add i20 %trunc_ln1192_9, %sext_ln1192_9" [ResNet/matmul.cc:27]   --->   Operation 591 'add' 'add_ln1192_49' <Predicate = true> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 592 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_39, i32 7, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 593 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 18)" [ResNet/matmul.cc:27]   --->   Operation 594 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_39, i32 6)" [ResNet/matmul.cc:27]   --->   Operation 595 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln415_9 = zext i1 %tmp_177 to i12" [ResNet/matmul.cc:27]   --->   Operation 596 'zext' 'zext_ln415_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.96ns)   --->   "%add_ln415_9 = add i12 %zext_ln415_9, %trunc_ln708_9" [ResNet/matmul.cc:27]   --->   Operation 597 'add' 'add_ln415_9' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_9, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 598 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%xor_ln416_9 = xor i1 %tmp_178, true" [ResNet/matmul.cc:27]   --->   Operation 599 'xor' 'xor_ln416_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_9 = and i1 %tmp_176, %xor_ln416_9" [ResNet/matmul.cc:27]   --->   Operation 600 'and' 'and_ln416_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_9, i32 11)" [ResNet/matmul.cc:27]   --->   Operation 601 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_21 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_39, i32 20, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 602 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 603 [1/1] (0.69ns)   --->   "%icmp_ln879_18 = icmp eq i3 %tmp_21, -1" [ResNet/matmul.cc:27]   --->   Operation 603 'icmp' 'icmp_ln879_18' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_39, i32 19, i32 22)" [ResNet/matmul.cc:27]   --->   Operation 604 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.88ns)   --->   "%icmp_ln879_19 = icmp eq i4 %tmp_22, -1" [ResNet/matmul.cc:27]   --->   Operation 605 'icmp' 'icmp_ln879_19' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.88ns)   --->   "%icmp_ln768_9 = icmp eq i4 %tmp_22, 0" [ResNet/matmul.cc:27]   --->   Operation 606 'icmp' 'icmp_ln768_9' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_19, i1 %icmp_ln768_9" [ResNet/matmul.cc:27]   --->   Operation 607 'select' 'select_ln777_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_49, i32 19)" [ResNet/matmul.cc:27]   --->   Operation 608 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_9 = xor i1 %tmp_180, true" [ResNet/matmul.cc:27]   --->   Operation 609 'xor' 'xor_ln779_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_9 = and i1 %icmp_ln879_18, %xor_ln779_9" [ResNet/matmul.cc:27]   --->   Operation 610 'and' 'and_ln779_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_9 = select i1 %and_ln416_9, i1 %and_ln779_9, i1 %icmp_ln879_19" [ResNet/matmul.cc:27]   --->   Operation 611 'select' 'select_ln416_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.33ns)   --->   "%and_ln781_9 = and i1 %and_ln416_9, %icmp_ln879_19" [ResNet/matmul.cc:27]   --->   Operation 612 'and' 'and_ln781_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%xor_ln785_9 = xor i1 %select_ln777_9, true" [ResNet/matmul.cc:27]   --->   Operation 613 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%or_ln785_9 = or i1 %tmp_179, %xor_ln785_9" [ResNet/matmul.cc:27]   --->   Operation 614 'or' 'or_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.33ns)   --->   "%xor_ln785_19 = xor i1 %tmp_175, true" [ResNet/matmul.cc:27]   --->   Operation 615 'xor' 'xor_ln785_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%and_ln785_9 = and i1 %or_ln785_9, %xor_ln785_19" [ResNet/matmul.cc:27]   --->   Operation 616 'and' 'and_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_179, %select_ln416_9" [ResNet/matmul.cc:27]   --->   Operation 617 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%or_ln786_9 = or i1 %and_ln781_9, %and_ln786_9" [ResNet/matmul.cc:27]   --->   Operation 618 'or' 'or_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_43)   --->   "%xor_ln786_26 = xor i1 %or_ln786_9, true" [ResNet/matmul.cc:27]   --->   Operation 619 'xor' 'xor_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 620 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_43 = and i1 %tmp_175, %xor_ln786_26" [ResNet/matmul.cc:27]   --->   Operation 620 'and' 'and_ln786_43' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 621 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_56 = or i1 %and_ln786_43, %and_ln785_9" [ResNet/matmul.cc:27]   --->   Operation 621 'or' 'or_ln340_56' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node buf_9_V)   --->   "%or_ln340_57 = or i1 %and_ln786_9, %xor_ln785_19" [ResNet/matmul.cc:27]   --->   Operation 622 'or' 'or_ln340_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node buf_9_V)   --->   "%or_ln340_58 = or i1 %or_ln340_57, %and_ln781_9" [ResNet/matmul.cc:27]   --->   Operation 623 'or' 'or_ln340_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 624 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_56, i12 2047, i12 %add_ln415_9" [ResNet/matmul.cc:27]   --->   Operation 624 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node buf_9_V)   --->   "%select_ln388_9 = select i1 %and_ln786_43, i12 -2048, i12 %add_ln415_9" [ResNet/matmul.cc:27]   --->   Operation 625 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.43ns) (out node of the LUT)   --->   "%buf_9_V = select i1 %or_ln340_58, i12 %select_ln340_9, i12 %select_ln388_9" [ResNet/matmul.cc:27]   --->   Operation 626 'select' 'buf_9_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [ResNet/matmul.cc:29]   --->   Operation 627 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.00ns)   --->   "br label %.preheader261" [ResNet/matmul.cc:23]   --->   Operation 628 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 8.75>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i30 %top_offset_read to i64" [ResNet/matmul.cc:32]   --->   Operation 629 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%top_addr = getelementptr float* %top, i64 %zext_ln32" [ResNet/matmul.cc:32]   --->   Operation 630 'getelementptr' 'top_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (8.75ns)   --->   "%top_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %top_addr, i32 10)" [ResNet/matmul.cc:32]   --->   Operation 631 'writereq' 'top_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 632 [1/1] (0.75ns)   --->   "br label %.preheader" [ResNet/matmul.cc:30]   --->   Operation 632 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 7.40>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%coo2_0 = phi i4 [ %coo, %hls_label_3 ], [ 0, %.preheader.preheader ]"   --->   Operation 633 'phi' 'coo2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 634 [1/1] (0.88ns)   --->   "%icmp_ln30 = icmp eq i4 %coo2_0, -6" [ResNet/matmul.cc:30]   --->   Operation 634 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 635 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.86ns)   --->   "%coo = add i4 %coo2_0, 1" [ResNet/matmul.cc:30]   --->   Operation 636 'add' 'coo' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %0, label %hls_label_3" [ResNet/matmul.cc:30]   --->   Operation 637 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (0.89ns)   --->   "%tmp_V_4 = call i12 @_ssdm_op_Mux.ap_auto.10i12.i4(i12 %buf_0_V_0, i12 %buf_1_V_0, i12 %buf_2_V_0, i12 %buf_3_V_0, i12 %buf_4_V_0, i12 %buf_5_V_0, i12 %buf_6_V_0, i12 %buf_7_V_0, i12 %buf_8_V_0, i12 %buf_9_V_0, i4 %coo2_0)" [ResNet/matmul.cc:32]   --->   Operation 638 'mux' 'tmp_V_4' <Predicate = (!icmp_ln30)> <Delay = 0.89> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.86ns)   --->   "%icmp_ln935 = icmp eq i12 %tmp_V_4, 0" [ResNet/matmul.cc:32]   --->   Operation 639 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln30)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_V_4, i32 11)" [ResNet/matmul.cc:32]   --->   Operation 640 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 641 [1/1] (0.96ns)   --->   "%tmp_V = sub i12 0, %tmp_V_4" [ResNet/matmul.cc:32]   --->   Operation 641 'sub' 'tmp_V' <Predicate = (!icmp_ln30)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (0.43ns)   --->   "%tmp_V_5 = select i1 %p_Result_16, i12 %tmp_V, i12 %tmp_V_4" [ResNet/matmul.cc:32]   --->   Operation 642 'select' 'tmp_V_5' <Predicate = (!icmp_ln30)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%p_Result_s = call i12 @llvm.part.select.i12(i12 %tmp_V_5, i32 11, i32 0) nounwind" [ResNet/matmul.cc:32]   --->   Operation 643 'partselect' 'p_Result_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i20.i12(i20 -1, i12 %p_Result_s)" [ResNet/matmul.cc:32]   --->   Operation 644 'bitconcatenate' 'p_Result_17' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_17, i1 true) nounwind" [ResNet/matmul.cc:32]   --->   Operation 645 'cttz' 'l' <Predicate = (!icmp_ln30)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 646 [1/1] (1.20ns)   --->   "%sub_ln944 = sub nsw i32 12, %l" [ResNet/matmul.cc:32]   --->   Operation 646 'sub' 'sub_ln944' <Predicate = (!icmp_ln30)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i12" [ResNet/matmul.cc:32]   --->   Operation 647 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [ResNet/matmul.cc:32]   --->   Operation 648 'add' 'lsb_index' <Predicate = (!icmp_ln30)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_182 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [ResNet/matmul.cc:32]   --->   Operation 649 'partselect' 'tmp_182' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (1.09ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_182, 0" [ResNet/matmul.cc:32]   --->   Operation 650 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln30)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [ResNet/matmul.cc:32]   --->   Operation 651 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 652 [1/1] (0.86ns)   --->   "%sub_ln947 = sub i4 5, %trunc_ln947" [ResNet/matmul.cc:32]   --->   Operation 652 'sub' 'sub_ln947' <Predicate = (!icmp_ln30)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i12" [ResNet/matmul.cc:32]   --->   Operation 653 'zext' 'zext_ln947' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i12 -1, %zext_ln947" [ResNet/matmul.cc:32]   --->   Operation 654 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_14 = and i12 %tmp_V_5, %lshr_ln947" [ResNet/matmul.cc:32]   --->   Operation 655 'and' 'p_Result_14' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 656 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i12 %p_Result_14, 0" [ResNet/matmul.cc:32]   --->   Operation 656 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln30)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [ResNet/matmul.cc:32]   --->   Operation 657 'and' 'a' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [ResNet/matmul.cc:32]   --->   Operation 658 'bitselect' 'tmp_183' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_183, true" [ResNet/matmul.cc:32]   --->   Operation 659 'xor' 'xor_ln949' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 660 [1/1] (0.96ns)   --->   "%add_ln949 = add i12 -24, %trunc_ln944" [ResNet/matmul.cc:32]   --->   Operation 660 'add' 'add_ln949' <Predicate = (!icmp_ln30)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i12(i12 %tmp_V_5, i12 %add_ln949)" [ResNet/matmul.cc:32]   --->   Operation 661 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_3, %xor_ln949" [ResNet/matmul.cc:32]   --->   Operation 662 'and' 'and_ln949' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [ResNet/matmul.cc:32]   --->   Operation 663 'or' 'or_ln949' <Predicate = (!icmp_ln30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 664 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [ResNet/matmul.cc:32]   --->   Operation 664 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln30)> <Delay = 0.33>
ST_5 : Operation 665 [1/1] (1.11ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [ResNet/matmul.cc:32]   --->   Operation 665 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln30)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [ResNet/matmul.cc:32]   --->   Operation 666 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.84>
ST_6 : Operation 667 [1/1] (0.00ns)   --->   "%m = zext i12 %tmp_V_5 to i32" [ResNet/matmul.cc:32]   --->   Operation 667 'zext' 'm' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 668 [1/1] (1.20ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [ResNet/matmul.cc:32]   --->   Operation 668 'add' 'add_ln958' <Predicate = (!icmp_ln30 & icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [ResNet/matmul.cc:32]   --->   Operation 669 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln30 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 670 [1/1] (1.20ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [ResNet/matmul.cc:32]   --->   Operation 670 'sub' 'sub_ln958' <Predicate = (!icmp_ln30 & !icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [ResNet/matmul.cc:32]   --->   Operation 671 'shl' 'shl_ln958' <Predicate = (!icmp_ln30 & !icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [ResNet/matmul.cc:32]   --->   Operation 672 'select' 'm_1' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 673 [1/1] (1.45ns) (out node of the LUT)   --->   "%m_2 = add i32 %m_1, %or_ln" [ResNet/matmul.cc:32]   --->   Operation 673 'add' 'm_2' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 674 [1/1] (0.00ns)   --->   "%m_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)" [ResNet/matmul.cc:32]   --->   Operation 674 'partselect' 'm_5' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 675 [1/1] (0.00ns)   --->   "%m_6 = zext i31 %m_5 to i32" [ResNet/matmul.cc:32]   --->   Operation 675 'zext' 'm_6' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)" [ResNet/matmul.cc:32]   --->   Operation 676 'bitselect' 'tmp_184' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 677 [1/1] (0.44ns)   --->   "%select_ln964 = select i1 %tmp_184, i8 127, i8 126" [ResNet/matmul.cc:32]   --->   Operation 677 'select' 'select_ln964' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 4, %trunc_ln943" [ResNet/matmul.cc:32]   --->   Operation 678 'sub' 'sub_ln964' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 679 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [ResNet/matmul.cc:32]   --->   Operation 679 'add' 'add_ln964' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_16, i8 %add_ln964)" [ResNet/matmul.cc:32]   --->   Operation 680 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 681 [1/1] (0.00ns)   --->   "%p_Result_18 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_6, i9 %tmp_s, i32 23, i32 31)" [ResNet/matmul.cc:32]   --->   Operation 681 'partset' 'p_Result_18' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 682 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_18 to float" [ResNet/matmul.cc:32]   --->   Operation 682 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln30 & !icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 683 [1/1] (0.52ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [ResNet/matmul.cc:32]   --->   Operation 683 'select' 'select_ln935' <Predicate = (!icmp_ln30)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 5> <Delay = 8.75>
ST_7 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [ResNet/matmul.cc:30]   --->   Operation 684 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 685 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ResNet/matmul.cc:31]   --->   Operation 685 'specpipeline' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 686 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %top_addr, float %select_ln935, i4 -1)" [ResNet/matmul.cc:32]   --->   Operation 686 'write' <Predicate = (!icmp_ln30)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 687 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_7)" [ResNet/matmul.cc:33]   --->   Operation 687 'specregionend' 'empty_38' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_7 : Operation 688 [1/1] (0.00ns)   --->   "br label %.preheader" [ResNet/matmul.cc:30]   --->   Operation 688 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 8.75>
ST_8 : Operation 689 [5/5] (8.75ns)   --->   "%top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)" [ResNet/matmul.cc:32]   --->   Operation 689 'writeresp' 'top_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 5> <Delay = 8.75>
ST_9 : Operation 690 [4/5] (8.75ns)   --->   "%top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)" [ResNet/matmul.cc:32]   --->   Operation 690 'writeresp' 'top_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 6> <Delay = 8.75>
ST_10 : Operation 691 [3/5] (8.75ns)   --->   "%top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)" [ResNet/matmul.cc:32]   --->   Operation 691 'writeresp' 'top_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 7> <Delay = 8.75>
ST_11 : Operation 692 [2/5] (8.75ns)   --->   "%top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)" [ResNet/matmul.cc:32]   --->   Operation 692 'writeresp' 'top_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 8> <Delay = 8.75>
ST_12 : Operation 693 [1/5] (8.75ns)   --->   "%top_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %top_addr)" [ResNet/matmul.cc:32]   --->   Operation 693 'writeresp' 'top_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 694 [1/1] (0.00ns)   --->   "ret void" [ResNet/matmul.cc:34]   --->   Operation 694 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf[9].V') with incoming values : ('buf[9].V', ResNet/matmul.cc:27) [210]  (0.755 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('cii') with incoming values : ('cii', ResNet/matmul.cc:23) [220]  (0 ns)
	'getelementptr' operation ('linear_weight_V_0_ad', ResNet/matmul.cc:27) [232]  (0 ns)
	'load' operation ('linear_weight_V_0_lo', ResNet/matmul.cc:27) on array 'linear_weight_V_0' [233]  (1.35 ns)

 <State 3>: 6.02ns
The critical path consists of the following:
	'load' operation ('linear_weight_V_0_lo', ResNet/matmul.cc:27) on array 'linear_weight_V_0' [233]  (1.35 ns)
	'select' operation ('select_ln1118', ResNet/matmul.cc:27) [236]  (0.437 ns)
	'add' operation ('add_ln1192', ResNet/matmul.cc:27) [242]  (1.09 ns)
	'add' operation ('add_ln415', ResNet/matmul.cc:27) [249]  (0.962 ns)
	'xor' operation ('xor_ln416', ResNet/matmul.cc:27) [251]  (0 ns)
	'and' operation ('and_ln416', ResNet/matmul.cc:27) [252]  (0.331 ns)
	'and' operation ('and_ln781', ResNet/matmul.cc:27) [264]  (0.331 ns)
	'or' operation ('or_ln786', ResNet/matmul.cc:27) [270]  (0 ns)
	'xor' operation ('xor_ln786', ResNet/matmul.cc:27) [271]  (0 ns)
	'and' operation ('and_ln786_34', ResNet/matmul.cc:27) [272]  (0.331 ns)
	'or' operation ('or_ln340', ResNet/matmul.cc:27) [273]  (0.331 ns)
	'select' operation ('select_ln340', ResNet/matmul.cc:27) [276]  (0.431 ns)
	'select' operation ('buf[0].V', ResNet/matmul.cc:27) [278]  (0.431 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('top_addr', ResNet/matmul.cc:32) [688]  (0 ns)
	bus request on port 'top' (ResNet/matmul.cc:32) [689]  (8.75 ns)

 <State 5>: 7.41ns
The critical path consists of the following:
	'phi' operation ('coo') with incoming values : ('coo', ResNet/matmul.cc:30) [692]  (0 ns)
	'mux' operation ('tmp.V', ResNet/matmul.cc:32) [700]  (0.895 ns)
	'sub' operation ('tmp.V', ResNet/matmul.cc:32) [703]  (0.962 ns)
	'select' operation ('tmp.V', ResNet/matmul.cc:32) [704]  (0.431 ns)
	'cttz' operation ('l', ResNet/matmul.cc:32) [707]  (1.29 ns)
	'sub' operation ('sub_ln944', ResNet/matmul.cc:32) [708]  (1.2 ns)
	'add' operation ('lsb_index', ResNet/matmul.cc:32) [710]  (1.2 ns)
	'icmp' operation ('icmp_ln947', ResNet/matmul.cc:32) [712]  (1.1 ns)
	'and' operation ('a', ResNet/matmul.cc:32) [719]  (0 ns)
	'or' operation ('or_ln949', ResNet/matmul.cc:32) [725]  (0 ns)
	blocking operation 0.331 ns on control path)

 <State 6>: 4.85ns
The critical path consists of the following:
	'add' operation ('add_ln958', ResNet/matmul.cc:32) [729]  (1.2 ns)
	'lshr' operation ('lshr_ln958', ResNet/matmul.cc:32) [730]  (0 ns)
	'select' operation ('m', ResNet/matmul.cc:32) [733]  (0 ns)
	'add' operation ('m', ResNet/matmul.cc:32) [734]  (1.45 ns)
	'select' operation ('select_ln964', ResNet/matmul.cc:32) [738]  (0.445 ns)
	'add' operation ('add_ln964', ResNet/matmul.cc:32) [741]  (1.22 ns)
	'select' operation ('select_ln935', ResNet/matmul.cc:32) [745]  (0.525 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus write on port 'top' (ResNet/matmul.cc:32) [746]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'top' (ResNet/matmul.cc:32) [750]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'top' (ResNet/matmul.cc:32) [750]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'top' (ResNet/matmul.cc:32) [750]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus access on port 'top' (ResNet/matmul.cc:32) [750]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus access on port 'top' (ResNet/matmul.cc:32) [750]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
