
alias2023.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9f8  08020000  08020000  00020000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  0802c9f8  0802c9f8  0002c9f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802cda0  0802cda0  000301e0  2**0
                  CONTENTS
  4 .ARM          00000008  0802cda0  0802cda0  0002cda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802cda8  0802cda8  000301e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0802cda8  0802cda8  0002cda8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802cdb0  0802cdb0  0002cdb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0802cdb4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011368  200001e0  0802cf94  000301e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20011548  0802cf94  00031548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c59f  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004d54  00000000  00000000  0005c7af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001830  00000000  00000000  00061508  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001630  00000000  00000000  00062d38  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00026f4b  00000000  00000000  00064368  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000167e7  00000000  00000000  0008b2b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cdf76  00000000  00000000  000a1a9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016fa10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071e8  00000000  00000000  0016fa8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08020000 <__do_global_dtors_aux>:
 8020000:	b510      	push	{r4, lr}
 8020002:	4c05      	ldr	r4, [pc, #20]	; (8020018 <__do_global_dtors_aux+0x18>)
 8020004:	7823      	ldrb	r3, [r4, #0]
 8020006:	b933      	cbnz	r3, 8020016 <__do_global_dtors_aux+0x16>
 8020008:	4b04      	ldr	r3, [pc, #16]	; (802001c <__do_global_dtors_aux+0x1c>)
 802000a:	b113      	cbz	r3, 8020012 <__do_global_dtors_aux+0x12>
 802000c:	4804      	ldr	r0, [pc, #16]	; (8020020 <__do_global_dtors_aux+0x20>)
 802000e:	f3af 8000 	nop.w
 8020012:	2301      	movs	r3, #1
 8020014:	7023      	strb	r3, [r4, #0]
 8020016:	bd10      	pop	{r4, pc}
 8020018:	200001e0 	.word	0x200001e0
 802001c:	00000000 	.word	0x00000000
 8020020:	0802c9e0 	.word	0x0802c9e0

08020024 <frame_dummy>:
 8020024:	b508      	push	{r3, lr}
 8020026:	4b03      	ldr	r3, [pc, #12]	; (8020034 <frame_dummy+0x10>)
 8020028:	b11b      	cbz	r3, 8020032 <frame_dummy+0xe>
 802002a:	4903      	ldr	r1, [pc, #12]	; (8020038 <frame_dummy+0x14>)
 802002c:	4803      	ldr	r0, [pc, #12]	; (802003c <frame_dummy+0x18>)
 802002e:	f3af 8000 	nop.w
 8020032:	bd08      	pop	{r3, pc}
 8020034:	00000000 	.word	0x00000000
 8020038:	200001e4 	.word	0x200001e4
 802003c:	0802c9e0 	.word	0x0802c9e0

08020040 <strlen>:
 8020040:	4603      	mov	r3, r0
 8020042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020046:	2a00      	cmp	r2, #0
 8020048:	d1fb      	bne.n	8020042 <strlen+0x2>
 802004a:	1a18      	subs	r0, r3, r0
 802004c:	3801      	subs	r0, #1
 802004e:	4770      	bx	lr

08020050 <memchr>:
 8020050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8020054:	2a10      	cmp	r2, #16
 8020056:	db2b      	blt.n	80200b0 <memchr+0x60>
 8020058:	f010 0f07 	tst.w	r0, #7
 802005c:	d008      	beq.n	8020070 <memchr+0x20>
 802005e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020062:	3a01      	subs	r2, #1
 8020064:	428b      	cmp	r3, r1
 8020066:	d02d      	beq.n	80200c4 <memchr+0x74>
 8020068:	f010 0f07 	tst.w	r0, #7
 802006c:	b342      	cbz	r2, 80200c0 <memchr+0x70>
 802006e:	d1f6      	bne.n	802005e <memchr+0xe>
 8020070:	b4f0      	push	{r4, r5, r6, r7}
 8020072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8020076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 802007a:	f022 0407 	bic.w	r4, r2, #7
 802007e:	f07f 0700 	mvns.w	r7, #0
 8020082:	2300      	movs	r3, #0
 8020084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020088:	3c08      	subs	r4, #8
 802008a:	ea85 0501 	eor.w	r5, r5, r1
 802008e:	ea86 0601 	eor.w	r6, r6, r1
 8020092:	fa85 f547 	uadd8	r5, r5, r7
 8020096:	faa3 f587 	sel	r5, r3, r7
 802009a:	fa86 f647 	uadd8	r6, r6, r7
 802009e:	faa5 f687 	sel	r6, r5, r7
 80200a2:	b98e      	cbnz	r6, 80200c8 <memchr+0x78>
 80200a4:	d1ee      	bne.n	8020084 <memchr+0x34>
 80200a6:	bcf0      	pop	{r4, r5, r6, r7}
 80200a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80200ac:	f002 0207 	and.w	r2, r2, #7
 80200b0:	b132      	cbz	r2, 80200c0 <memchr+0x70>
 80200b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80200b6:	3a01      	subs	r2, #1
 80200b8:	ea83 0301 	eor.w	r3, r3, r1
 80200bc:	b113      	cbz	r3, 80200c4 <memchr+0x74>
 80200be:	d1f8      	bne.n	80200b2 <memchr+0x62>
 80200c0:	2000      	movs	r0, #0
 80200c2:	4770      	bx	lr
 80200c4:	3801      	subs	r0, #1
 80200c6:	4770      	bx	lr
 80200c8:	2d00      	cmp	r5, #0
 80200ca:	bf06      	itte	eq
 80200cc:	4635      	moveq	r5, r6
 80200ce:	3803      	subeq	r0, #3
 80200d0:	3807      	subne	r0, #7
 80200d2:	f015 0f01 	tst.w	r5, #1
 80200d6:	d107      	bne.n	80200e8 <memchr+0x98>
 80200d8:	3001      	adds	r0, #1
 80200da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80200de:	bf02      	ittt	eq
 80200e0:	3001      	addeq	r0, #1
 80200e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80200e6:	3001      	addeq	r0, #1
 80200e8:	bcf0      	pop	{r4, r5, r6, r7}
 80200ea:	3801      	subs	r0, #1
 80200ec:	4770      	bx	lr
 80200ee:	bf00      	nop

080200f0 <__aeabi_drsub>:
 80200f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80200f4:	e002      	b.n	80200fc <__adddf3>
 80200f6:	bf00      	nop

080200f8 <__aeabi_dsub>:
 80200f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080200fc <__adddf3>:
 80200fc:	b530      	push	{r4, r5, lr}
 80200fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020106:	ea94 0f05 	teq	r4, r5
 802010a:	bf08      	it	eq
 802010c:	ea90 0f02 	teqeq	r0, r2
 8020110:	bf1f      	itttt	ne
 8020112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8020116:	ea55 0c02 	orrsne.w	ip, r5, r2
 802011a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 802011e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020122:	f000 80e2 	beq.w	80202ea <__adddf3+0x1ee>
 8020126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 802012a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 802012e:	bfb8      	it	lt
 8020130:	426d      	neglt	r5, r5
 8020132:	dd0c      	ble.n	802014e <__adddf3+0x52>
 8020134:	442c      	add	r4, r5
 8020136:	ea80 0202 	eor.w	r2, r0, r2
 802013a:	ea81 0303 	eor.w	r3, r1, r3
 802013e:	ea82 0000 	eor.w	r0, r2, r0
 8020142:	ea83 0101 	eor.w	r1, r3, r1
 8020146:	ea80 0202 	eor.w	r2, r0, r2
 802014a:	ea81 0303 	eor.w	r3, r1, r3
 802014e:	2d36      	cmp	r5, #54	; 0x36
 8020150:	bf88      	it	hi
 8020152:	bd30      	pophi	{r4, r5, pc}
 8020154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8020158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802015c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8020160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8020164:	d002      	beq.n	802016c <__adddf3+0x70>
 8020166:	4240      	negs	r0, r0
 8020168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 802016c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8020170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8020178:	d002      	beq.n	8020180 <__adddf3+0x84>
 802017a:	4252      	negs	r2, r2
 802017c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020180:	ea94 0f05 	teq	r4, r5
 8020184:	f000 80a7 	beq.w	80202d6 <__adddf3+0x1da>
 8020188:	f1a4 0401 	sub.w	r4, r4, #1
 802018c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020190:	db0d      	blt.n	80201ae <__adddf3+0xb2>
 8020192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020196:	fa22 f205 	lsr.w	r2, r2, r5
 802019a:	1880      	adds	r0, r0, r2
 802019c:	f141 0100 	adc.w	r1, r1, #0
 80201a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80201a4:	1880      	adds	r0, r0, r2
 80201a6:	fa43 f305 	asr.w	r3, r3, r5
 80201aa:	4159      	adcs	r1, r3
 80201ac:	e00e      	b.n	80201cc <__adddf3+0xd0>
 80201ae:	f1a5 0520 	sub.w	r5, r5, #32
 80201b2:	f10e 0e20 	add.w	lr, lr, #32
 80201b6:	2a01      	cmp	r2, #1
 80201b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80201bc:	bf28      	it	cs
 80201be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80201c2:	fa43 f305 	asr.w	r3, r3, r5
 80201c6:	18c0      	adds	r0, r0, r3
 80201c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80201cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80201d0:	d507      	bpl.n	80201e2 <__adddf3+0xe6>
 80201d2:	f04f 0e00 	mov.w	lr, #0
 80201d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80201da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80201de:	eb6e 0101 	sbc.w	r1, lr, r1
 80201e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80201e6:	d31b      	bcc.n	8020220 <__adddf3+0x124>
 80201e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80201ec:	d30c      	bcc.n	8020208 <__adddf3+0x10c>
 80201ee:	0849      	lsrs	r1, r1, #1
 80201f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80201f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80201f8:	f104 0401 	add.w	r4, r4, #1
 80201fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8020204:	f080 809a 	bcs.w	802033c <__adddf3+0x240>
 8020208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 802020c:	bf08      	it	eq
 802020e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020212:	f150 0000 	adcs.w	r0, r0, #0
 8020216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802021a:	ea41 0105 	orr.w	r1, r1, r5
 802021e:	bd30      	pop	{r4, r5, pc}
 8020220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8020224:	4140      	adcs	r0, r0
 8020226:	eb41 0101 	adc.w	r1, r1, r1
 802022a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 802022e:	f1a4 0401 	sub.w	r4, r4, #1
 8020232:	d1e9      	bne.n	8020208 <__adddf3+0x10c>
 8020234:	f091 0f00 	teq	r1, #0
 8020238:	bf04      	itt	eq
 802023a:	4601      	moveq	r1, r0
 802023c:	2000      	moveq	r0, #0
 802023e:	fab1 f381 	clz	r3, r1
 8020242:	bf08      	it	eq
 8020244:	3320      	addeq	r3, #32
 8020246:	f1a3 030b 	sub.w	r3, r3, #11
 802024a:	f1b3 0220 	subs.w	r2, r3, #32
 802024e:	da0c      	bge.n	802026a <__adddf3+0x16e>
 8020250:	320c      	adds	r2, #12
 8020252:	dd08      	ble.n	8020266 <__adddf3+0x16a>
 8020254:	f102 0c14 	add.w	ip, r2, #20
 8020258:	f1c2 020c 	rsb	r2, r2, #12
 802025c:	fa01 f00c 	lsl.w	r0, r1, ip
 8020260:	fa21 f102 	lsr.w	r1, r1, r2
 8020264:	e00c      	b.n	8020280 <__adddf3+0x184>
 8020266:	f102 0214 	add.w	r2, r2, #20
 802026a:	bfd8      	it	le
 802026c:	f1c2 0c20 	rsble	ip, r2, #32
 8020270:	fa01 f102 	lsl.w	r1, r1, r2
 8020274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8020278:	bfdc      	itt	le
 802027a:	ea41 010c 	orrle.w	r1, r1, ip
 802027e:	4090      	lslle	r0, r2
 8020280:	1ae4      	subs	r4, r4, r3
 8020282:	bfa2      	ittt	ge
 8020284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020288:	4329      	orrge	r1, r5
 802028a:	bd30      	popge	{r4, r5, pc}
 802028c:	ea6f 0404 	mvn.w	r4, r4
 8020290:	3c1f      	subs	r4, #31
 8020292:	da1c      	bge.n	80202ce <__adddf3+0x1d2>
 8020294:	340c      	adds	r4, #12
 8020296:	dc0e      	bgt.n	80202b6 <__adddf3+0x1ba>
 8020298:	f104 0414 	add.w	r4, r4, #20
 802029c:	f1c4 0220 	rsb	r2, r4, #32
 80202a0:	fa20 f004 	lsr.w	r0, r0, r4
 80202a4:	fa01 f302 	lsl.w	r3, r1, r2
 80202a8:	ea40 0003 	orr.w	r0, r0, r3
 80202ac:	fa21 f304 	lsr.w	r3, r1, r4
 80202b0:	ea45 0103 	orr.w	r1, r5, r3
 80202b4:	bd30      	pop	{r4, r5, pc}
 80202b6:	f1c4 040c 	rsb	r4, r4, #12
 80202ba:	f1c4 0220 	rsb	r2, r4, #32
 80202be:	fa20 f002 	lsr.w	r0, r0, r2
 80202c2:	fa01 f304 	lsl.w	r3, r1, r4
 80202c6:	ea40 0003 	orr.w	r0, r0, r3
 80202ca:	4629      	mov	r1, r5
 80202cc:	bd30      	pop	{r4, r5, pc}
 80202ce:	fa21 f004 	lsr.w	r0, r1, r4
 80202d2:	4629      	mov	r1, r5
 80202d4:	bd30      	pop	{r4, r5, pc}
 80202d6:	f094 0f00 	teq	r4, #0
 80202da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80202de:	bf06      	itte	eq
 80202e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80202e4:	3401      	addeq	r4, #1
 80202e6:	3d01      	subne	r5, #1
 80202e8:	e74e      	b.n	8020188 <__adddf3+0x8c>
 80202ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80202ee:	bf18      	it	ne
 80202f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80202f4:	d029      	beq.n	802034a <__adddf3+0x24e>
 80202f6:	ea94 0f05 	teq	r4, r5
 80202fa:	bf08      	it	eq
 80202fc:	ea90 0f02 	teqeq	r0, r2
 8020300:	d005      	beq.n	802030e <__adddf3+0x212>
 8020302:	ea54 0c00 	orrs.w	ip, r4, r0
 8020306:	bf04      	itt	eq
 8020308:	4619      	moveq	r1, r3
 802030a:	4610      	moveq	r0, r2
 802030c:	bd30      	pop	{r4, r5, pc}
 802030e:	ea91 0f03 	teq	r1, r3
 8020312:	bf1e      	ittt	ne
 8020314:	2100      	movne	r1, #0
 8020316:	2000      	movne	r0, #0
 8020318:	bd30      	popne	{r4, r5, pc}
 802031a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 802031e:	d105      	bne.n	802032c <__adddf3+0x230>
 8020320:	0040      	lsls	r0, r0, #1
 8020322:	4149      	adcs	r1, r1
 8020324:	bf28      	it	cs
 8020326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 802032a:	bd30      	pop	{r4, r5, pc}
 802032c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8020330:	bf3c      	itt	cc
 8020332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8020336:	bd30      	popcc	{r4, r5, pc}
 8020338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 802033c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8020340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8020344:	f04f 0000 	mov.w	r0, #0
 8020348:	bd30      	pop	{r4, r5, pc}
 802034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802034e:	bf1a      	itte	ne
 8020350:	4619      	movne	r1, r3
 8020352:	4610      	movne	r0, r2
 8020354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8020358:	bf1c      	itt	ne
 802035a:	460b      	movne	r3, r1
 802035c:	4602      	movne	r2, r0
 802035e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020362:	bf06      	itte	eq
 8020364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8020368:	ea91 0f03 	teqeq	r1, r3
 802036c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8020370:	bd30      	pop	{r4, r5, pc}
 8020372:	bf00      	nop

08020374 <__aeabi_ui2d>:
 8020374:	f090 0f00 	teq	r0, #0
 8020378:	bf04      	itt	eq
 802037a:	2100      	moveq	r1, #0
 802037c:	4770      	bxeq	lr
 802037e:	b530      	push	{r4, r5, lr}
 8020380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8020388:	f04f 0500 	mov.w	r5, #0
 802038c:	f04f 0100 	mov.w	r1, #0
 8020390:	e750      	b.n	8020234 <__adddf3+0x138>
 8020392:	bf00      	nop

08020394 <__aeabi_i2d>:
 8020394:	f090 0f00 	teq	r0, #0
 8020398:	bf04      	itt	eq
 802039a:	2100      	moveq	r1, #0
 802039c:	4770      	bxeq	lr
 802039e:	b530      	push	{r4, r5, lr}
 80203a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80203a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80203a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80203ac:	bf48      	it	mi
 80203ae:	4240      	negmi	r0, r0
 80203b0:	f04f 0100 	mov.w	r1, #0
 80203b4:	e73e      	b.n	8020234 <__adddf3+0x138>
 80203b6:	bf00      	nop

080203b8 <__aeabi_f2d>:
 80203b8:	0042      	lsls	r2, r0, #1
 80203ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80203be:	ea4f 0131 	mov.w	r1, r1, rrx
 80203c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80203c6:	bf1f      	itttt	ne
 80203c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80203cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80203d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80203d4:	4770      	bxne	lr
 80203d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80203da:	bf08      	it	eq
 80203dc:	4770      	bxeq	lr
 80203de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80203e2:	bf04      	itt	eq
 80203e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80203e8:	4770      	bxeq	lr
 80203ea:	b530      	push	{r4, r5, lr}
 80203ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80203f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80203f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80203f8:	e71c      	b.n	8020234 <__adddf3+0x138>
 80203fa:	bf00      	nop

080203fc <__aeabi_ul2d>:
 80203fc:	ea50 0201 	orrs.w	r2, r0, r1
 8020400:	bf08      	it	eq
 8020402:	4770      	bxeq	lr
 8020404:	b530      	push	{r4, r5, lr}
 8020406:	f04f 0500 	mov.w	r5, #0
 802040a:	e00a      	b.n	8020422 <__aeabi_l2d+0x16>

0802040c <__aeabi_l2d>:
 802040c:	ea50 0201 	orrs.w	r2, r0, r1
 8020410:	bf08      	it	eq
 8020412:	4770      	bxeq	lr
 8020414:	b530      	push	{r4, r5, lr}
 8020416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 802041a:	d502      	bpl.n	8020422 <__aeabi_l2d+0x16>
 802041c:	4240      	negs	r0, r0
 802041e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8020426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 802042a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 802042e:	f43f aed8 	beq.w	80201e2 <__adddf3+0xe6>
 8020432:	f04f 0203 	mov.w	r2, #3
 8020436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 802043a:	bf18      	it	ne
 802043c:	3203      	addne	r2, #3
 802043e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8020442:	bf18      	it	ne
 8020444:	3203      	addne	r2, #3
 8020446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 802044a:	f1c2 0320 	rsb	r3, r2, #32
 802044e:	fa00 fc03 	lsl.w	ip, r0, r3
 8020452:	fa20 f002 	lsr.w	r0, r0, r2
 8020456:	fa01 fe03 	lsl.w	lr, r1, r3
 802045a:	ea40 000e 	orr.w	r0, r0, lr
 802045e:	fa21 f102 	lsr.w	r1, r1, r2
 8020462:	4414      	add	r4, r2
 8020464:	e6bd      	b.n	80201e2 <__adddf3+0xe6>
 8020466:	bf00      	nop

08020468 <__aeabi_dmul>:
 8020468:	b570      	push	{r4, r5, r6, lr}
 802046a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 802046e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8020472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020476:	bf1d      	ittte	ne
 8020478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802047c:	ea94 0f0c 	teqne	r4, ip
 8020480:	ea95 0f0c 	teqne	r5, ip
 8020484:	f000 f8de 	bleq	8020644 <__aeabi_dmul+0x1dc>
 8020488:	442c      	add	r4, r5
 802048a:	ea81 0603 	eor.w	r6, r1, r3
 802048e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802049a:	bf18      	it	ne
 802049c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80204a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80204a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80204a8:	d038      	beq.n	802051c <__aeabi_dmul+0xb4>
 80204aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80204ae:	f04f 0500 	mov.w	r5, #0
 80204b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80204b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80204ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80204be:	f04f 0600 	mov.w	r6, #0
 80204c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80204c6:	f09c 0f00 	teq	ip, #0
 80204ca:	bf18      	it	ne
 80204cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80204d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80204d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80204d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80204dc:	d204      	bcs.n	80204e8 <__aeabi_dmul+0x80>
 80204de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80204e2:	416d      	adcs	r5, r5
 80204e4:	eb46 0606 	adc.w	r6, r6, r6
 80204e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80204ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80204f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80204f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80204f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80204fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8020500:	bf88      	it	hi
 8020502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8020506:	d81e      	bhi.n	8020546 <__aeabi_dmul+0xde>
 8020508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 802050c:	bf08      	it	eq
 802050e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8020512:	f150 0000 	adcs.w	r0, r0, #0
 8020516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802051a:	bd70      	pop	{r4, r5, r6, pc}
 802051c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8020520:	ea46 0101 	orr.w	r1, r6, r1
 8020524:	ea40 0002 	orr.w	r0, r0, r2
 8020528:	ea81 0103 	eor.w	r1, r1, r3
 802052c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8020530:	bfc2      	ittt	gt
 8020532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 802053a:	bd70      	popgt	{r4, r5, r6, pc}
 802053c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020540:	f04f 0e00 	mov.w	lr, #0
 8020544:	3c01      	subs	r4, #1
 8020546:	f300 80ab 	bgt.w	80206a0 <__aeabi_dmul+0x238>
 802054a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 802054e:	bfde      	ittt	le
 8020550:	2000      	movle	r0, #0
 8020552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8020556:	bd70      	pople	{r4, r5, r6, pc}
 8020558:	f1c4 0400 	rsb	r4, r4, #0
 802055c:	3c20      	subs	r4, #32
 802055e:	da35      	bge.n	80205cc <__aeabi_dmul+0x164>
 8020560:	340c      	adds	r4, #12
 8020562:	dc1b      	bgt.n	802059c <__aeabi_dmul+0x134>
 8020564:	f104 0414 	add.w	r4, r4, #20
 8020568:	f1c4 0520 	rsb	r5, r4, #32
 802056c:	fa00 f305 	lsl.w	r3, r0, r5
 8020570:	fa20 f004 	lsr.w	r0, r0, r4
 8020574:	fa01 f205 	lsl.w	r2, r1, r5
 8020578:	ea40 0002 	orr.w	r0, r0, r2
 802057c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8020580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8020584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020588:	fa21 f604 	lsr.w	r6, r1, r4
 802058c:	eb42 0106 	adc.w	r1, r2, r6
 8020590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020594:	bf08      	it	eq
 8020596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802059a:	bd70      	pop	{r4, r5, r6, pc}
 802059c:	f1c4 040c 	rsb	r4, r4, #12
 80205a0:	f1c4 0520 	rsb	r5, r4, #32
 80205a4:	fa00 f304 	lsl.w	r3, r0, r4
 80205a8:	fa20 f005 	lsr.w	r0, r0, r5
 80205ac:	fa01 f204 	lsl.w	r2, r1, r4
 80205b0:	ea40 0002 	orr.w	r0, r0, r2
 80205b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80205b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80205bc:	f141 0100 	adc.w	r1, r1, #0
 80205c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80205c4:	bf08      	it	eq
 80205c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80205ca:	bd70      	pop	{r4, r5, r6, pc}
 80205cc:	f1c4 0520 	rsb	r5, r4, #32
 80205d0:	fa00 f205 	lsl.w	r2, r0, r5
 80205d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80205d8:	fa20 f304 	lsr.w	r3, r0, r4
 80205dc:	fa01 f205 	lsl.w	r2, r1, r5
 80205e0:	ea43 0302 	orr.w	r3, r3, r2
 80205e4:	fa21 f004 	lsr.w	r0, r1, r4
 80205e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80205ec:	fa21 f204 	lsr.w	r2, r1, r4
 80205f0:	ea20 0002 	bic.w	r0, r0, r2
 80205f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80205f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80205fc:	bf08      	it	eq
 80205fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020602:	bd70      	pop	{r4, r5, r6, pc}
 8020604:	f094 0f00 	teq	r4, #0
 8020608:	d10f      	bne.n	802062a <__aeabi_dmul+0x1c2>
 802060a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 802060e:	0040      	lsls	r0, r0, #1
 8020610:	eb41 0101 	adc.w	r1, r1, r1
 8020614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8020618:	bf08      	it	eq
 802061a:	3c01      	subeq	r4, #1
 802061c:	d0f7      	beq.n	802060e <__aeabi_dmul+0x1a6>
 802061e:	ea41 0106 	orr.w	r1, r1, r6
 8020622:	f095 0f00 	teq	r5, #0
 8020626:	bf18      	it	ne
 8020628:	4770      	bxne	lr
 802062a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 802062e:	0052      	lsls	r2, r2, #1
 8020630:	eb43 0303 	adc.w	r3, r3, r3
 8020634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8020638:	bf08      	it	eq
 802063a:	3d01      	subeq	r5, #1
 802063c:	d0f7      	beq.n	802062e <__aeabi_dmul+0x1c6>
 802063e:	ea43 0306 	orr.w	r3, r3, r6
 8020642:	4770      	bx	lr
 8020644:	ea94 0f0c 	teq	r4, ip
 8020648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802064c:	bf18      	it	ne
 802064e:	ea95 0f0c 	teqne	r5, ip
 8020652:	d00c      	beq.n	802066e <__aeabi_dmul+0x206>
 8020654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020658:	bf18      	it	ne
 802065a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802065e:	d1d1      	bne.n	8020604 <__aeabi_dmul+0x19c>
 8020660:	ea81 0103 	eor.w	r1, r1, r3
 8020664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8020668:	f04f 0000 	mov.w	r0, #0
 802066c:	bd70      	pop	{r4, r5, r6, pc}
 802066e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020672:	bf06      	itte	eq
 8020674:	4610      	moveq	r0, r2
 8020676:	4619      	moveq	r1, r3
 8020678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802067c:	d019      	beq.n	80206b2 <__aeabi_dmul+0x24a>
 802067e:	ea94 0f0c 	teq	r4, ip
 8020682:	d102      	bne.n	802068a <__aeabi_dmul+0x222>
 8020684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020688:	d113      	bne.n	80206b2 <__aeabi_dmul+0x24a>
 802068a:	ea95 0f0c 	teq	r5, ip
 802068e:	d105      	bne.n	802069c <__aeabi_dmul+0x234>
 8020690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020694:	bf1c      	itt	ne
 8020696:	4610      	movne	r0, r2
 8020698:	4619      	movne	r1, r3
 802069a:	d10a      	bne.n	80206b2 <__aeabi_dmul+0x24a>
 802069c:	ea81 0103 	eor.w	r1, r1, r3
 80206a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80206a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80206a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80206ac:	f04f 0000 	mov.w	r0, #0
 80206b0:	bd70      	pop	{r4, r5, r6, pc}
 80206b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80206b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80206ba:	bd70      	pop	{r4, r5, r6, pc}

080206bc <__aeabi_ddiv>:
 80206bc:	b570      	push	{r4, r5, r6, lr}
 80206be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80206c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80206c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80206ca:	bf1d      	ittte	ne
 80206cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80206d0:	ea94 0f0c 	teqne	r4, ip
 80206d4:	ea95 0f0c 	teqne	r5, ip
 80206d8:	f000 f8a7 	bleq	802082a <__aeabi_ddiv+0x16e>
 80206dc:	eba4 0405 	sub.w	r4, r4, r5
 80206e0:	ea81 0e03 	eor.w	lr, r1, r3
 80206e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80206e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80206ec:	f000 8088 	beq.w	8020800 <__aeabi_ddiv+0x144>
 80206f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80206f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80206f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80206fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802070c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8020710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8020714:	429d      	cmp	r5, r3
 8020716:	bf08      	it	eq
 8020718:	4296      	cmpeq	r6, r2
 802071a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 802071e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8020722:	d202      	bcs.n	802072a <__aeabi_ddiv+0x6e>
 8020724:	085b      	lsrs	r3, r3, #1
 8020726:	ea4f 0232 	mov.w	r2, r2, rrx
 802072a:	1ab6      	subs	r6, r6, r2
 802072c:	eb65 0503 	sbc.w	r5, r5, r3
 8020730:	085b      	lsrs	r3, r3, #1
 8020732:	ea4f 0232 	mov.w	r2, r2, rrx
 8020736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 802073a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 802073e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020746:	bf22      	ittt	cs
 8020748:	1ab6      	subcs	r6, r6, r2
 802074a:	4675      	movcs	r5, lr
 802074c:	ea40 000c 	orrcs.w	r0, r0, ip
 8020750:	085b      	lsrs	r3, r3, #1
 8020752:	ea4f 0232 	mov.w	r2, r2, rrx
 8020756:	ebb6 0e02 	subs.w	lr, r6, r2
 802075a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802075e:	bf22      	ittt	cs
 8020760:	1ab6      	subcs	r6, r6, r2
 8020762:	4675      	movcs	r5, lr
 8020764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8020768:	085b      	lsrs	r3, r3, #1
 802076a:	ea4f 0232 	mov.w	r2, r2, rrx
 802076e:	ebb6 0e02 	subs.w	lr, r6, r2
 8020772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020776:	bf22      	ittt	cs
 8020778:	1ab6      	subcs	r6, r6, r2
 802077a:	4675      	movcs	r5, lr
 802077c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020780:	085b      	lsrs	r3, r3, #1
 8020782:	ea4f 0232 	mov.w	r2, r2, rrx
 8020786:	ebb6 0e02 	subs.w	lr, r6, r2
 802078a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802078e:	bf22      	ittt	cs
 8020790:	1ab6      	subcs	r6, r6, r2
 8020792:	4675      	movcs	r5, lr
 8020794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020798:	ea55 0e06 	orrs.w	lr, r5, r6
 802079c:	d018      	beq.n	80207d0 <__aeabi_ddiv+0x114>
 802079e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80207a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80207a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80207aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80207ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80207b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80207b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80207ba:	d1c0      	bne.n	802073e <__aeabi_ddiv+0x82>
 80207bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80207c0:	d10b      	bne.n	80207da <__aeabi_ddiv+0x11e>
 80207c2:	ea41 0100 	orr.w	r1, r1, r0
 80207c6:	f04f 0000 	mov.w	r0, #0
 80207ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80207ce:	e7b6      	b.n	802073e <__aeabi_ddiv+0x82>
 80207d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80207d4:	bf04      	itt	eq
 80207d6:	4301      	orreq	r1, r0
 80207d8:	2000      	moveq	r0, #0
 80207da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80207de:	bf88      	it	hi
 80207e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80207e4:	f63f aeaf 	bhi.w	8020546 <__aeabi_dmul+0xde>
 80207e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80207ec:	bf04      	itt	eq
 80207ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80207f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80207f6:	f150 0000 	adcs.w	r0, r0, #0
 80207fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80207fe:	bd70      	pop	{r4, r5, r6, pc}
 8020800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8020804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 802080c:	bfc2      	ittt	gt
 802080e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8020816:	bd70      	popgt	{r4, r5, r6, pc}
 8020818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 802081c:	f04f 0e00 	mov.w	lr, #0
 8020820:	3c01      	subs	r4, #1
 8020822:	e690      	b.n	8020546 <__aeabi_dmul+0xde>
 8020824:	ea45 0e06 	orr.w	lr, r5, r6
 8020828:	e68d      	b.n	8020546 <__aeabi_dmul+0xde>
 802082a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 802082e:	ea94 0f0c 	teq	r4, ip
 8020832:	bf08      	it	eq
 8020834:	ea95 0f0c 	teqeq	r5, ip
 8020838:	f43f af3b 	beq.w	80206b2 <__aeabi_dmul+0x24a>
 802083c:	ea94 0f0c 	teq	r4, ip
 8020840:	d10a      	bne.n	8020858 <__aeabi_ddiv+0x19c>
 8020842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8020846:	f47f af34 	bne.w	80206b2 <__aeabi_dmul+0x24a>
 802084a:	ea95 0f0c 	teq	r5, ip
 802084e:	f47f af25 	bne.w	802069c <__aeabi_dmul+0x234>
 8020852:	4610      	mov	r0, r2
 8020854:	4619      	mov	r1, r3
 8020856:	e72c      	b.n	80206b2 <__aeabi_dmul+0x24a>
 8020858:	ea95 0f0c 	teq	r5, ip
 802085c:	d106      	bne.n	802086c <__aeabi_ddiv+0x1b0>
 802085e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020862:	f43f aefd 	beq.w	8020660 <__aeabi_dmul+0x1f8>
 8020866:	4610      	mov	r0, r2
 8020868:	4619      	mov	r1, r3
 802086a:	e722      	b.n	80206b2 <__aeabi_dmul+0x24a>
 802086c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020870:	bf18      	it	ne
 8020872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020876:	f47f aec5 	bne.w	8020604 <__aeabi_dmul+0x19c>
 802087a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 802087e:	f47f af0d 	bne.w	802069c <__aeabi_dmul+0x234>
 8020882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020886:	f47f aeeb 	bne.w	8020660 <__aeabi_dmul+0x1f8>
 802088a:	e712      	b.n	80206b2 <__aeabi_dmul+0x24a>

0802088c <__gedf2>:
 802088c:	f04f 3cff 	mov.w	ip, #4294967295
 8020890:	e006      	b.n	80208a0 <__cmpdf2+0x4>
 8020892:	bf00      	nop

08020894 <__ledf2>:
 8020894:	f04f 0c01 	mov.w	ip, #1
 8020898:	e002      	b.n	80208a0 <__cmpdf2+0x4>
 802089a:	bf00      	nop

0802089c <__cmpdf2>:
 802089c:	f04f 0c01 	mov.w	ip, #1
 80208a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80208a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80208a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80208ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80208b0:	bf18      	it	ne
 80208b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80208b6:	d01b      	beq.n	80208f0 <__cmpdf2+0x54>
 80208b8:	b001      	add	sp, #4
 80208ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80208be:	bf0c      	ite	eq
 80208c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80208c4:	ea91 0f03 	teqne	r1, r3
 80208c8:	bf02      	ittt	eq
 80208ca:	ea90 0f02 	teqeq	r0, r2
 80208ce:	2000      	moveq	r0, #0
 80208d0:	4770      	bxeq	lr
 80208d2:	f110 0f00 	cmn.w	r0, #0
 80208d6:	ea91 0f03 	teq	r1, r3
 80208da:	bf58      	it	pl
 80208dc:	4299      	cmppl	r1, r3
 80208de:	bf08      	it	eq
 80208e0:	4290      	cmpeq	r0, r2
 80208e2:	bf2c      	ite	cs
 80208e4:	17d8      	asrcs	r0, r3, #31
 80208e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80208ea:	f040 0001 	orr.w	r0, r0, #1
 80208ee:	4770      	bx	lr
 80208f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80208f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80208f8:	d102      	bne.n	8020900 <__cmpdf2+0x64>
 80208fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80208fe:	d107      	bne.n	8020910 <__cmpdf2+0x74>
 8020900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020908:	d1d6      	bne.n	80208b8 <__cmpdf2+0x1c>
 802090a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 802090e:	d0d3      	beq.n	80208b8 <__cmpdf2+0x1c>
 8020910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020914:	4770      	bx	lr
 8020916:	bf00      	nop

08020918 <__aeabi_cdrcmple>:
 8020918:	4684      	mov	ip, r0
 802091a:	4610      	mov	r0, r2
 802091c:	4662      	mov	r2, ip
 802091e:	468c      	mov	ip, r1
 8020920:	4619      	mov	r1, r3
 8020922:	4663      	mov	r3, ip
 8020924:	e000      	b.n	8020928 <__aeabi_cdcmpeq>
 8020926:	bf00      	nop

08020928 <__aeabi_cdcmpeq>:
 8020928:	b501      	push	{r0, lr}
 802092a:	f7ff ffb7 	bl	802089c <__cmpdf2>
 802092e:	2800      	cmp	r0, #0
 8020930:	bf48      	it	mi
 8020932:	f110 0f00 	cmnmi.w	r0, #0
 8020936:	bd01      	pop	{r0, pc}

08020938 <__aeabi_dcmpeq>:
 8020938:	f84d ed08 	str.w	lr, [sp, #-8]!
 802093c:	f7ff fff4 	bl	8020928 <__aeabi_cdcmpeq>
 8020940:	bf0c      	ite	eq
 8020942:	2001      	moveq	r0, #1
 8020944:	2000      	movne	r0, #0
 8020946:	f85d fb08 	ldr.w	pc, [sp], #8
 802094a:	bf00      	nop

0802094c <__aeabi_dcmplt>:
 802094c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020950:	f7ff ffea 	bl	8020928 <__aeabi_cdcmpeq>
 8020954:	bf34      	ite	cc
 8020956:	2001      	movcc	r0, #1
 8020958:	2000      	movcs	r0, #0
 802095a:	f85d fb08 	ldr.w	pc, [sp], #8
 802095e:	bf00      	nop

08020960 <__aeabi_dcmple>:
 8020960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020964:	f7ff ffe0 	bl	8020928 <__aeabi_cdcmpeq>
 8020968:	bf94      	ite	ls
 802096a:	2001      	movls	r0, #1
 802096c:	2000      	movhi	r0, #0
 802096e:	f85d fb08 	ldr.w	pc, [sp], #8
 8020972:	bf00      	nop

08020974 <__aeabi_dcmpge>:
 8020974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020978:	f7ff ffce 	bl	8020918 <__aeabi_cdrcmple>
 802097c:	bf94      	ite	ls
 802097e:	2001      	movls	r0, #1
 8020980:	2000      	movhi	r0, #0
 8020982:	f85d fb08 	ldr.w	pc, [sp], #8
 8020986:	bf00      	nop

08020988 <__aeabi_dcmpgt>:
 8020988:	f84d ed08 	str.w	lr, [sp, #-8]!
 802098c:	f7ff ffc4 	bl	8020918 <__aeabi_cdrcmple>
 8020990:	bf34      	ite	cc
 8020992:	2001      	movcc	r0, #1
 8020994:	2000      	movcs	r0, #0
 8020996:	f85d fb08 	ldr.w	pc, [sp], #8
 802099a:	bf00      	nop

0802099c <__aeabi_dcmpun>:
 802099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80209a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80209a4:	d102      	bne.n	80209ac <__aeabi_dcmpun+0x10>
 80209a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80209aa:	d10a      	bne.n	80209c2 <__aeabi_dcmpun+0x26>
 80209ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80209b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80209b4:	d102      	bne.n	80209bc <__aeabi_dcmpun+0x20>
 80209b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80209ba:	d102      	bne.n	80209c2 <__aeabi_dcmpun+0x26>
 80209bc:	f04f 0000 	mov.w	r0, #0
 80209c0:	4770      	bx	lr
 80209c2:	f04f 0001 	mov.w	r0, #1
 80209c6:	4770      	bx	lr

080209c8 <__aeabi_d2iz>:
 80209c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80209cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80209d0:	d215      	bcs.n	80209fe <__aeabi_d2iz+0x36>
 80209d2:	d511      	bpl.n	80209f8 <__aeabi_d2iz+0x30>
 80209d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80209d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80209dc:	d912      	bls.n	8020a04 <__aeabi_d2iz+0x3c>
 80209de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80209e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80209e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80209ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80209ee:	fa23 f002 	lsr.w	r0, r3, r2
 80209f2:	bf18      	it	ne
 80209f4:	4240      	negne	r0, r0
 80209f6:	4770      	bx	lr
 80209f8:	f04f 0000 	mov.w	r0, #0
 80209fc:	4770      	bx	lr
 80209fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020a02:	d105      	bne.n	8020a10 <__aeabi_d2iz+0x48>
 8020a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8020a08:	bf08      	it	eq
 8020a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8020a0e:	4770      	bx	lr
 8020a10:	f04f 0000 	mov.w	r0, #0
 8020a14:	4770      	bx	lr
 8020a16:	bf00      	nop

08020a18 <__aeabi_d2f>:
 8020a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8020a20:	bf24      	itt	cs
 8020a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8020a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8020a2a:	d90d      	bls.n	8020a48 <__aeabi_d2f+0x30>
 8020a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8020a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8020a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8020a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8020a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8020a40:	bf08      	it	eq
 8020a42:	f020 0001 	biceq.w	r0, r0, #1
 8020a46:	4770      	bx	lr
 8020a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8020a4c:	d121      	bne.n	8020a92 <__aeabi_d2f+0x7a>
 8020a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8020a52:	bfbc      	itt	lt
 8020a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8020a58:	4770      	bxlt	lr
 8020a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8020a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8020a62:	f1c2 0218 	rsb	r2, r2, #24
 8020a66:	f1c2 0c20 	rsb	ip, r2, #32
 8020a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8020a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8020a72:	bf18      	it	ne
 8020a74:	f040 0001 	orrne.w	r0, r0, #1
 8020a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8020a84:	ea40 000c 	orr.w	r0, r0, ip
 8020a88:	fa23 f302 	lsr.w	r3, r3, r2
 8020a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8020a90:	e7cc      	b.n	8020a2c <__aeabi_d2f+0x14>
 8020a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8020a96:	d107      	bne.n	8020aa8 <__aeabi_d2f+0x90>
 8020a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8020a9c:	bf1e      	ittt	ne
 8020a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8020aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8020aa6:	4770      	bxne	lr
 8020aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8020aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8020ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8020ab4:	4770      	bx	lr
 8020ab6:	bf00      	nop

08020ab8 <__aeabi_uldivmod>:
 8020ab8:	b953      	cbnz	r3, 8020ad0 <__aeabi_uldivmod+0x18>
 8020aba:	b94a      	cbnz	r2, 8020ad0 <__aeabi_uldivmod+0x18>
 8020abc:	2900      	cmp	r1, #0
 8020abe:	bf08      	it	eq
 8020ac0:	2800      	cmpeq	r0, #0
 8020ac2:	bf1c      	itt	ne
 8020ac4:	f04f 31ff 	movne.w	r1, #4294967295
 8020ac8:	f04f 30ff 	movne.w	r0, #4294967295
 8020acc:	f000 b972 	b.w	8020db4 <__aeabi_idiv0>
 8020ad0:	f1ad 0c08 	sub.w	ip, sp, #8
 8020ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020ad8:	f000 f806 	bl	8020ae8 <__udivmoddi4>
 8020adc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020ae4:	b004      	add	sp, #16
 8020ae6:	4770      	bx	lr

08020ae8 <__udivmoddi4>:
 8020ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020aec:	9e08      	ldr	r6, [sp, #32]
 8020aee:	4604      	mov	r4, r0
 8020af0:	4688      	mov	r8, r1
 8020af2:	2b00      	cmp	r3, #0
 8020af4:	d14b      	bne.n	8020b8e <__udivmoddi4+0xa6>
 8020af6:	428a      	cmp	r2, r1
 8020af8:	4615      	mov	r5, r2
 8020afa:	d967      	bls.n	8020bcc <__udivmoddi4+0xe4>
 8020afc:	fab2 f282 	clz	r2, r2
 8020b00:	b14a      	cbz	r2, 8020b16 <__udivmoddi4+0x2e>
 8020b02:	f1c2 0720 	rsb	r7, r2, #32
 8020b06:	fa01 f302 	lsl.w	r3, r1, r2
 8020b0a:	fa20 f707 	lsr.w	r7, r0, r7
 8020b0e:	4095      	lsls	r5, r2
 8020b10:	ea47 0803 	orr.w	r8, r7, r3
 8020b14:	4094      	lsls	r4, r2
 8020b16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020b1a:	0c23      	lsrs	r3, r4, #16
 8020b1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8020b20:	fa1f fc85 	uxth.w	ip, r5
 8020b24:	fb0e 8817 	mls	r8, lr, r7, r8
 8020b28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8020b2c:	fb07 f10c 	mul.w	r1, r7, ip
 8020b30:	4299      	cmp	r1, r3
 8020b32:	d909      	bls.n	8020b48 <__udivmoddi4+0x60>
 8020b34:	18eb      	adds	r3, r5, r3
 8020b36:	f107 30ff 	add.w	r0, r7, #4294967295
 8020b3a:	f080 811b 	bcs.w	8020d74 <__udivmoddi4+0x28c>
 8020b3e:	4299      	cmp	r1, r3
 8020b40:	f240 8118 	bls.w	8020d74 <__udivmoddi4+0x28c>
 8020b44:	3f02      	subs	r7, #2
 8020b46:	442b      	add	r3, r5
 8020b48:	1a5b      	subs	r3, r3, r1
 8020b4a:	b2a4      	uxth	r4, r4
 8020b4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8020b50:	fb0e 3310 	mls	r3, lr, r0, r3
 8020b54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8020b58:	fb00 fc0c 	mul.w	ip, r0, ip
 8020b5c:	45a4      	cmp	ip, r4
 8020b5e:	d909      	bls.n	8020b74 <__udivmoddi4+0x8c>
 8020b60:	192c      	adds	r4, r5, r4
 8020b62:	f100 33ff 	add.w	r3, r0, #4294967295
 8020b66:	f080 8107 	bcs.w	8020d78 <__udivmoddi4+0x290>
 8020b6a:	45a4      	cmp	ip, r4
 8020b6c:	f240 8104 	bls.w	8020d78 <__udivmoddi4+0x290>
 8020b70:	3802      	subs	r0, #2
 8020b72:	442c      	add	r4, r5
 8020b74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8020b78:	eba4 040c 	sub.w	r4, r4, ip
 8020b7c:	2700      	movs	r7, #0
 8020b7e:	b11e      	cbz	r6, 8020b88 <__udivmoddi4+0xa0>
 8020b80:	40d4      	lsrs	r4, r2
 8020b82:	2300      	movs	r3, #0
 8020b84:	e9c6 4300 	strd	r4, r3, [r6]
 8020b88:	4639      	mov	r1, r7
 8020b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020b8e:	428b      	cmp	r3, r1
 8020b90:	d909      	bls.n	8020ba6 <__udivmoddi4+0xbe>
 8020b92:	2e00      	cmp	r6, #0
 8020b94:	f000 80eb 	beq.w	8020d6e <__udivmoddi4+0x286>
 8020b98:	2700      	movs	r7, #0
 8020b9a:	e9c6 0100 	strd	r0, r1, [r6]
 8020b9e:	4638      	mov	r0, r7
 8020ba0:	4639      	mov	r1, r7
 8020ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020ba6:	fab3 f783 	clz	r7, r3
 8020baa:	2f00      	cmp	r7, #0
 8020bac:	d147      	bne.n	8020c3e <__udivmoddi4+0x156>
 8020bae:	428b      	cmp	r3, r1
 8020bb0:	d302      	bcc.n	8020bb8 <__udivmoddi4+0xd0>
 8020bb2:	4282      	cmp	r2, r0
 8020bb4:	f200 80fa 	bhi.w	8020dac <__udivmoddi4+0x2c4>
 8020bb8:	1a84      	subs	r4, r0, r2
 8020bba:	eb61 0303 	sbc.w	r3, r1, r3
 8020bbe:	2001      	movs	r0, #1
 8020bc0:	4698      	mov	r8, r3
 8020bc2:	2e00      	cmp	r6, #0
 8020bc4:	d0e0      	beq.n	8020b88 <__udivmoddi4+0xa0>
 8020bc6:	e9c6 4800 	strd	r4, r8, [r6]
 8020bca:	e7dd      	b.n	8020b88 <__udivmoddi4+0xa0>
 8020bcc:	b902      	cbnz	r2, 8020bd0 <__udivmoddi4+0xe8>
 8020bce:	deff      	udf	#255	; 0xff
 8020bd0:	fab2 f282 	clz	r2, r2
 8020bd4:	2a00      	cmp	r2, #0
 8020bd6:	f040 808f 	bne.w	8020cf8 <__udivmoddi4+0x210>
 8020bda:	1b49      	subs	r1, r1, r5
 8020bdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020be0:	fa1f f885 	uxth.w	r8, r5
 8020be4:	2701      	movs	r7, #1
 8020be6:	fbb1 fcfe 	udiv	ip, r1, lr
 8020bea:	0c23      	lsrs	r3, r4, #16
 8020bec:	fb0e 111c 	mls	r1, lr, ip, r1
 8020bf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020bf4:	fb08 f10c 	mul.w	r1, r8, ip
 8020bf8:	4299      	cmp	r1, r3
 8020bfa:	d907      	bls.n	8020c0c <__udivmoddi4+0x124>
 8020bfc:	18eb      	adds	r3, r5, r3
 8020bfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8020c02:	d202      	bcs.n	8020c0a <__udivmoddi4+0x122>
 8020c04:	4299      	cmp	r1, r3
 8020c06:	f200 80cd 	bhi.w	8020da4 <__udivmoddi4+0x2bc>
 8020c0a:	4684      	mov	ip, r0
 8020c0c:	1a59      	subs	r1, r3, r1
 8020c0e:	b2a3      	uxth	r3, r4
 8020c10:	fbb1 f0fe 	udiv	r0, r1, lr
 8020c14:	fb0e 1410 	mls	r4, lr, r0, r1
 8020c18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8020c1c:	fb08 f800 	mul.w	r8, r8, r0
 8020c20:	45a0      	cmp	r8, r4
 8020c22:	d907      	bls.n	8020c34 <__udivmoddi4+0x14c>
 8020c24:	192c      	adds	r4, r5, r4
 8020c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8020c2a:	d202      	bcs.n	8020c32 <__udivmoddi4+0x14a>
 8020c2c:	45a0      	cmp	r8, r4
 8020c2e:	f200 80b6 	bhi.w	8020d9e <__udivmoddi4+0x2b6>
 8020c32:	4618      	mov	r0, r3
 8020c34:	eba4 0408 	sub.w	r4, r4, r8
 8020c38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8020c3c:	e79f      	b.n	8020b7e <__udivmoddi4+0x96>
 8020c3e:	f1c7 0c20 	rsb	ip, r7, #32
 8020c42:	40bb      	lsls	r3, r7
 8020c44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8020c48:	ea4e 0e03 	orr.w	lr, lr, r3
 8020c4c:	fa01 f407 	lsl.w	r4, r1, r7
 8020c50:	fa20 f50c 	lsr.w	r5, r0, ip
 8020c54:	fa21 f30c 	lsr.w	r3, r1, ip
 8020c58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8020c5c:	4325      	orrs	r5, r4
 8020c5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8020c62:	0c2c      	lsrs	r4, r5, #16
 8020c64:	fb08 3319 	mls	r3, r8, r9, r3
 8020c68:	fa1f fa8e 	uxth.w	sl, lr
 8020c6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8020c70:	fb09 f40a 	mul.w	r4, r9, sl
 8020c74:	429c      	cmp	r4, r3
 8020c76:	fa02 f207 	lsl.w	r2, r2, r7
 8020c7a:	fa00 f107 	lsl.w	r1, r0, r7
 8020c7e:	d90b      	bls.n	8020c98 <__udivmoddi4+0x1b0>
 8020c80:	eb1e 0303 	adds.w	r3, lr, r3
 8020c84:	f109 30ff 	add.w	r0, r9, #4294967295
 8020c88:	f080 8087 	bcs.w	8020d9a <__udivmoddi4+0x2b2>
 8020c8c:	429c      	cmp	r4, r3
 8020c8e:	f240 8084 	bls.w	8020d9a <__udivmoddi4+0x2b2>
 8020c92:	f1a9 0902 	sub.w	r9, r9, #2
 8020c96:	4473      	add	r3, lr
 8020c98:	1b1b      	subs	r3, r3, r4
 8020c9a:	b2ad      	uxth	r5, r5
 8020c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8020ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8020ca4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8020ca8:	fb00 fa0a 	mul.w	sl, r0, sl
 8020cac:	45a2      	cmp	sl, r4
 8020cae:	d908      	bls.n	8020cc2 <__udivmoddi4+0x1da>
 8020cb0:	eb1e 0404 	adds.w	r4, lr, r4
 8020cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8020cb8:	d26b      	bcs.n	8020d92 <__udivmoddi4+0x2aa>
 8020cba:	45a2      	cmp	sl, r4
 8020cbc:	d969      	bls.n	8020d92 <__udivmoddi4+0x2aa>
 8020cbe:	3802      	subs	r0, #2
 8020cc0:	4474      	add	r4, lr
 8020cc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8020cc6:	fba0 8902 	umull	r8, r9, r0, r2
 8020cca:	eba4 040a 	sub.w	r4, r4, sl
 8020cce:	454c      	cmp	r4, r9
 8020cd0:	46c2      	mov	sl, r8
 8020cd2:	464b      	mov	r3, r9
 8020cd4:	d354      	bcc.n	8020d80 <__udivmoddi4+0x298>
 8020cd6:	d051      	beq.n	8020d7c <__udivmoddi4+0x294>
 8020cd8:	2e00      	cmp	r6, #0
 8020cda:	d069      	beq.n	8020db0 <__udivmoddi4+0x2c8>
 8020cdc:	ebb1 050a 	subs.w	r5, r1, sl
 8020ce0:	eb64 0403 	sbc.w	r4, r4, r3
 8020ce4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8020ce8:	40fd      	lsrs	r5, r7
 8020cea:	40fc      	lsrs	r4, r7
 8020cec:	ea4c 0505 	orr.w	r5, ip, r5
 8020cf0:	e9c6 5400 	strd	r5, r4, [r6]
 8020cf4:	2700      	movs	r7, #0
 8020cf6:	e747      	b.n	8020b88 <__udivmoddi4+0xa0>
 8020cf8:	f1c2 0320 	rsb	r3, r2, #32
 8020cfc:	fa20 f703 	lsr.w	r7, r0, r3
 8020d00:	4095      	lsls	r5, r2
 8020d02:	fa01 f002 	lsl.w	r0, r1, r2
 8020d06:	fa21 f303 	lsr.w	r3, r1, r3
 8020d0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8020d0e:	4338      	orrs	r0, r7
 8020d10:	0c01      	lsrs	r1, r0, #16
 8020d12:	fbb3 f7fe 	udiv	r7, r3, lr
 8020d16:	fa1f f885 	uxth.w	r8, r5
 8020d1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8020d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020d22:	fb07 f308 	mul.w	r3, r7, r8
 8020d26:	428b      	cmp	r3, r1
 8020d28:	fa04 f402 	lsl.w	r4, r4, r2
 8020d2c:	d907      	bls.n	8020d3e <__udivmoddi4+0x256>
 8020d2e:	1869      	adds	r1, r5, r1
 8020d30:	f107 3cff 	add.w	ip, r7, #4294967295
 8020d34:	d22f      	bcs.n	8020d96 <__udivmoddi4+0x2ae>
 8020d36:	428b      	cmp	r3, r1
 8020d38:	d92d      	bls.n	8020d96 <__udivmoddi4+0x2ae>
 8020d3a:	3f02      	subs	r7, #2
 8020d3c:	4429      	add	r1, r5
 8020d3e:	1acb      	subs	r3, r1, r3
 8020d40:	b281      	uxth	r1, r0
 8020d42:	fbb3 f0fe 	udiv	r0, r3, lr
 8020d46:	fb0e 3310 	mls	r3, lr, r0, r3
 8020d4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020d4e:	fb00 f308 	mul.w	r3, r0, r8
 8020d52:	428b      	cmp	r3, r1
 8020d54:	d907      	bls.n	8020d66 <__udivmoddi4+0x27e>
 8020d56:	1869      	adds	r1, r5, r1
 8020d58:	f100 3cff 	add.w	ip, r0, #4294967295
 8020d5c:	d217      	bcs.n	8020d8e <__udivmoddi4+0x2a6>
 8020d5e:	428b      	cmp	r3, r1
 8020d60:	d915      	bls.n	8020d8e <__udivmoddi4+0x2a6>
 8020d62:	3802      	subs	r0, #2
 8020d64:	4429      	add	r1, r5
 8020d66:	1ac9      	subs	r1, r1, r3
 8020d68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8020d6c:	e73b      	b.n	8020be6 <__udivmoddi4+0xfe>
 8020d6e:	4637      	mov	r7, r6
 8020d70:	4630      	mov	r0, r6
 8020d72:	e709      	b.n	8020b88 <__udivmoddi4+0xa0>
 8020d74:	4607      	mov	r7, r0
 8020d76:	e6e7      	b.n	8020b48 <__udivmoddi4+0x60>
 8020d78:	4618      	mov	r0, r3
 8020d7a:	e6fb      	b.n	8020b74 <__udivmoddi4+0x8c>
 8020d7c:	4541      	cmp	r1, r8
 8020d7e:	d2ab      	bcs.n	8020cd8 <__udivmoddi4+0x1f0>
 8020d80:	ebb8 0a02 	subs.w	sl, r8, r2
 8020d84:	eb69 020e 	sbc.w	r2, r9, lr
 8020d88:	3801      	subs	r0, #1
 8020d8a:	4613      	mov	r3, r2
 8020d8c:	e7a4      	b.n	8020cd8 <__udivmoddi4+0x1f0>
 8020d8e:	4660      	mov	r0, ip
 8020d90:	e7e9      	b.n	8020d66 <__udivmoddi4+0x27e>
 8020d92:	4618      	mov	r0, r3
 8020d94:	e795      	b.n	8020cc2 <__udivmoddi4+0x1da>
 8020d96:	4667      	mov	r7, ip
 8020d98:	e7d1      	b.n	8020d3e <__udivmoddi4+0x256>
 8020d9a:	4681      	mov	r9, r0
 8020d9c:	e77c      	b.n	8020c98 <__udivmoddi4+0x1b0>
 8020d9e:	3802      	subs	r0, #2
 8020da0:	442c      	add	r4, r5
 8020da2:	e747      	b.n	8020c34 <__udivmoddi4+0x14c>
 8020da4:	f1ac 0c02 	sub.w	ip, ip, #2
 8020da8:	442b      	add	r3, r5
 8020daa:	e72f      	b.n	8020c0c <__udivmoddi4+0x124>
 8020dac:	4638      	mov	r0, r7
 8020dae:	e708      	b.n	8020bc2 <__udivmoddi4+0xda>
 8020db0:	4637      	mov	r7, r6
 8020db2:	e6e9      	b.n	8020b88 <__udivmoddi4+0xa0>

08020db4 <__aeabi_idiv0>:
 8020db4:	4770      	bx	lr
 8020db6:	bf00      	nop

08020db8 <_ZN7EncoderC1Ev>:
#include "encoder.hpp"
#include "declare_extern.h"

Encoder::Encoder() : distance_(0)
 8020db8:	b480      	push	{r7}
 8020dba:	b083      	sub	sp, #12
 8020dbc:	af00      	add	r7, sp, #0
 8020dbe:	6078      	str	r0, [r7, #4]
                   , distance_stack_(0)
                   , distance_difference_(0) {}
 8020dc0:	687b      	ldr	r3, [r7, #4]
 8020dc2:	f04f 0200 	mov.w	r2, #0
 8020dc6:	601a      	str	r2, [r3, #0]
 8020dc8:	687b      	ldr	r3, [r7, #4]
 8020dca:	f04f 0200 	mov.w	r2, #0
 8020dce:	605a      	str	r2, [r3, #4]
 8020dd0:	687b      	ldr	r3, [r7, #4]
 8020dd2:	f04f 0200 	mov.w	r2, #0
 8020dd6:	609a      	str	r2, [r3, #8]
 8020dd8:	687b      	ldr	r3, [r7, #4]
 8020dda:	4618      	mov	r0, r3
 8020ddc:	370c      	adds	r7, #12
 8020dde:	46bd      	mov	sp, r7
 8020de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020de4:	4770      	bx	lr
	...

08020de8 <_ZN7Encoder4InitEv>:

void Encoder::Init()
{
 8020de8:	b580      	push	{r7, lr}
 8020dea:	b082      	sub	sp, #8
 8020dec:	af00      	add	r7, sp, #0
 8020dee:	6078      	str	r0, [r7, #4]
	if(HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL) != HAL_OK)
 8020df0:	213c      	movs	r1, #60	; 0x3c
 8020df2:	4812      	ldr	r0, [pc, #72]	; (8020e3c <_ZN7Encoder4InitEv+0x54>)
 8020df4:	f008 fb4e 	bl	8029494 <HAL_TIM_Encoder_Start>
 8020df8:	4603      	mov	r3, r0
 8020dfa:	2b00      	cmp	r3, #0
 8020dfc:	bf14      	ite	ne
 8020dfe:	2301      	movne	r3, #1
 8020e00:	2300      	moveq	r3, #0
 8020e02:	b2db      	uxtb	r3, r3
 8020e04:	2b00      	cmp	r3, #0
 8020e06:	d004      	beq.n	8020e12 <_ZN7Encoder4InitEv+0x2a>
	{
#ifdef DEBUG_MODE
        g_error_handler_tim8 = true;
 8020e08:	4b0d      	ldr	r3, [pc, #52]	; (8020e40 <_ZN7Encoder4InitEv+0x58>)
 8020e0a:	2201      	movs	r2, #1
 8020e0c:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

		Error_Handler();
 8020e0e:	f002 fe05 	bl	8023a1c <Error_Handler>
	}

	if(HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL) != HAL_OK)
 8020e12:	213c      	movs	r1, #60	; 0x3c
 8020e14:	480b      	ldr	r0, [pc, #44]	; (8020e44 <_ZN7Encoder4InitEv+0x5c>)
 8020e16:	f008 fb3d 	bl	8029494 <HAL_TIM_Encoder_Start>
 8020e1a:	4603      	mov	r3, r0
 8020e1c:	2b00      	cmp	r3, #0
 8020e1e:	bf14      	ite	ne
 8020e20:	2301      	movne	r3, #1
 8020e22:	2300      	moveq	r3, #0
 8020e24:	b2db      	uxtb	r3, r3
 8020e26:	2b00      	cmp	r3, #0
 8020e28:	d004      	beq.n	8020e34 <_ZN7Encoder4InitEv+0x4c>
	{
#ifdef DEBUG_MODE
        g_error_handler_tim4 = true;
 8020e2a:	4b07      	ldr	r3, [pc, #28]	; (8020e48 <_ZN7Encoder4InitEv+0x60>)
 8020e2c:	2201      	movs	r2, #1
 8020e2e:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

		Error_Handler();
 8020e30:	f002 fdf4 	bl	8023a1c <Error_Handler>
	}
}
 8020e34:	bf00      	nop
 8020e36:	3708      	adds	r7, #8
 8020e38:	46bd      	mov	sp, r7
 8020e3a:	bd80      	pop	{r7, pc}
 8020e3c:	2001114c 	.word	0x2001114c
 8020e40:	20000274 	.word	0x20000274
 8020e44:	2001118c 	.word	0x2001118c
 8020e48:	20000273 	.word	0x20000273
 8020e4c:	00000000 	.word	0x00000000

08020e50 <_ZN7Encoder6UpdateEv>:

void Encoder::Update()
{
 8020e50:	b590      	push	{r4, r7, lr}
 8020e52:	b087      	sub	sp, #28
 8020e54:	af00      	add	r7, sp, #0
 8020e56:	6078      	str	r0, [r7, #4]
	int16_t count_l = static_cast<int16_t>((TIM8 -> CNT) - START_COUNT);
 8020e58:	4b39      	ldr	r3, [pc, #228]	; (8020f40 <_ZN7Encoder6UpdateEv+0xf0>)
 8020e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020e5c:	b29b      	uxth	r3, r3
 8020e5e:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8020e62:	3b7f      	subs	r3, #127	; 0x7f
 8020e64:	b29b      	uxth	r3, r3
 8020e66:	82fb      	strh	r3, [r7, #22]
	int16_t count_r = static_cast<int16_t>(START_COUNT - (TIM4 -> CNT));
 8020e68:	4b36      	ldr	r3, [pc, #216]	; (8020f44 <_ZN7Encoder6UpdateEv+0xf4>)
 8020e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8020e6c:	b29b      	uxth	r3, r3
 8020e6e:	f5c3 43ff 	rsb	r3, r3, #32640	; 0x7f80
 8020e72:	337f      	adds	r3, #127	; 0x7f
 8020e74:	b29b      	uxth	r3, r3
 8020e76:	82bb      	strh	r3, [r7, #20]
	TIM8 -> CNT = START_COUNT;
 8020e78:	4b31      	ldr	r3, [pc, #196]	; (8020f40 <_ZN7Encoder6UpdateEv+0xf0>)
 8020e7a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8020e7e:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4 -> CNT = START_COUNT;
 8020e80:	4b30      	ldr	r3, [pc, #192]	; (8020f44 <_ZN7Encoder6UpdateEv+0xf4>)
 8020e82:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8020e86:	625a      	str	r2, [r3, #36]	; 0x24
	float distance_l = static_cast<float>(count_l * DISTANCE_PER_COUNT);
 8020e88:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8020e8c:	4618      	mov	r0, r3
 8020e8e:	f7ff fa81 	bl	8020394 <__aeabi_i2d>
 8020e92:	a329      	add	r3, pc, #164	; (adr r3, 8020f38 <_ZN7Encoder6UpdateEv+0xe8>)
 8020e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020e98:	f7ff fae6 	bl	8020468 <__aeabi_dmul>
 8020e9c:	4603      	mov	r3, r0
 8020e9e:	460c      	mov	r4, r1
 8020ea0:	4618      	mov	r0, r3
 8020ea2:	4621      	mov	r1, r4
 8020ea4:	f7ff fdb8 	bl	8020a18 <__aeabi_d2f>
 8020ea8:	4603      	mov	r3, r0
 8020eaa:	613b      	str	r3, [r7, #16]
	float distance_r = static_cast<float>(count_r * DISTANCE_PER_COUNT);
 8020eac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8020eb0:	4618      	mov	r0, r3
 8020eb2:	f7ff fa6f 	bl	8020394 <__aeabi_i2d>
 8020eb6:	a320      	add	r3, pc, #128	; (adr r3, 8020f38 <_ZN7Encoder6UpdateEv+0xe8>)
 8020eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020ebc:	f7ff fad4 	bl	8020468 <__aeabi_dmul>
 8020ec0:	4603      	mov	r3, r0
 8020ec2:	460c      	mov	r4, r1
 8020ec4:	4618      	mov	r0, r3
 8020ec6:	4621      	mov	r1, r4
 8020ec8:	f7ff fda6 	bl	8020a18 <__aeabi_d2f>
 8020ecc:	4603      	mov	r3, r0
 8020ece:	60fb      	str	r3, [r7, #12]
	float distance = (distance_l + distance_r) / 2.0;
 8020ed0:	ed97 7a04 	vldr	s14, [r7, #16]
 8020ed4:	edd7 7a03 	vldr	s15, [r7, #12]
 8020ed8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8020edc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8020ee0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8020ee4:	edc7 7a02 	vstr	s15, [r7, #8]

	distance_ = distance;
 8020ee8:	687b      	ldr	r3, [r7, #4]
 8020eea:	68ba      	ldr	r2, [r7, #8]
 8020eec:	601a      	str	r2, [r3, #0]
	distance_stack_ += distance;
 8020eee:	687b      	ldr	r3, [r7, #4]
 8020ef0:	ed93 7a01 	vldr	s14, [r3, #4]
 8020ef4:	edd7 7a02 	vldr	s15, [r7, #8]
 8020ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8020efc:	687b      	ldr	r3, [r7, #4]
 8020efe:	edc3 7a01 	vstr	s15, [r3, #4]
	distance_difference_ = distance_r - distance_l;
 8020f02:	ed97 7a03 	vldr	s14, [r7, #12]
 8020f06:	edd7 7a04 	vldr	s15, [r7, #16]
 8020f0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8020f0e:	687b      	ldr	r3, [r7, #4]
 8020f10:	edc3 7a02 	vstr	s15, [r3, #8]

#ifdef DEBUG_MODE
	g_enc_cnt_l = count_l;
 8020f14:	4a0c      	ldr	r2, [pc, #48]	; (8020f48 <_ZN7Encoder6UpdateEv+0xf8>)
 8020f16:	8afb      	ldrh	r3, [r7, #22]
 8020f18:	8013      	strh	r3, [r2, #0]
	g_enc_cnt_r = count_r;
 8020f1a:	4a0c      	ldr	r2, [pc, #48]	; (8020f4c <_ZN7Encoder6UpdateEv+0xfc>)
 8020f1c:	8abb      	ldrh	r3, [r7, #20]
 8020f1e:	8013      	strh	r3, [r2, #0]
	g_distance_l = distance_l;
 8020f20:	4a0b      	ldr	r2, [pc, #44]	; (8020f50 <_ZN7Encoder6UpdateEv+0x100>)
 8020f22:	693b      	ldr	r3, [r7, #16]
 8020f24:	6013      	str	r3, [r2, #0]
	g_distance_r = distance_r;
 8020f26:	4a0b      	ldr	r2, [pc, #44]	; (8020f54 <_ZN7Encoder6UpdateEv+0x104>)
 8020f28:	68fb      	ldr	r3, [r7, #12]
 8020f2a:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
}
 8020f2c:	bf00      	nop
 8020f2e:	371c      	adds	r7, #28
 8020f30:	46bd      	mov	sp, r7
 8020f32:	bd90      	pop	{r4, r7, pc}
 8020f34:	f3af 8000 	nop.w
 8020f38:	5d35653d 	.word	0x5d35653d
 8020f3c:	3f7d744f 	.word	0x3f7d744f
 8020f40:	40010400 	.word	0x40010400
 8020f44:	40000800 	.word	0x40000800
 8020f48:	20000408 	.word	0x20000408
 8020f4c:	2000040a 	.word	0x2000040a
 8020f50:	2000040c 	.word	0x2000040c
 8020f54:	20000410 	.word	0x20000410

08020f58 <_ZN7Encoder18ResetDistanceStackEv>:
	TIM8 -> CNT = START_COUNT;
	TIM4 -> CNT = START_COUNT;
}

void Encoder::ResetDistanceStack()
{
 8020f58:	b480      	push	{r7}
 8020f5a:	b083      	sub	sp, #12
 8020f5c:	af00      	add	r7, sp, #0
 8020f5e:	6078      	str	r0, [r7, #4]
	distance_stack_ = 0.0;
 8020f60:	687b      	ldr	r3, [r7, #4]
 8020f62:	f04f 0200 	mov.w	r2, #0
 8020f66:	605a      	str	r2, [r3, #4]
}
 8020f68:	bf00      	nop
 8020f6a:	370c      	adds	r7, #12
 8020f6c:	46bd      	mov	sp, r7
 8020f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020f72:	4770      	bx	lr

08020f74 <_ZN7Encoder11GetDistanceEv>:

float Encoder::GetDistance()
{
 8020f74:	b480      	push	{r7}
 8020f76:	b083      	sub	sp, #12
 8020f78:	af00      	add	r7, sp, #0
 8020f7a:	6078      	str	r0, [r7, #4]
	return distance_;
 8020f7c:	687b      	ldr	r3, [r7, #4]
 8020f7e:	681b      	ldr	r3, [r3, #0]
 8020f80:	ee07 3a90 	vmov	s15, r3
}
 8020f84:	eeb0 0a67 	vmov.f32	s0, s15
 8020f88:	370c      	adds	r7, #12
 8020f8a:	46bd      	mov	sp, r7
 8020f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020f90:	4770      	bx	lr

08020f92 <_ZN7Encoder16GetDistanceStackEv>:

float Encoder::GetDistanceStack()
{
 8020f92:	b480      	push	{r7}
 8020f94:	b083      	sub	sp, #12
 8020f96:	af00      	add	r7, sp, #0
 8020f98:	6078      	str	r0, [r7, #4]
	return distance_stack_;
 8020f9a:	687b      	ldr	r3, [r7, #4]
 8020f9c:	685b      	ldr	r3, [r3, #4]
 8020f9e:	ee07 3a90 	vmov	s15, r3
}
 8020fa2:	eeb0 0a67 	vmov.f32	s0, s15
 8020fa6:	370c      	adds	r7, #12
 8020fa8:	46bd      	mov	sp, r7
 8020faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020fae:	4770      	bx	lr

08020fb0 <_ZN7Encoder15AngularVelocityEv>:

float Encoder::AngularVelocity()
{
 8020fb0:	b590      	push	{r4, r7, lr}
 8020fb2:	b083      	sub	sp, #12
 8020fb4:	af00      	add	r7, sp, #0
 8020fb6:	6078      	str	r0, [r7, #4]
	return distance_difference_ / (TIM6_PERIOD * MACHINE_TREAD);
 8020fb8:	687b      	ldr	r3, [r7, #4]
 8020fba:	689b      	ldr	r3, [r3, #8]
 8020fbc:	4618      	mov	r0, r3
 8020fbe:	f7ff f9fb 	bl	80203b8 <__aeabi_f2d>
 8020fc2:	a309      	add	r3, pc, #36	; (adr r3, 8020fe8 <_ZN7Encoder15AngularVelocityEv+0x38>)
 8020fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020fc8:	f7ff fb78 	bl	80206bc <__aeabi_ddiv>
 8020fcc:	4603      	mov	r3, r0
 8020fce:	460c      	mov	r4, r1
 8020fd0:	4618      	mov	r0, r3
 8020fd2:	4621      	mov	r1, r4
 8020fd4:	f7ff fd20 	bl	8020a18 <__aeabi_d2f>
 8020fd8:	4603      	mov	r3, r0
 8020fda:	ee07 3a90 	vmov	s15, r3
 8020fde:	eeb0 0a67 	vmov.f32	s0, s15
 8020fe2:	370c      	adds	r7, #12
 8020fe4:	46bd      	mov	sp, r7
 8020fe6:	bd90      	pop	{r4, r7, pc}
 8020fe8:	00000000 	.word	0x00000000
 8020fec:	4063d800 	.word	0x4063d800

08020ff0 <_ZN5Flash5ClearEv>:
#include "flash.hpp"
#include "declare_extern.h"
#include <string.h>

bool Flash::Clear()
{
 8020ff0:	b580      	push	{r7, lr}
 8020ff2:	b088      	sub	sp, #32
 8020ff4:	af00      	add	r7, sp, #0
 8020ff6:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8020ff8:	f006 fa00 	bl	80273fc <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase;

    erase.TypeErase    = FLASH_TYPEERASE_SECTORS; // Erasure range : Sectors
 8020ffc:	2300      	movs	r3, #0
 8020ffe:	60fb      	str	r3, [r7, #12]
    erase.Sector       = FLASH_SECTOR_1;          // Which sector : 1
 8021000:	2301      	movs	r3, #1
 8021002:	617b      	str	r3, [r7, #20]
    erase.NbSectors    = 4;                       // How many sector : 4 (1,2,3,4)
 8021004:	2304      	movs	r3, #4
 8021006:	61bb      	str	r3, [r7, #24]
    erase.VoltageRange = FLASH_VOLTAGE_RANGE_3;   // Voltage range : 2.7 ~ 3.6 [V]
 8021008:	2302      	movs	r3, #2
 802100a:	61fb      	str	r3, [r7, #28]

    // Success => 0xFFFFFFFF is stored.
    // Fail => Sector number is stored.
    uint32_t failed_sector = 0;
 802100c:	2300      	movs	r3, #0
 802100e:	60bb      	str	r3, [r7, #8]

    if(HAL_FLASHEx_Erase(&erase, &failed_sector) != HAL_OK)
 8021010:	f107 0208 	add.w	r2, r7, #8
 8021014:	f107 030c 	add.w	r3, r7, #12
 8021018:	4611      	mov	r1, r2
 802101a:	4618      	mov	r0, r3
 802101c:	f006 fb4e 	bl	80276bc <HAL_FLASHEx_Erase>
 8021020:	4603      	mov	r3, r0
 8021022:	2b00      	cmp	r3, #0
 8021024:	bf14      	ite	ne
 8021026:	2301      	movne	r3, #1
 8021028:	2300      	moveq	r3, #0
 802102a:	b2db      	uxtb	r3, r3
 802102c:	2b00      	cmp	r3, #0
 802102e:	d004      	beq.n	802103a <_ZN5Flash5ClearEv+0x4a>
    {
#ifdef DEBUG_MODE
        g_erase_failed_sector = failed_sector;
 8021030:	68bb      	ldr	r3, [r7, #8]
 8021032:	4a08      	ldr	r2, [pc, #32]	; (8021054 <_ZN5Flash5ClearEv+0x64>)
 8021034:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

        return false;
 8021036:	2300      	movs	r3, #0
 8021038:	e008      	b.n	802104c <_ZN5Flash5ClearEv+0x5c>
    }

    HAL_FLASH_Lock();
 802103a:	f006 fa01 	bl	8027440 <HAL_FLASH_Lock>

    return failed_sector == 0xFFFFFFFF;
 802103e:	68bb      	ldr	r3, [r7, #8]
 8021040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021044:	bf0c      	ite	eq
 8021046:	2301      	moveq	r3, #1
 8021048:	2300      	movne	r3, #0
 802104a:	b2db      	uxtb	r3, r3
}
 802104c:	4618      	mov	r0, r3
 802104e:	3720      	adds	r7, #32
 8021050:	46bd      	mov	sp, r7
 8021052:	bd80      	pop	{r7, pc}
 8021054:	20000434 	.word	0x20000434

08021058 <_ZN5Flash10StoreUint8EmPhm>:

bool Flash::StoreUint8(uint32_t address, uint8_t *data, uint32_t number)
{
 8021058:	b590      	push	{r4, r7, lr}
 802105a:	b087      	sub	sp, #28
 802105c:	af00      	add	r7, sp, #0
 802105e:	60f8      	str	r0, [r7, #12]
 8021060:	60b9      	str	r1, [r7, #8]
 8021062:	607a      	str	r2, [r7, #4]
 8021064:	603b      	str	r3, [r7, #0]
    HAL_FLASH_Unlock();
 8021066:	f006 f9c9 	bl	80273fc <HAL_FLASH_Unlock>

    HAL_StatusTypeDef result;
    
    for(uint32_t i = 0; i < number; i++)
 802106a:	2300      	movs	r3, #0
 802106c:	613b      	str	r3, [r7, #16]
 802106e:	693a      	ldr	r2, [r7, #16]
 8021070:	683b      	ldr	r3, [r7, #0]
 8021072:	429a      	cmp	r2, r3
 8021074:	d218      	bcs.n	80210a8 <_ZN5Flash10StoreUint8EmPhm+0x50>
    {
        result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, address++, *data++);
 8021076:	68b9      	ldr	r1, [r7, #8]
 8021078:	1c4b      	adds	r3, r1, #1
 802107a:	60bb      	str	r3, [r7, #8]
 802107c:	687b      	ldr	r3, [r7, #4]
 802107e:	1c5a      	adds	r2, r3, #1
 8021080:	607a      	str	r2, [r7, #4]
 8021082:	781b      	ldrb	r3, [r3, #0]
 8021084:	b2db      	uxtb	r3, r3
 8021086:	f04f 0400 	mov.w	r4, #0
 802108a:	461a      	mov	r2, r3
 802108c:	4623      	mov	r3, r4
 802108e:	2000      	movs	r0, #0
 8021090:	f006 f960 	bl	8027354 <HAL_FLASH_Program>
 8021094:	4603      	mov	r3, r0
 8021096:	75fb      	strb	r3, [r7, #23]
        if(result != HAL_OK) break;
 8021098:	7dfb      	ldrb	r3, [r7, #23]
 802109a:	2b00      	cmp	r3, #0
 802109c:	d103      	bne.n	80210a6 <_ZN5Flash10StoreUint8EmPhm+0x4e>
    for(uint32_t i = 0; i < number; i++)
 802109e:	693b      	ldr	r3, [r7, #16]
 80210a0:	3301      	adds	r3, #1
 80210a2:	613b      	str	r3, [r7, #16]
 80210a4:	e7e3      	b.n	802106e <_ZN5Flash10StoreUint8EmPhm+0x16>
        if(result != HAL_OK) break;
 80210a6:	bf00      	nop
    }

    HAL_FLASH_Lock();
 80210a8:	f006 f9ca 	bl	8027440 <HAL_FLASH_Lock>

    return result == HAL_OK;
 80210ac:	7dfb      	ldrb	r3, [r7, #23]
 80210ae:	2b00      	cmp	r3, #0
 80210b0:	bf0c      	ite	eq
 80210b2:	2301      	moveq	r3, #1
 80210b4:	2300      	movne	r3, #0
 80210b6:	b2db      	uxtb	r3, r3
}
 80210b8:	4618      	mov	r0, r3
 80210ba:	371c      	adds	r7, #28
 80210bc:	46bd      	mov	sp, r7
 80210be:	bd90      	pop	{r4, r7, pc}

080210c0 <_ZN5Flash11StoreUint16EmPtm>:

bool Flash::StoreUint16(uint32_t address, uint16_t *data, uint32_t number)
{
 80210c0:	b590      	push	{r4, r7, lr}
 80210c2:	b087      	sub	sp, #28
 80210c4:	af00      	add	r7, sp, #0
 80210c6:	60f8      	str	r0, [r7, #12]
 80210c8:	60b9      	str	r1, [r7, #8]
 80210ca:	607a      	str	r2, [r7, #4]
 80210cc:	603b      	str	r3, [r7, #0]
    HAL_FLASH_Unlock();
 80210ce:	f006 f995 	bl	80273fc <HAL_FLASH_Unlock>

    HAL_StatusTypeDef result;
    
    for(uint32_t i = 0; i < number; i++)
 80210d2:	2300      	movs	r3, #0
 80210d4:	613b      	str	r3, [r7, #16]
 80210d6:	693a      	ldr	r2, [r7, #16]
 80210d8:	683b      	ldr	r3, [r7, #0]
 80210da:	429a      	cmp	r2, r3
 80210dc:	d219      	bcs.n	8021112 <_ZN5Flash11StoreUint16EmPtm+0x52>
    {
        result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, *data++);
 80210de:	687b      	ldr	r3, [r7, #4]
 80210e0:	1c9a      	adds	r2, r3, #2
 80210e2:	607a      	str	r2, [r7, #4]
 80210e4:	881b      	ldrh	r3, [r3, #0]
 80210e6:	b29b      	uxth	r3, r3
 80210e8:	f04f 0400 	mov.w	r4, #0
 80210ec:	461a      	mov	r2, r3
 80210ee:	4623      	mov	r3, r4
 80210f0:	68b9      	ldr	r1, [r7, #8]
 80210f2:	2001      	movs	r0, #1
 80210f4:	f006 f92e 	bl	8027354 <HAL_FLASH_Program>
 80210f8:	4603      	mov	r3, r0
 80210fa:	75fb      	strb	r3, [r7, #23]
        address += 2;
 80210fc:	68bb      	ldr	r3, [r7, #8]
 80210fe:	3302      	adds	r3, #2
 8021100:	60bb      	str	r3, [r7, #8]
        if(result != HAL_OK) break;
 8021102:	7dfb      	ldrb	r3, [r7, #23]
 8021104:	2b00      	cmp	r3, #0
 8021106:	d103      	bne.n	8021110 <_ZN5Flash11StoreUint16EmPtm+0x50>
    for(uint32_t i = 0; i < number; i++)
 8021108:	693b      	ldr	r3, [r7, #16]
 802110a:	3301      	adds	r3, #1
 802110c:	613b      	str	r3, [r7, #16]
 802110e:	e7e2      	b.n	80210d6 <_ZN5Flash11StoreUint16EmPtm+0x16>
        if(result != HAL_OK) break;
 8021110:	bf00      	nop
    }

    HAL_FLASH_Lock();
 8021112:	f006 f995 	bl	8027440 <HAL_FLASH_Lock>

    return result == HAL_OK;
 8021116:	7dfb      	ldrb	r3, [r7, #23]
 8021118:	2b00      	cmp	r3, #0
 802111a:	bf0c      	ite	eq
 802111c:	2301      	moveq	r3, #1
 802111e:	2300      	movne	r3, #0
 8021120:	b2db      	uxtb	r3, r3
}
 8021122:	4618      	mov	r0, r3
 8021124:	371c      	adds	r7, #28
 8021126:	46bd      	mov	sp, r7
 8021128:	bd90      	pop	{r4, r7, pc}

0802112a <_ZN5Flash10StoreInt32EmPlm>:

    return result == HAL_OK;
}

bool Flash::StoreInt32(uint32_t address, int32_t *data, uint32_t number)
{
 802112a:	b590      	push	{r4, r7, lr}
 802112c:	b087      	sub	sp, #28
 802112e:	af00      	add	r7, sp, #0
 8021130:	60f8      	str	r0, [r7, #12]
 8021132:	60b9      	str	r1, [r7, #8]
 8021134:	607a      	str	r2, [r7, #4]
 8021136:	603b      	str	r3, [r7, #0]
    HAL_FLASH_Unlock();
 8021138:	f006 f960 	bl	80273fc <HAL_FLASH_Unlock>

    HAL_StatusTypeDef result;
    
    for(uint32_t i = 0; i < number; i++)
 802113c:	2300      	movs	r3, #0
 802113e:	613b      	str	r3, [r7, #16]
 8021140:	693a      	ldr	r2, [r7, #16]
 8021142:	683b      	ldr	r3, [r7, #0]
 8021144:	429a      	cmp	r2, r3
 8021146:	d218      	bcs.n	802117a <_ZN5Flash10StoreInt32EmPlm+0x50>
    {
        result = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, *data++);
 8021148:	687b      	ldr	r3, [r7, #4]
 802114a:	1d1a      	adds	r2, r3, #4
 802114c:	607a      	str	r2, [r7, #4]
 802114e:	681b      	ldr	r3, [r3, #0]
 8021150:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8021154:	461a      	mov	r2, r3
 8021156:	4623      	mov	r3, r4
 8021158:	68b9      	ldr	r1, [r7, #8]
 802115a:	2002      	movs	r0, #2
 802115c:	f006 f8fa 	bl	8027354 <HAL_FLASH_Program>
 8021160:	4603      	mov	r3, r0
 8021162:	75fb      	strb	r3, [r7, #23]
        address += 4;
 8021164:	68bb      	ldr	r3, [r7, #8]
 8021166:	3304      	adds	r3, #4
 8021168:	60bb      	str	r3, [r7, #8]
        if(result != HAL_OK) break;
 802116a:	7dfb      	ldrb	r3, [r7, #23]
 802116c:	2b00      	cmp	r3, #0
 802116e:	d103      	bne.n	8021178 <_ZN5Flash10StoreInt32EmPlm+0x4e>
    for(uint32_t i = 0; i < number; i++)
 8021170:	693b      	ldr	r3, [r7, #16]
 8021172:	3301      	adds	r3, #1
 8021174:	613b      	str	r3, [r7, #16]
 8021176:	e7e3      	b.n	8021140 <_ZN5Flash10StoreInt32EmPlm+0x16>
        if(result != HAL_OK) break;
 8021178:	bf00      	nop
    }

    HAL_FLASH_Lock();
 802117a:	f006 f961 	bl	8027440 <HAL_FLASH_Lock>

    return result == HAL_OK;
 802117e:	7dfb      	ldrb	r3, [r7, #23]
 8021180:	2b00      	cmp	r3, #0
 8021182:	bf0c      	ite	eq
 8021184:	2301      	moveq	r3, #1
 8021186:	2300      	movne	r3, #0
 8021188:	b2db      	uxtb	r3, r3
}
 802118a:	4618      	mov	r0, r3
 802118c:	371c      	adds	r7, #28
 802118e:	46bd      	mov	sp, r7
 8021190:	bd90      	pop	{r4, r7, pc}

08021192 <_ZN5Flash4LoadEPvmm>:

    return result == HAL_OK;
}

void Flash::Load(void *data, uint32_t address, uint32_t size)
{
 8021192:	b580      	push	{r7, lr}
 8021194:	b084      	sub	sp, #16
 8021196:	af00      	add	r7, sp, #0
 8021198:	60f8      	str	r0, [r7, #12]
 802119a:	60b9      	str	r1, [r7, #8]
 802119c:	607a      	str	r2, [r7, #4]
 802119e:	603b      	str	r3, [r7, #0]
    memcpy(data, reinterpret_cast<uint32_t*>(address), size);
 80211a0:	687b      	ldr	r3, [r7, #4]
 80211a2:	683a      	ldr	r2, [r7, #0]
 80211a4:	4619      	mov	r1, r3
 80211a6:	68b8      	ldr	r0, [r7, #8]
 80211a8:	f009 f886 	bl	802a2b8 <memcpy>
}
 80211ac:	bf00      	nop
 80211ae:	3710      	adds	r7, #16
 80211b0:	46bd      	mov	sp, r7
 80211b2:	bd80      	pop	{r7, pc}

080211b4 <_ZN5Flash14CheckBlankByteEmm>:

bool Flash::CheckBlankByte(uint32_t address, uint32_t number)
{
 80211b4:	b5b0      	push	{r4, r5, r7, lr}
 80211b6:	b088      	sub	sp, #32
 80211b8:	af00      	add	r7, sp, #0
 80211ba:	60f8      	str	r0, [r7, #12]
 80211bc:	60b9      	str	r1, [r7, #8]
 80211be:	607a      	str	r2, [r7, #4]

    memcpy(byte, reinterpret_cast<uint32_t*>(address), number);

    for(uint32_t i = 0; i < number; i++) if(byte[i] != 0xFF) return false;

    return true;
 80211c0:	466b      	mov	r3, sp
 80211c2:	461d      	mov	r5, r3
    uint8_t byte[number];
 80211c4:	687b      	ldr	r3, [r7, #4]
 80211c6:	1e58      	subs	r0, r3, #1
 80211c8:	61b8      	str	r0, [r7, #24]
 80211ca:	4603      	mov	r3, r0
 80211cc:	3301      	adds	r3, #1
 80211ce:	4619      	mov	r1, r3
 80211d0:	f04f 0200 	mov.w	r2, #0
 80211d4:	f04f 0300 	mov.w	r3, #0
 80211d8:	f04f 0400 	mov.w	r4, #0
 80211dc:	00d4      	lsls	r4, r2, #3
 80211de:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80211e2:	00cb      	lsls	r3, r1, #3
 80211e4:	4603      	mov	r3, r0
 80211e6:	3301      	adds	r3, #1
 80211e8:	4619      	mov	r1, r3
 80211ea:	f04f 0200 	mov.w	r2, #0
 80211ee:	f04f 0300 	mov.w	r3, #0
 80211f2:	f04f 0400 	mov.w	r4, #0
 80211f6:	00d4      	lsls	r4, r2, #3
 80211f8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80211fc:	00cb      	lsls	r3, r1, #3
 80211fe:	4603      	mov	r3, r0
 8021200:	3301      	adds	r3, #1
 8021202:	3307      	adds	r3, #7
 8021204:	08db      	lsrs	r3, r3, #3
 8021206:	00db      	lsls	r3, r3, #3
 8021208:	ebad 0d03 	sub.w	sp, sp, r3
 802120c:	466b      	mov	r3, sp
 802120e:	3300      	adds	r3, #0
 8021210:	617b      	str	r3, [r7, #20]
    memcpy(byte, reinterpret_cast<uint32_t*>(address), number);
 8021212:	697b      	ldr	r3, [r7, #20]
 8021214:	68b9      	ldr	r1, [r7, #8]
 8021216:	687a      	ldr	r2, [r7, #4]
 8021218:	4618      	mov	r0, r3
 802121a:	f009 f84d 	bl	802a2b8 <memcpy>
    for(uint32_t i = 0; i < number; i++) if(byte[i] != 0xFF) return false;
 802121e:	2300      	movs	r3, #0
 8021220:	61fb      	str	r3, [r7, #28]
 8021222:	69fa      	ldr	r2, [r7, #28]
 8021224:	687b      	ldr	r3, [r7, #4]
 8021226:	429a      	cmp	r2, r3
 8021228:	d20b      	bcs.n	8021242 <_ZN5Flash14CheckBlankByteEmm+0x8e>
 802122a:	697a      	ldr	r2, [r7, #20]
 802122c:	69fb      	ldr	r3, [r7, #28]
 802122e:	4413      	add	r3, r2
 8021230:	781b      	ldrb	r3, [r3, #0]
 8021232:	2bff      	cmp	r3, #255	; 0xff
 8021234:	d001      	beq.n	802123a <_ZN5Flash14CheckBlankByteEmm+0x86>
 8021236:	2300      	movs	r3, #0
 8021238:	e004      	b.n	8021244 <_ZN5Flash14CheckBlankByteEmm+0x90>
 802123a:	69fb      	ldr	r3, [r7, #28]
 802123c:	3301      	adds	r3, #1
 802123e:	61fb      	str	r3, [r7, #28]
 8021240:	e7ef      	b.n	8021222 <_ZN5Flash14CheckBlankByteEmm+0x6e>
    return true;
 8021242:	2301      	movs	r3, #1
 8021244:	46ad      	mov	sp, r5
}
 8021246:	4618      	mov	r0, r3
 8021248:	3720      	adds	r7, #32
 802124a:	46bd      	mov	sp, r7
 802124c:	bdb0      	pop	{r4, r5, r7, pc}

0802124e <_ZN5Flash18CheckBlankHalfwordEmm>:

bool Flash::CheckBlankHalfword(uint32_t address, uint32_t number)
{
 802124e:	b5b0      	push	{r4, r5, r7, lr}
 8021250:	b088      	sub	sp, #32
 8021252:	af00      	add	r7, sp, #0
 8021254:	60f8      	str	r0, [r7, #12]
 8021256:	60b9      	str	r1, [r7, #8]
 8021258:	607a      	str	r2, [r7, #4]

    memcpy(half, reinterpret_cast<uint32_t*>(address), number*2);

    for(uint32_t i = 0; i < number; i++) if(half[i] != 0xFFFF) return false;

    return true;
 802125a:	466b      	mov	r3, sp
 802125c:	461d      	mov	r5, r3
    uint16_t half[number];
 802125e:	687b      	ldr	r3, [r7, #4]
 8021260:	1e58      	subs	r0, r3, #1
 8021262:	61b8      	str	r0, [r7, #24]
 8021264:	4603      	mov	r3, r0
 8021266:	3301      	adds	r3, #1
 8021268:	4619      	mov	r1, r3
 802126a:	f04f 0200 	mov.w	r2, #0
 802126e:	f04f 0300 	mov.w	r3, #0
 8021272:	f04f 0400 	mov.w	r4, #0
 8021276:	0114      	lsls	r4, r2, #4
 8021278:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 802127c:	010b      	lsls	r3, r1, #4
 802127e:	4603      	mov	r3, r0
 8021280:	3301      	adds	r3, #1
 8021282:	4619      	mov	r1, r3
 8021284:	f04f 0200 	mov.w	r2, #0
 8021288:	f04f 0300 	mov.w	r3, #0
 802128c:	f04f 0400 	mov.w	r4, #0
 8021290:	0114      	lsls	r4, r2, #4
 8021292:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8021296:	010b      	lsls	r3, r1, #4
 8021298:	4603      	mov	r3, r0
 802129a:	3301      	adds	r3, #1
 802129c:	005b      	lsls	r3, r3, #1
 802129e:	3301      	adds	r3, #1
 80212a0:	3307      	adds	r3, #7
 80212a2:	08db      	lsrs	r3, r3, #3
 80212a4:	00db      	lsls	r3, r3, #3
 80212a6:	ebad 0d03 	sub.w	sp, sp, r3
 80212aa:	466b      	mov	r3, sp
 80212ac:	3301      	adds	r3, #1
 80212ae:	085b      	lsrs	r3, r3, #1
 80212b0:	005b      	lsls	r3, r3, #1
 80212b2:	617b      	str	r3, [r7, #20]
    memcpy(half, reinterpret_cast<uint32_t*>(address), number*2);
 80212b4:	6978      	ldr	r0, [r7, #20]
 80212b6:	68b9      	ldr	r1, [r7, #8]
 80212b8:	687b      	ldr	r3, [r7, #4]
 80212ba:	005b      	lsls	r3, r3, #1
 80212bc:	461a      	mov	r2, r3
 80212be:	f008 fffb 	bl	802a2b8 <memcpy>
    for(uint32_t i = 0; i < number; i++) if(half[i] != 0xFFFF) return false;
 80212c2:	2300      	movs	r3, #0
 80212c4:	61fb      	str	r3, [r7, #28]
 80212c6:	69fa      	ldr	r2, [r7, #28]
 80212c8:	687b      	ldr	r3, [r7, #4]
 80212ca:	429a      	cmp	r2, r3
 80212cc:	d20d      	bcs.n	80212ea <_ZN5Flash18CheckBlankHalfwordEmm+0x9c>
 80212ce:	697b      	ldr	r3, [r7, #20]
 80212d0:	69fa      	ldr	r2, [r7, #28]
 80212d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80212d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80212da:	4293      	cmp	r3, r2
 80212dc:	d001      	beq.n	80212e2 <_ZN5Flash18CheckBlankHalfwordEmm+0x94>
 80212de:	2300      	movs	r3, #0
 80212e0:	e004      	b.n	80212ec <_ZN5Flash18CheckBlankHalfwordEmm+0x9e>
 80212e2:	69fb      	ldr	r3, [r7, #28]
 80212e4:	3301      	adds	r3, #1
 80212e6:	61fb      	str	r3, [r7, #28]
 80212e8:	e7ed      	b.n	80212c6 <_ZN5Flash18CheckBlankHalfwordEmm+0x78>
    return true;
 80212ea:	2301      	movs	r3, #1
 80212ec:	46ad      	mov	sp, r5
}
 80212ee:	4618      	mov	r0, r3
 80212f0:	3720      	adds	r7, #32
 80212f2:	46bd      	mov	sp, r7
 80212f4:	bdb0      	pop	{r4, r5, r7, pc}

080212f6 <_ZN5Flash14CheckBlankWordEmm>:

bool Flash::CheckBlankWord(uint32_t address, uint32_t number)
{
 80212f6:	b5b0      	push	{r4, r5, r7, lr}
 80212f8:	b088      	sub	sp, #32
 80212fa:	af00      	add	r7, sp, #0
 80212fc:	60f8      	str	r0, [r7, #12]
 80212fe:	60b9      	str	r1, [r7, #8]
 8021300:	607a      	str	r2, [r7, #4]

    memcpy(word, reinterpret_cast<uint32_t*>(address), number*4);

    for(uint32_t i = 0; i < number; i++) if(word[i] != 0xFFFFFFFF) return false;

    return true;
 8021302:	466b      	mov	r3, sp
 8021304:	461d      	mov	r5, r3
    uint32_t word[number];
 8021306:	687b      	ldr	r3, [r7, #4]
 8021308:	1e58      	subs	r0, r3, #1
 802130a:	61b8      	str	r0, [r7, #24]
 802130c:	4603      	mov	r3, r0
 802130e:	3301      	adds	r3, #1
 8021310:	4619      	mov	r1, r3
 8021312:	f04f 0200 	mov.w	r2, #0
 8021316:	f04f 0300 	mov.w	r3, #0
 802131a:	f04f 0400 	mov.w	r4, #0
 802131e:	0154      	lsls	r4, r2, #5
 8021320:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8021324:	014b      	lsls	r3, r1, #5
 8021326:	4603      	mov	r3, r0
 8021328:	3301      	adds	r3, #1
 802132a:	4619      	mov	r1, r3
 802132c:	f04f 0200 	mov.w	r2, #0
 8021330:	f04f 0300 	mov.w	r3, #0
 8021334:	f04f 0400 	mov.w	r4, #0
 8021338:	0154      	lsls	r4, r2, #5
 802133a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 802133e:	014b      	lsls	r3, r1, #5
 8021340:	4603      	mov	r3, r0
 8021342:	3301      	adds	r3, #1
 8021344:	009b      	lsls	r3, r3, #2
 8021346:	3303      	adds	r3, #3
 8021348:	3307      	adds	r3, #7
 802134a:	08db      	lsrs	r3, r3, #3
 802134c:	00db      	lsls	r3, r3, #3
 802134e:	ebad 0d03 	sub.w	sp, sp, r3
 8021352:	466b      	mov	r3, sp
 8021354:	3303      	adds	r3, #3
 8021356:	089b      	lsrs	r3, r3, #2
 8021358:	009b      	lsls	r3, r3, #2
 802135a:	617b      	str	r3, [r7, #20]
    memcpy(word, reinterpret_cast<uint32_t*>(address), number*4);
 802135c:	6978      	ldr	r0, [r7, #20]
 802135e:	68b9      	ldr	r1, [r7, #8]
 8021360:	687b      	ldr	r3, [r7, #4]
 8021362:	009b      	lsls	r3, r3, #2
 8021364:	461a      	mov	r2, r3
 8021366:	f008 ffa7 	bl	802a2b8 <memcpy>
    for(uint32_t i = 0; i < number; i++) if(word[i] != 0xFFFFFFFF) return false;
 802136a:	2300      	movs	r3, #0
 802136c:	61fb      	str	r3, [r7, #28]
 802136e:	69fa      	ldr	r2, [r7, #28]
 8021370:	687b      	ldr	r3, [r7, #4]
 8021372:	429a      	cmp	r2, r3
 8021374:	d20c      	bcs.n	8021390 <_ZN5Flash14CheckBlankWordEmm+0x9a>
 8021376:	697b      	ldr	r3, [r7, #20]
 8021378:	69fa      	ldr	r2, [r7, #28]
 802137a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802137e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021382:	d001      	beq.n	8021388 <_ZN5Flash14CheckBlankWordEmm+0x92>
 8021384:	2300      	movs	r3, #0
 8021386:	e004      	b.n	8021392 <_ZN5Flash14CheckBlankWordEmm+0x9c>
 8021388:	69fb      	ldr	r3, [r7, #28]
 802138a:	3301      	adds	r3, #1
 802138c:	61fb      	str	r3, [r7, #28]
 802138e:	e7ee      	b.n	802136e <_ZN5Flash14CheckBlankWordEmm+0x78>
    return true;
 8021390:	2301      	movs	r3, #1
 8021392:	46ad      	mov	sp, r5
 8021394:	4618      	mov	r0, r3
 8021396:	3720      	adds	r7, #32
 8021398:	46bd      	mov	sp, r7
 802139a:	bdb0      	pop	{r4, r5, r7, pc}

0802139c <_ZN8Iim426524InitEv>:
#include "iim_42652.hpp"
#include "declare_extern.h"

uint8_t Iim42652::Init()
{
 802139c:	b580      	push	{r7, lr}
 802139e:	b084      	sub	sp, #16
 80213a0:	af00      	add	r7, sp, #0
 80213a2:	6078      	str	r0, [r7, #4]
    /* bank_select */
    Write(REG_BANK_SEL_ADD, REG_BANK_SEL_RES, 'L');
 80213a4:	234c      	movs	r3, #76	; 0x4c
 80213a6:	2200      	movs	r2, #0
 80213a8:	2176      	movs	r1, #118	; 0x76
 80213aa:	6878      	ldr	r0, [r7, #4]
 80213ac:	f000 f908 	bl	80215c0 <_ZN8Iim426525WriteEhhc>
    HAL_Delay(100); // wait 100ms
 80213b0:	2064      	movs	r0, #100	; 0x64
 80213b2:	f004 ff39 	bl	8026228 <HAL_Delay>
    Write(REG_BANK_SEL_ADD, REG_BANK_SEL_RES, 'R');
 80213b6:	2352      	movs	r3, #82	; 0x52
 80213b8:	2200      	movs	r2, #0
 80213ba:	2176      	movs	r1, #118	; 0x76
 80213bc:	6878      	ldr	r0, [r7, #4]
 80213be:	f000 f8ff 	bl	80215c0 <_ZN8Iim426525WriteEhhc>
    HAL_Delay(100); // wait 100ms
 80213c2:	2064      	movs	r0, #100	; 0x64
 80213c4:	f004 ff30 	bl	8026228 <HAL_Delay>
    /* power_off */
    Write(PWR_MGMT0_ADD, PWR_MGMT0_RES, 'L');
 80213c8:	234c      	movs	r3, #76	; 0x4c
 80213ca:	2200      	movs	r2, #0
 80213cc:	214e      	movs	r1, #78	; 0x4e
 80213ce:	6878      	ldr	r0, [r7, #4]
 80213d0:	f000 f8f6 	bl	80215c0 <_ZN8Iim426525WriteEhhc>
    HAL_Delay(100); // wait 100ms
 80213d4:	2064      	movs	r0, #100	; 0x64
 80213d6:	f004 ff27 	bl	8026228 <HAL_Delay>
    Write(PWR_MGMT0_ADD, PWR_MGMT0_RES, 'R');
 80213da:	2352      	movs	r3, #82	; 0x52
 80213dc:	2200      	movs	r2, #0
 80213de:	214e      	movs	r1, #78	; 0x4e
 80213e0:	6878      	ldr	r0, [r7, #4]
 80213e2:	f000 f8ed 	bl	80215c0 <_ZN8Iim426525WriteEhhc>
    HAL_Delay(100); // wait 100ms
 80213e6:	2064      	movs	r0, #100	; 0x64
 80213e8:	f004 ff1e 	bl	8026228 <HAL_Delay>

    uint8_t who_l  = Read(WHO_AM_I_ADD, 'L');
 80213ec:	224c      	movs	r2, #76	; 0x4c
 80213ee:	2175      	movs	r1, #117	; 0x75
 80213f0:	6878      	ldr	r0, [r7, #4]
 80213f2:	f000 f897 	bl	8021524 <_ZN8Iim426524ReadEhc>
 80213f6:	4603      	mov	r3, r0
 80213f8:	73fb      	strb	r3, [r7, #15]
    uint8_t who_r  = Read(WHO_AM_I_ADD, 'R');
 80213fa:	2252      	movs	r2, #82	; 0x52
 80213fc:	2175      	movs	r1, #117	; 0x75
 80213fe:	6878      	ldr	r0, [r7, #4]
 8021400:	f000 f890 	bl	8021524 <_ZN8Iim426524ReadEhc>
 8021404:	4603      	mov	r3, r0
 8021406:	73bb      	strb	r3, [r7, #14]
    uint8_t bank_l = Read(REG_BANK_SEL_ADD, 'L');
 8021408:	224c      	movs	r2, #76	; 0x4c
 802140a:	2176      	movs	r1, #118	; 0x76
 802140c:	6878      	ldr	r0, [r7, #4]
 802140e:	f000 f889 	bl	8021524 <_ZN8Iim426524ReadEhc>
 8021412:	4603      	mov	r3, r0
 8021414:	737b      	strb	r3, [r7, #13]
    uint8_t bank_r = Read(REG_BANK_SEL_ADD, 'R');
 8021416:	2252      	movs	r2, #82	; 0x52
 8021418:	2176      	movs	r1, #118	; 0x76
 802141a:	6878      	ldr	r0, [r7, #4]
 802141c:	f000 f882 	bl	8021524 <_ZN8Iim426524ReadEhc>
 8021420:	4603      	mov	r3, r0
 8021422:	733b      	strb	r3, [r7, #12]
    uint8_t pwr_l  = Read(PWR_MGMT0_ADD, 'L');
 8021424:	224c      	movs	r2, #76	; 0x4c
 8021426:	214e      	movs	r1, #78	; 0x4e
 8021428:	6878      	ldr	r0, [r7, #4]
 802142a:	f000 f87b 	bl	8021524 <_ZN8Iim426524ReadEhc>
 802142e:	4603      	mov	r3, r0
 8021430:	72fb      	strb	r3, [r7, #11]
    uint8_t pwr_r  = Read(PWR_MGMT0_ADD, 'R');
 8021432:	2252      	movs	r2, #82	; 0x52
 8021434:	214e      	movs	r1, #78	; 0x4e
 8021436:	6878      	ldr	r0, [r7, #4]
 8021438:	f000 f874 	bl	8021524 <_ZN8Iim426524ReadEhc>
 802143c:	4603      	mov	r3, r0
 802143e:	72bb      	strb	r3, [r7, #10]

#ifdef DEBUG_MODE
    g_imu_who_l  = who_l;  g_imu_who_r  = who_r;
 8021440:	4a32      	ldr	r2, [pc, #200]	; (802150c <_ZN8Iim426524InitEv+0x170>)
 8021442:	7bfb      	ldrb	r3, [r7, #15]
 8021444:	7013      	strb	r3, [r2, #0]
 8021446:	4a32      	ldr	r2, [pc, #200]	; (8021510 <_ZN8Iim426524InitEv+0x174>)
 8021448:	7bbb      	ldrb	r3, [r7, #14]
 802144a:	7013      	strb	r3, [r2, #0]
    g_imu_bank_l = bank_l; g_imu_bank_r = bank_r;
 802144c:	4a31      	ldr	r2, [pc, #196]	; (8021514 <_ZN8Iim426524InitEv+0x178>)
 802144e:	7b7b      	ldrb	r3, [r7, #13]
 8021450:	7013      	strb	r3, [r2, #0]
 8021452:	4a31      	ldr	r2, [pc, #196]	; (8021518 <_ZN8Iim426524InitEv+0x17c>)
 8021454:	7b3b      	ldrb	r3, [r7, #12]
 8021456:	7013      	strb	r3, [r2, #0]
    g_imu_pwr_l  = pwr_l;  g_imu_pwr_r  = pwr_r;
 8021458:	4a30      	ldr	r2, [pc, #192]	; (802151c <_ZN8Iim426524InitEv+0x180>)
 802145a:	7afb      	ldrb	r3, [r7, #11]
 802145c:	7013      	strb	r3, [r2, #0]
 802145e:	4a30      	ldr	r2, [pc, #192]	; (8021520 <_ZN8Iim426524InitEv+0x184>)
 8021460:	7abb      	ldrb	r3, [r7, #10]
 8021462:	7013      	strb	r3, [r2, #0]
#endif // DEBUG_MODE

    if(who_l != WHO_AM_I_RES)      return 0x01;
 8021464:	7bfb      	ldrb	r3, [r7, #15]
 8021466:	2b6f      	cmp	r3, #111	; 0x6f
 8021468:	d001      	beq.n	802146e <_ZN8Iim426524InitEv+0xd2>
 802146a:	2301      	movs	r3, #1
 802146c:	e049      	b.n	8021502 <_ZN8Iim426524InitEv+0x166>
    if(who_r != WHO_AM_I_RES)      return 0x02;
 802146e:	7bbb      	ldrb	r3, [r7, #14]
 8021470:	2b6f      	cmp	r3, #111	; 0x6f
 8021472:	d001      	beq.n	8021478 <_ZN8Iim426524InitEv+0xdc>
 8021474:	2302      	movs	r3, #2
 8021476:	e044      	b.n	8021502 <_ZN8Iim426524InitEv+0x166>
    if(bank_l != REG_BANK_SEL_RES) return 0x03;
 8021478:	7b7b      	ldrb	r3, [r7, #13]
 802147a:	2b00      	cmp	r3, #0
 802147c:	d001      	beq.n	8021482 <_ZN8Iim426524InitEv+0xe6>
 802147e:	2303      	movs	r3, #3
 8021480:	e03f      	b.n	8021502 <_ZN8Iim426524InitEv+0x166>
    if(bank_r != REG_BANK_SEL_RES) return 0x04;
 8021482:	7b3b      	ldrb	r3, [r7, #12]
 8021484:	2b00      	cmp	r3, #0
 8021486:	d001      	beq.n	802148c <_ZN8Iim426524InitEv+0xf0>
 8021488:	2304      	movs	r3, #4
 802148a:	e03a      	b.n	8021502 <_ZN8Iim426524InitEv+0x166>
    if(pwr_l != PWR_MGMT0_RES)     return 0x05;
 802148c:	7afb      	ldrb	r3, [r7, #11]
 802148e:	2b00      	cmp	r3, #0
 8021490:	d001      	beq.n	8021496 <_ZN8Iim426524InitEv+0xfa>
 8021492:	2305      	movs	r3, #5
 8021494:	e035      	b.n	8021502 <_ZN8Iim426524InitEv+0x166>
    if(pwr_r != PWR_MGMT0_RES)     return 0x06;
 8021496:	7abb      	ldrb	r3, [r7, #10]
 8021498:	2b00      	cmp	r3, #0
 802149a:	d001      	beq.n	80214a0 <_ZN8Iim426524InitEv+0x104>
 802149c:	2306      	movs	r3, #6
 802149e:	e030      	b.n	8021502 <_ZN8Iim426524InitEv+0x166>

    /* power_on */
    Write(PWR_MGMT0_ADD, PWR_MGMT0_ON, 'L');
 80214a0:	234c      	movs	r3, #76	; 0x4c
 80214a2:	220f      	movs	r2, #15
 80214a4:	214e      	movs	r1, #78	; 0x4e
 80214a6:	6878      	ldr	r0, [r7, #4]
 80214a8:	f000 f88a 	bl	80215c0 <_ZN8Iim426525WriteEhhc>
    HAL_Delay(100); // wait 100ms
 80214ac:	2064      	movs	r0, #100	; 0x64
 80214ae:	f004 febb 	bl	8026228 <HAL_Delay>
    Write(PWR_MGMT0_ADD, PWR_MGMT0_ON, 'R');
 80214b2:	2352      	movs	r3, #82	; 0x52
 80214b4:	220f      	movs	r2, #15
 80214b6:	214e      	movs	r1, #78	; 0x4e
 80214b8:	6878      	ldr	r0, [r7, #4]
 80214ba:	f000 f881 	bl	80215c0 <_ZN8Iim426525WriteEhhc>
    HAL_Delay(100); // wait 100ms
 80214be:	2064      	movs	r0, #100	; 0x64
 80214c0:	f004 feb2 	bl	8026228 <HAL_Delay>
    pwr_l = Read(PWR_MGMT0_ADD, 'L');
 80214c4:	224c      	movs	r2, #76	; 0x4c
 80214c6:	214e      	movs	r1, #78	; 0x4e
 80214c8:	6878      	ldr	r0, [r7, #4]
 80214ca:	f000 f82b 	bl	8021524 <_ZN8Iim426524ReadEhc>
 80214ce:	4603      	mov	r3, r0
 80214d0:	72fb      	strb	r3, [r7, #11]
    pwr_r = Read(PWR_MGMT0_ADD, 'R');
 80214d2:	2252      	movs	r2, #82	; 0x52
 80214d4:	214e      	movs	r1, #78	; 0x4e
 80214d6:	6878      	ldr	r0, [r7, #4]
 80214d8:	f000 f824 	bl	8021524 <_ZN8Iim426524ReadEhc>
 80214dc:	4603      	mov	r3, r0
 80214de:	72bb      	strb	r3, [r7, #10]

#ifdef DEBUG_MODE
    g_imu_pwr_l  = pwr_l;  g_imu_pwr_r  = pwr_r;
 80214e0:	4a0e      	ldr	r2, [pc, #56]	; (802151c <_ZN8Iim426524InitEv+0x180>)
 80214e2:	7afb      	ldrb	r3, [r7, #11]
 80214e4:	7013      	strb	r3, [r2, #0]
 80214e6:	4a0e      	ldr	r2, [pc, #56]	; (8021520 <_ZN8Iim426524InitEv+0x184>)
 80214e8:	7abb      	ldrb	r3, [r7, #10]
 80214ea:	7013      	strb	r3, [r2, #0]
#endif // DEBUG_MODE

    if(pwr_l != PWR_MGMT0_ON) return 0x07;
 80214ec:	7afb      	ldrb	r3, [r7, #11]
 80214ee:	2b0f      	cmp	r3, #15
 80214f0:	d001      	beq.n	80214f6 <_ZN8Iim426524InitEv+0x15a>
 80214f2:	2307      	movs	r3, #7
 80214f4:	e005      	b.n	8021502 <_ZN8Iim426524InitEv+0x166>
    if(pwr_r != PWR_MGMT0_ON) return 0x08;
 80214f6:	7abb      	ldrb	r3, [r7, #10]
 80214f8:	2b0f      	cmp	r3, #15
 80214fa:	d001      	beq.n	8021500 <_ZN8Iim426524InitEv+0x164>
 80214fc:	2308      	movs	r3, #8
 80214fe:	e000      	b.n	8021502 <_ZN8Iim426524InitEv+0x166>

    return 0x09;
 8021500:	2309      	movs	r3, #9
}
 8021502:	4618      	mov	r0, r3
 8021504:	3710      	adds	r7, #16
 8021506:	46bd      	mov	sp, r7
 8021508:	bd80      	pop	{r7, pc}
 802150a:	bf00      	nop
 802150c:	20000401 	.word	0x20000401
 8021510:	20000402 	.word	0x20000402
 8021514:	20000403 	.word	0x20000403
 8021518:	20000404 	.word	0x20000404
 802151c:	20000405 	.word	0x20000405
 8021520:	20000406 	.word	0x20000406

08021524 <_ZN8Iim426524ReadEhc>:

uint8_t Iim42652::Read(uint8_t send_address, char imu_ic_lr)
{
 8021524:	b580      	push	{r7, lr}
 8021526:	b084      	sub	sp, #16
 8021528:	af00      	add	r7, sp, #0
 802152a:	6078      	str	r0, [r7, #4]
 802152c:	460b      	mov	r3, r1
 802152e:	70fb      	strb	r3, [r7, #3]
 8021530:	4613      	mov	r3, r2
 8021532:	70bb      	strb	r3, [r7, #2]
    uint8_t receive_reset_value = 0x00;
 8021534:	2300      	movs	r3, #0
 8021536:	73fb      	strb	r3, [r7, #15]

    send_address = send_address | 0x80; // Read 1--- ----
 8021538:	78fb      	ldrb	r3, [r7, #3]
 802153a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 802153e:	b2db      	uxtb	r3, r3
 8021540:	70fb      	strb	r3, [r7, #3]

    if(imu_ic_lr == 'L') CS_RESET_L;
 8021542:	78bb      	ldrb	r3, [r7, #2]
 8021544:	2b4c      	cmp	r3, #76	; 0x4c
 8021546:	d106      	bne.n	8021556 <_ZN8Iim426524ReadEhc+0x32>
 8021548:	2200      	movs	r2, #0
 802154a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 802154e:	4819      	ldr	r0, [pc, #100]	; (80215b4 <_ZN8Iim426524ReadEhc+0x90>)
 8021550:	f006 fb88 	bl	8027c64 <HAL_GPIO_WritePin>
 8021554:	e008      	b.n	8021568 <_ZN8Iim426524ReadEhc+0x44>
    else if(imu_ic_lr == 'R') CS_RESET_R;
 8021556:	78bb      	ldrb	r3, [r7, #2]
 8021558:	2b52      	cmp	r3, #82	; 0x52
 802155a:	d105      	bne.n	8021568 <_ZN8Iim426524ReadEhc+0x44>
 802155c:	2200      	movs	r2, #0
 802155e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8021562:	4815      	ldr	r0, [pc, #84]	; (80215b8 <_ZN8Iim426524ReadEhc+0x94>)
 8021564:	f006 fb7e 	bl	8027c64 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi3, &send_address, 1, 100);
 8021568:	1cf9      	adds	r1, r7, #3
 802156a:	2364      	movs	r3, #100	; 0x64
 802156c:	2201      	movs	r2, #1
 802156e:	4813      	ldr	r0, [pc, #76]	; (80215bc <_ZN8Iim426524ReadEhc+0x98>)
 8021570:	f007 f956 	bl	8028820 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi3, &receive_reset_value, 1, 100);
 8021574:	f107 010f 	add.w	r1, r7, #15
 8021578:	2364      	movs	r3, #100	; 0x64
 802157a:	2201      	movs	r2, #1
 802157c:	480f      	ldr	r0, [pc, #60]	; (80215bc <_ZN8Iim426524ReadEhc+0x98>)
 802157e:	f007 fa83 	bl	8028a88 <HAL_SPI_Receive>

    if(imu_ic_lr == 'L') CS_SET_L;
 8021582:	78bb      	ldrb	r3, [r7, #2]
 8021584:	2b4c      	cmp	r3, #76	; 0x4c
 8021586:	d106      	bne.n	8021596 <_ZN8Iim426524ReadEhc+0x72>
 8021588:	2201      	movs	r2, #1
 802158a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 802158e:	4809      	ldr	r0, [pc, #36]	; (80215b4 <_ZN8Iim426524ReadEhc+0x90>)
 8021590:	f006 fb68 	bl	8027c64 <HAL_GPIO_WritePin>
 8021594:	e008      	b.n	80215a8 <_ZN8Iim426524ReadEhc+0x84>
    else if(imu_ic_lr == 'R') CS_SET_R;
 8021596:	78bb      	ldrb	r3, [r7, #2]
 8021598:	2b52      	cmp	r3, #82	; 0x52
 802159a:	d105      	bne.n	80215a8 <_ZN8Iim426524ReadEhc+0x84>
 802159c:	2201      	movs	r2, #1
 802159e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80215a2:	4805      	ldr	r0, [pc, #20]	; (80215b8 <_ZN8Iim426524ReadEhc+0x94>)
 80215a4:	f006 fb5e 	bl	8027c64 <HAL_GPIO_WritePin>
    
    return receive_reset_value;
 80215a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80215aa:	4618      	mov	r0, r3
 80215ac:	3710      	adds	r7, #16
 80215ae:	46bd      	mov	sp, r7
 80215b0:	bd80      	pop	{r7, pc}
 80215b2:	bf00      	nop
 80215b4:	40020400 	.word	0x40020400
 80215b8:	40020000 	.word	0x40020000
 80215bc:	200112a0 	.word	0x200112a0

080215c0 <_ZN8Iim426525WriteEhhc>:

void Iim42652::Write(uint8_t send_address, uint8_t send_data, char imu_ic_lr)
{
 80215c0:	b580      	push	{r7, lr}
 80215c2:	b082      	sub	sp, #8
 80215c4:	af00      	add	r7, sp, #0
 80215c6:	6078      	str	r0, [r7, #4]
 80215c8:	4608      	mov	r0, r1
 80215ca:	4611      	mov	r1, r2
 80215cc:	461a      	mov	r2, r3
 80215ce:	4603      	mov	r3, r0
 80215d0:	70fb      	strb	r3, [r7, #3]
 80215d2:	460b      	mov	r3, r1
 80215d4:	70bb      	strb	r3, [r7, #2]
 80215d6:	4613      	mov	r3, r2
 80215d8:	707b      	strb	r3, [r7, #1]
    send_address = send_address & 0x7F; // Write 0--- ----
 80215da:	78fb      	ldrb	r3, [r7, #3]
 80215dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80215e0:	b2db      	uxtb	r3, r3
 80215e2:	70fb      	strb	r3, [r7, #3]

    if(imu_ic_lr == 'L') CS_RESET_L;
 80215e4:	787b      	ldrb	r3, [r7, #1]
 80215e6:	2b4c      	cmp	r3, #76	; 0x4c
 80215e8:	d106      	bne.n	80215f8 <_ZN8Iim426525WriteEhhc+0x38>
 80215ea:	2200      	movs	r2, #0
 80215ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80215f0:	4817      	ldr	r0, [pc, #92]	; (8021650 <_ZN8Iim426525WriteEhhc+0x90>)
 80215f2:	f006 fb37 	bl	8027c64 <HAL_GPIO_WritePin>
 80215f6:	e008      	b.n	802160a <_ZN8Iim426525WriteEhhc+0x4a>
    else if(imu_ic_lr == 'R') CS_RESET_R;
 80215f8:	787b      	ldrb	r3, [r7, #1]
 80215fa:	2b52      	cmp	r3, #82	; 0x52
 80215fc:	d105      	bne.n	802160a <_ZN8Iim426525WriteEhhc+0x4a>
 80215fe:	2200      	movs	r2, #0
 8021600:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8021604:	4813      	ldr	r0, [pc, #76]	; (8021654 <_ZN8Iim426525WriteEhhc+0x94>)
 8021606:	f006 fb2d 	bl	8027c64 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi3, &send_address, 1, 100);
 802160a:	1cf9      	adds	r1, r7, #3
 802160c:	2364      	movs	r3, #100	; 0x64
 802160e:	2201      	movs	r2, #1
 8021610:	4811      	ldr	r0, [pc, #68]	; (8021658 <_ZN8Iim426525WriteEhhc+0x98>)
 8021612:	f007 f905 	bl	8028820 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi3, &send_data, 1, 100);
 8021616:	1cb9      	adds	r1, r7, #2
 8021618:	2364      	movs	r3, #100	; 0x64
 802161a:	2201      	movs	r2, #1
 802161c:	480e      	ldr	r0, [pc, #56]	; (8021658 <_ZN8Iim426525WriteEhhc+0x98>)
 802161e:	f007 f8ff 	bl	8028820 <HAL_SPI_Transmit>

    if(imu_ic_lr == 'L') CS_SET_L;
 8021622:	787b      	ldrb	r3, [r7, #1]
 8021624:	2b4c      	cmp	r3, #76	; 0x4c
 8021626:	d106      	bne.n	8021636 <_ZN8Iim426525WriteEhhc+0x76>
 8021628:	2201      	movs	r2, #1
 802162a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 802162e:	4808      	ldr	r0, [pc, #32]	; (8021650 <_ZN8Iim426525WriteEhhc+0x90>)
 8021630:	f006 fb18 	bl	8027c64 <HAL_GPIO_WritePin>
    else if(imu_ic_lr == 'R') CS_SET_R;
}
 8021634:	e008      	b.n	8021648 <_ZN8Iim426525WriteEhhc+0x88>
    else if(imu_ic_lr == 'R') CS_SET_R;
 8021636:	787b      	ldrb	r3, [r7, #1]
 8021638:	2b52      	cmp	r3, #82	; 0x52
 802163a:	d105      	bne.n	8021648 <_ZN8Iim426525WriteEhhc+0x88>
 802163c:	2201      	movs	r2, #1
 802163e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8021642:	4804      	ldr	r0, [pc, #16]	; (8021654 <_ZN8Iim426525WriteEhhc+0x94>)
 8021644:	f006 fb0e 	bl	8027c64 <HAL_GPIO_WritePin>
}
 8021648:	bf00      	nop
 802164a:	3708      	adds	r7, #8
 802164c:	46bd      	mov	sp, r7
 802164e:	bd80      	pop	{r7, pc}
 8021650:	40020400 	.word	0x40020400
 8021654:	40020000 	.word	0x40020000
 8021658:	200112a0 	.word	0x200112a0

0802165c <_ZN8Iim426529Read2ByteEhhc>:

    return CheckRead(send_address, send_data, imu_ic_lr);
}

int16_t Iim42652::Read2Byte(uint8_t upper_address, uint8_t lower_address, char imu_ic_lr)
{
 802165c:	b580      	push	{r7, lr}
 802165e:	b084      	sub	sp, #16
 8021660:	af00      	add	r7, sp, #0
 8021662:	6078      	str	r0, [r7, #4]
 8021664:	4608      	mov	r0, r1
 8021666:	4611      	mov	r1, r2
 8021668:	461a      	mov	r2, r3
 802166a:	4603      	mov	r3, r0
 802166c:	70fb      	strb	r3, [r7, #3]
 802166e:	460b      	mov	r3, r1
 8021670:	70bb      	strb	r3, [r7, #2]
 8021672:	4613      	mov	r3, r2
 8021674:	707b      	strb	r3, [r7, #1]
    int16_t upper_receive, lower_receive;

    upper_receive = static_cast<int16_t>(Read(upper_address, imu_ic_lr));
 8021676:	787a      	ldrb	r2, [r7, #1]
 8021678:	78fb      	ldrb	r3, [r7, #3]
 802167a:	4619      	mov	r1, r3
 802167c:	6878      	ldr	r0, [r7, #4]
 802167e:	f7ff ff51 	bl	8021524 <_ZN8Iim426524ReadEhc>
 8021682:	4603      	mov	r3, r0
 8021684:	81fb      	strh	r3, [r7, #14]
    lower_receive = static_cast<int16_t>(Read(lower_address, imu_ic_lr));
 8021686:	787a      	ldrb	r2, [r7, #1]
 8021688:	78bb      	ldrb	r3, [r7, #2]
 802168a:	4619      	mov	r1, r3
 802168c:	6878      	ldr	r0, [r7, #4]
 802168e:	f7ff ff49 	bl	8021524 <_ZN8Iim426524ReadEhc>
 8021692:	4603      	mov	r3, r0
 8021694:	81bb      	strh	r3, [r7, #12]

    return (upper_receive << 8) | lower_receive;
 8021696:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 802169a:	021b      	lsls	r3, r3, #8
 802169c:	b21a      	sxth	r2, r3
 802169e:	89bb      	ldrh	r3, [r7, #12]
 80216a0:	4313      	orrs	r3, r2
 80216a2:	b21b      	sxth	r3, r3
}
 80216a4:	4618      	mov	r0, r3
 80216a6:	3710      	adds	r7, #16
 80216a8:	46bd      	mov	sp, r7
 80216aa:	bd80      	pop	{r7, pc}

080216ac <_ZN8Iim426529GyroZLeftEv>:
{
    return Read2Byte(GYRO_DATA_Y1_ADD, GYRO_DATA_Y0_ADD, 'R');
}

int16_t Iim42652::GyroZLeft()
{
 80216ac:	b580      	push	{r7, lr}
 80216ae:	b082      	sub	sp, #8
 80216b0:	af00      	add	r7, sp, #0
 80216b2:	6078      	str	r0, [r7, #4]
    return Read2Byte(GYRO_DATA_Z1_ADD, GYRO_DATA_Z0_ADD, 'L');
 80216b4:	234c      	movs	r3, #76	; 0x4c
 80216b6:	222a      	movs	r2, #42	; 0x2a
 80216b8:	2129      	movs	r1, #41	; 0x29
 80216ba:	6878      	ldr	r0, [r7, #4]
 80216bc:	f7ff ffce 	bl	802165c <_ZN8Iim426529Read2ByteEhhc>
 80216c0:	4603      	mov	r3, r0
}
 80216c2:	4618      	mov	r0, r3
 80216c4:	3708      	adds	r7, #8
 80216c6:	46bd      	mov	sp, r7
 80216c8:	bd80      	pop	{r7, pc}

080216ca <_ZN8Iim4265210GyroZRightEv>:

int16_t Iim42652::GyroZRight()
{
 80216ca:	b580      	push	{r7, lr}
 80216cc:	b082      	sub	sp, #8
 80216ce:	af00      	add	r7, sp, #0
 80216d0:	6078      	str	r0, [r7, #4]
    return Read2Byte(GYRO_DATA_Z1_ADD, GYRO_DATA_Z0_ADD, 'R');
 80216d2:	2352      	movs	r3, #82	; 0x52
 80216d4:	222a      	movs	r2, #42	; 0x2a
 80216d6:	2129      	movs	r1, #41	; 0x29
 80216d8:	6878      	ldr	r0, [r7, #4]
 80216da:	f7ff ffbf 	bl	802165c <_ZN8Iim426529Read2ByteEhhc>
 80216de:	4603      	mov	r3, r0
}
 80216e0:	4618      	mov	r0, r3
 80216e2:	3708      	adds	r7, #8
 80216e4:	46bd      	mov	sp, r7
 80216e6:	bd80      	pop	{r7, pc}

080216e8 <_ZN3ImuC1EP8Iim42652>:
#include "imu.hpp"
#include "declare_extern.h"

Imu::Imu(Iim42652 *iim_42652) : rad_z_(0)
 80216e8:	b480      	push	{r7}
 80216ea:	b083      	sub	sp, #12
 80216ec:	af00      	add	r7, sp, #0
 80216ee:	6078      	str	r0, [r7, #4]
 80216f0:	6039      	str	r1, [r7, #0]
                              , rad_stack_z_(0)
                              , clear_integral_error_(0)
 80216f2:	687b      	ldr	r3, [r7, #4]
 80216f4:	f04f 0200 	mov.w	r2, #0
 80216f8:	605a      	str	r2, [r3, #4]
 80216fa:	687b      	ldr	r3, [r7, #4]
 80216fc:	f04f 0200 	mov.w	r2, #0
 8021700:	609a      	str	r2, [r3, #8]
 8021702:	687b      	ldr	r3, [r7, #4]
 8021704:	2200      	movs	r2, #0
 8021706:	731a      	strb	r2, [r3, #12]
{
    iim_42652_ = iim_42652;
 8021708:	687b      	ldr	r3, [r7, #4]
 802170a:	683a      	ldr	r2, [r7, #0]
 802170c:	601a      	str	r2, [r3, #0]
}
 802170e:	687b      	ldr	r3, [r7, #4]
 8021710:	4618      	mov	r0, r3
 8021712:	370c      	adds	r7, #12
 8021714:	46bd      	mov	sp, r7
 8021716:	f85d 7b04 	ldr.w	r7, [sp], #4
 802171a:	4770      	bx	lr
 802171c:	0000      	movs	r0, r0
	...

08021720 <_ZN3Imu6UpdateEv>:

void Imu::Update()
{
 8021720:	b5b0      	push	{r4, r5, r7, lr}
 8021722:	b086      	sub	sp, #24
 8021724:	af00      	add	r7, sp, #0
 8021726:	6078      	str	r0, [r7, #4]
    int16_t raw_gyro_z_l = iim_42652_->GyroZLeft();
 8021728:	687b      	ldr	r3, [r7, #4]
 802172a:	681b      	ldr	r3, [r3, #0]
 802172c:	4618      	mov	r0, r3
 802172e:	f7ff ffbd 	bl	80216ac <_ZN8Iim426529GyroZLeftEv>
 8021732:	4603      	mov	r3, r0
 8021734:	82fb      	strh	r3, [r7, #22]
    int16_t raw_gyro_z_r = iim_42652_->GyroZRight();
 8021736:	687b      	ldr	r3, [r7, #4]
 8021738:	681b      	ldr	r3, [r3, #0]
 802173a:	4618      	mov	r0, r3
 802173c:	f7ff ffc5 	bl	80216ca <_ZN8Iim4265210GyroZRightEv>
 8021740:	4603      	mov	r3, r0
 8021742:	82bb      	strh	r3, [r7, #20]
    float avg_raw_gyro_z = (raw_gyro_z_l + raw_gyro_z_r) / 2.0;
 8021744:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8021748:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 802174c:	4413      	add	r3, r2
 802174e:	4618      	mov	r0, r3
 8021750:	f7fe fe20 	bl	8020394 <__aeabi_i2d>
 8021754:	f04f 0200 	mov.w	r2, #0
 8021758:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 802175c:	f7fe ffae 	bl	80206bc <__aeabi_ddiv>
 8021760:	4603      	mov	r3, r0
 8021762:	460c      	mov	r4, r1
 8021764:	4618      	mov	r0, r3
 8021766:	4621      	mov	r1, r4
 8021768:	f7ff f956 	bl	8020a18 <__aeabi_d2f>
 802176c:	4603      	mov	r3, r0
 802176e:	613b      	str	r3, [r7, #16]
    float rad_z = avg_raw_gyro_z * CONST_RAD_CALC * TIM6_PERIOD_S;
 8021770:	6938      	ldr	r0, [r7, #16]
 8021772:	f7fe fe21 	bl	80203b8 <__aeabi_f2d>
 8021776:	a331      	add	r3, pc, #196	; (adr r3, 802183c <_ZN3Imu6UpdateEv+0x11c>)
 8021778:	e9d3 2300 	ldrd	r2, r3, [r3]
 802177c:	f7fe fe74 	bl	8020468 <__aeabi_dmul>
 8021780:	4603      	mov	r3, r0
 8021782:	460c      	mov	r4, r1
 8021784:	4618      	mov	r0, r3
 8021786:	4621      	mov	r1, r4
 8021788:	a32e      	add	r3, pc, #184	; (adr r3, 8021844 <_ZN3Imu6UpdateEv+0x124>)
 802178a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802178e:	f7fe fe6b 	bl	8020468 <__aeabi_dmul>
 8021792:	4603      	mov	r3, r0
 8021794:	460c      	mov	r4, r1
 8021796:	4618      	mov	r0, r3
 8021798:	4621      	mov	r1, r4
 802179a:	f7ff f93d 	bl	8020a18 <__aeabi_d2f>
 802179e:	4603      	mov	r3, r0
 80217a0:	60fb      	str	r3, [r7, #12]

    /* low pass filter */
    static float pre_filter = 0;
    float filter = pre_filter * (1.0 - RAD_LPF_RATIO) + (rad_z * RAD_LPF_RATIO);
 80217a2:	4b23      	ldr	r3, [pc, #140]	; (8021830 <_ZN3Imu6UpdateEv+0x110>)
 80217a4:	681b      	ldr	r3, [r3, #0]
 80217a6:	4618      	mov	r0, r3
 80217a8:	f7fe fe06 	bl	80203b8 <__aeabi_f2d>
 80217ac:	a31c      	add	r3, pc, #112	; (adr r3, 8021820 <_ZN3Imu6UpdateEv+0x100>)
 80217ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80217b2:	f7fe fe59 	bl	8020468 <__aeabi_dmul>
 80217b6:	4603      	mov	r3, r0
 80217b8:	460c      	mov	r4, r1
 80217ba:	4625      	mov	r5, r4
 80217bc:	461c      	mov	r4, r3
 80217be:	68f8      	ldr	r0, [r7, #12]
 80217c0:	f7fe fdfa 	bl	80203b8 <__aeabi_f2d>
 80217c4:	a318      	add	r3, pc, #96	; (adr r3, 8021828 <_ZN3Imu6UpdateEv+0x108>)
 80217c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80217ca:	f7fe fe4d 	bl	8020468 <__aeabi_dmul>
 80217ce:	4602      	mov	r2, r0
 80217d0:	460b      	mov	r3, r1
 80217d2:	4620      	mov	r0, r4
 80217d4:	4629      	mov	r1, r5
 80217d6:	f7fe fc91 	bl	80200fc <__adddf3>
 80217da:	4603      	mov	r3, r0
 80217dc:	460c      	mov	r4, r1
 80217de:	4618      	mov	r0, r3
 80217e0:	4621      	mov	r1, r4
 80217e2:	f7ff f919 	bl	8020a18 <__aeabi_d2f>
 80217e6:	4603      	mov	r3, r0
 80217e8:	60bb      	str	r3, [r7, #8]
    pre_filter = filter;
 80217ea:	4a11      	ldr	r2, [pc, #68]	; (8021830 <_ZN3Imu6UpdateEv+0x110>)
 80217ec:	68bb      	ldr	r3, [r7, #8]
 80217ee:	6013      	str	r3, [r2, #0]

    rad_z_ = filter;
 80217f0:	687b      	ldr	r3, [r7, #4]
 80217f2:	68ba      	ldr	r2, [r7, #8]
 80217f4:	605a      	str	r2, [r3, #4]
    rad_stack_z_ += filter;
 80217f6:	687b      	ldr	r3, [r7, #4]
 80217f8:	ed93 7a02 	vldr	s14, [r3, #8]
 80217fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8021800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8021804:	687b      	ldr	r3, [r7, #4]
 8021806:	edc3 7a02 	vstr	s15, [r3, #8]

#ifdef DEBUG_MODE
    g_rad_z = rad_z;
 802180a:	4a0a      	ldr	r2, [pc, #40]	; (8021834 <_ZN3Imu6UpdateEv+0x114>)
 802180c:	68fb      	ldr	r3, [r7, #12]
 802180e:	6013      	str	r3, [r2, #0]
    g_rad_stack_z = rad_stack_z_;
 8021810:	687b      	ldr	r3, [r7, #4]
 8021812:	689b      	ldr	r3, [r3, #8]
 8021814:	4a08      	ldr	r2, [pc, #32]	; (8021838 <_ZN3Imu6UpdateEv+0x118>)
 8021816:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
}
 8021818:	bf00      	nop
 802181a:	3718      	adds	r7, #24
 802181c:	46bd      	mov	sp, r7
 802181e:	bdb0      	pop	{r4, r5, r7, pc}
 8021820:	33333334 	.word	0x33333334
 8021824:	3fd33333 	.word	0x3fd33333
 8021828:	66666666 	.word	0x66666666
 802182c:	3fe66666 	.word	0x3fe66666
 8021830:	200001fc 	.word	0x200001fc
 8021834:	20000264 	.word	0x20000264
 8021838:	20000260 	.word	0x20000260
 802183c:	0ae53650 	.word	0x0ae53650
 8021840:	3f5172ef 	.word	0x3f5172ef
 8021844:	47ae147b 	.word	0x47ae147b
 8021848:	3f547ae1 	.word	0x3f547ae1

0802184c <_ZN3Imu14ClearRadStackZEv>:

void Imu::ClearRadStackZ()
{
 802184c:	b480      	push	{r7}
 802184e:	b083      	sub	sp, #12
 8021850:	af00      	add	r7, sp, #0
 8021852:	6078      	str	r0, [r7, #4]
    rad_stack_z_ = 0;
 8021854:	687b      	ldr	r3, [r7, #4]
 8021856:	f04f 0200 	mov.w	r2, #0
 802185a:	609a      	str	r2, [r3, #8]
}
 802185c:	bf00      	nop
 802185e:	370c      	adds	r7, #12
 8021860:	46bd      	mov	sp, r7
 8021862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021866:	4770      	bx	lr

08021868 <_ZN3Imu12GetRadStackZEv>:

float Imu::GetRadStackZ()
{
 8021868:	b480      	push	{r7}
 802186a:	b083      	sub	sp, #12
 802186c:	af00      	add	r7, sp, #0
 802186e:	6078      	str	r0, [r7, #4]
    return rad_stack_z_;
 8021870:	687b      	ldr	r3, [r7, #4]
 8021872:	689b      	ldr	r3, [r3, #8]
 8021874:	ee07 3a90 	vmov	s15, r3
}
 8021878:	eeb0 0a67 	vmov.f32	s0, s15
 802187c:	370c      	adds	r7, #12
 802187e:	46bd      	mov	sp, r7
 8021880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021884:	4770      	bx	lr

08021886 <_ZN3LedC1Ev>:
#include "led.hpp"

Led::Led() : interrupt_count_(0)
 8021886:	b480      	push	{r7}
 8021888:	b083      	sub	sp, #12
 802188a:	af00      	add	r7, sp, #0
 802188c:	6078      	str	r0, [r7, #4]
           , interrupt_timer_(0) {}
 802188e:	687b      	ldr	r3, [r7, #4]
 8021890:	2200      	movs	r2, #0
 8021892:	701a      	strb	r2, [r3, #0]
 8021894:	687b      	ldr	r3, [r7, #4]
 8021896:	2200      	movs	r2, #0
 8021898:	705a      	strb	r2, [r3, #1]
 802189a:	687b      	ldr	r3, [r7, #4]
 802189c:	4618      	mov	r0, r3
 802189e:	370c      	adds	r7, #12
 80218a0:	46bd      	mov	sp, r7
 80218a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80218a6:	4770      	bx	lr

080218a8 <_ZN3Led10ColorOrderEc>:

void Led::ColorOrder(char color)
{
 80218a8:	b580      	push	{r7, lr}
 80218aa:	b082      	sub	sp, #8
 80218ac:	af00      	add	r7, sp, #0
 80218ae:	6078      	str	r0, [r7, #4]
 80218b0:	460b      	mov	r3, r1
 80218b2:	70fb      	strb	r3, [r7, #3]
    switch(color)
 80218b4:	78fb      	ldrb	r3, [r7, #3]
 80218b6:	3b42      	subs	r3, #66	; 0x42
 80218b8:	2b17      	cmp	r3, #23
 80218ba:	f200 80b8 	bhi.w	8021a2e <_ZN3Led10ColorOrderEc+0x186>
 80218be:	a201      	add	r2, pc, #4	; (adr r2, 80218c4 <_ZN3Led10ColorOrderEc+0x1c>)
 80218c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80218c4:	08021971 	.word	0x08021971
 80218c8:	080219bd 	.word	0x080219bd
 80218cc:	08021a2f 	.word	0x08021a2f
 80218d0:	08021a2f 	.word	0x08021a2f
 80218d4:	08021a2f 	.word	0x08021a2f
 80218d8:	0802194b 	.word	0x0802194b
 80218dc:	08021a2f 	.word	0x08021a2f
 80218e0:	08021a2f 	.word	0x08021a2f
 80218e4:	08021a2f 	.word	0x08021a2f
 80218e8:	08021a2f 	.word	0x08021a2f
 80218ec:	08021a2f 	.word	0x08021a2f
 80218f0:	080219e3 	.word	0x080219e3
 80218f4:	08021a2f 	.word	0x08021a2f
 80218f8:	08021a2f 	.word	0x08021a2f
 80218fc:	08021a2f 	.word	0x08021a2f
 8021900:	08021a2f 	.word	0x08021a2f
 8021904:	08021925 	.word	0x08021925
 8021908:	08021a2f 	.word	0x08021a2f
 802190c:	08021a2f 	.word	0x08021a2f
 8021910:	08021a2f 	.word	0x08021a2f
 8021914:	08021a2f 	.word	0x08021a2f
 8021918:	08021a09 	.word	0x08021a09
 802191c:	08021a2f 	.word	0x08021a2f
 8021920:	08021997 	.word	0x08021997
    {
        case 'R': R_ON;  G_OFF; B_OFF; break;
 8021924:	2200      	movs	r2, #0
 8021926:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 802192a:	484c      	ldr	r0, [pc, #304]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 802192c:	f006 f99a 	bl	8027c64 <HAL_GPIO_WritePin>
 8021930:	2201      	movs	r2, #1
 8021932:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8021936:	4849      	ldr	r0, [pc, #292]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021938:	f006 f994 	bl	8027c64 <HAL_GPIO_WritePin>
 802193c:	2201      	movs	r2, #1
 802193e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8021942:	4846      	ldr	r0, [pc, #280]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021944:	f006 f98e 	bl	8027c64 <HAL_GPIO_WritePin>
 8021948:	e084      	b.n	8021a54 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'G': R_OFF; G_ON;  B_OFF; break;
 802194a:	2201      	movs	r2, #1
 802194c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8021950:	4842      	ldr	r0, [pc, #264]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021952:	f006 f987 	bl	8027c64 <HAL_GPIO_WritePin>
 8021956:	2200      	movs	r2, #0
 8021958:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 802195c:	483f      	ldr	r0, [pc, #252]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 802195e:	f006 f981 	bl	8027c64 <HAL_GPIO_WritePin>
 8021962:	2201      	movs	r2, #1
 8021964:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8021968:	483c      	ldr	r0, [pc, #240]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 802196a:	f006 f97b 	bl	8027c64 <HAL_GPIO_WritePin>
 802196e:	e071      	b.n	8021a54 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'B': R_OFF; G_OFF; B_ON;  break;
 8021970:	2201      	movs	r2, #1
 8021972:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8021976:	4839      	ldr	r0, [pc, #228]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021978:	f006 f974 	bl	8027c64 <HAL_GPIO_WritePin>
 802197c:	2201      	movs	r2, #1
 802197e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8021982:	4836      	ldr	r0, [pc, #216]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021984:	f006 f96e 	bl	8027c64 <HAL_GPIO_WritePin>
 8021988:	2200      	movs	r2, #0
 802198a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 802198e:	4833      	ldr	r0, [pc, #204]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021990:	f006 f968 	bl	8027c64 <HAL_GPIO_WritePin>
 8021994:	e05e      	b.n	8021a54 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'Y': R_ON;  G_ON;  B_OFF; break;
 8021996:	2200      	movs	r2, #0
 8021998:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 802199c:	482f      	ldr	r0, [pc, #188]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 802199e:	f006 f961 	bl	8027c64 <HAL_GPIO_WritePin>
 80219a2:	2200      	movs	r2, #0
 80219a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80219a8:	482c      	ldr	r0, [pc, #176]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 80219aa:	f006 f95b 	bl	8027c64 <HAL_GPIO_WritePin>
 80219ae:	2201      	movs	r2, #1
 80219b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80219b4:	4829      	ldr	r0, [pc, #164]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 80219b6:	f006 f955 	bl	8027c64 <HAL_GPIO_WritePin>
 80219ba:	e04b      	b.n	8021a54 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'C': R_OFF; G_ON;  B_ON;  break;
 80219bc:	2201      	movs	r2, #1
 80219be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80219c2:	4826      	ldr	r0, [pc, #152]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 80219c4:	f006 f94e 	bl	8027c64 <HAL_GPIO_WritePin>
 80219c8:	2200      	movs	r2, #0
 80219ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80219ce:	4823      	ldr	r0, [pc, #140]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 80219d0:	f006 f948 	bl	8027c64 <HAL_GPIO_WritePin>
 80219d4:	2200      	movs	r2, #0
 80219d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80219da:	4820      	ldr	r0, [pc, #128]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 80219dc:	f006 f942 	bl	8027c64 <HAL_GPIO_WritePin>
 80219e0:	e038      	b.n	8021a54 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'M': R_ON;  G_OFF; B_ON;  break;
 80219e2:	2200      	movs	r2, #0
 80219e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80219e8:	481c      	ldr	r0, [pc, #112]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 80219ea:	f006 f93b 	bl	8027c64 <HAL_GPIO_WritePin>
 80219ee:	2201      	movs	r2, #1
 80219f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80219f4:	4819      	ldr	r0, [pc, #100]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 80219f6:	f006 f935 	bl	8027c64 <HAL_GPIO_WritePin>
 80219fa:	2200      	movs	r2, #0
 80219fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8021a00:	4816      	ldr	r0, [pc, #88]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021a02:	f006 f92f 	bl	8027c64 <HAL_GPIO_WritePin>
 8021a06:	e025      	b.n	8021a54 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'W': R_ON;  G_ON;  B_ON;  break;
 8021a08:	2200      	movs	r2, #0
 8021a0a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8021a0e:	4813      	ldr	r0, [pc, #76]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021a10:	f006 f928 	bl	8027c64 <HAL_GPIO_WritePin>
 8021a14:	2200      	movs	r2, #0
 8021a16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8021a1a:	4810      	ldr	r0, [pc, #64]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021a1c:	f006 f922 	bl	8027c64 <HAL_GPIO_WritePin>
 8021a20:	2200      	movs	r2, #0
 8021a22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8021a26:	480d      	ldr	r0, [pc, #52]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021a28:	f006 f91c 	bl	8027c64 <HAL_GPIO_WritePin>
 8021a2c:	e012      	b.n	8021a54 <_ZN3Led10ColorOrderEc+0x1ac>
        case 'X': // fall through
        default:  R_OFF; G_OFF; B_OFF; break;
 8021a2e:	2201      	movs	r2, #1
 8021a30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8021a34:	4809      	ldr	r0, [pc, #36]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021a36:	f006 f915 	bl	8027c64 <HAL_GPIO_WritePin>
 8021a3a:	2201      	movs	r2, #1
 8021a3c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8021a40:	4806      	ldr	r0, [pc, #24]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021a42:	f006 f90f 	bl	8027c64 <HAL_GPIO_WritePin>
 8021a46:	2201      	movs	r2, #1
 8021a48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8021a4c:	4803      	ldr	r0, [pc, #12]	; (8021a5c <_ZN3Led10ColorOrderEc+0x1b4>)
 8021a4e:	f006 f909 	bl	8027c64 <HAL_GPIO_WritePin>
 8021a52:	bf00      	nop
    }
}
 8021a54:	bf00      	nop
 8021a56:	3708      	adds	r7, #8
 8021a58:	46bd      	mov	sp, r7
 8021a5a:	bd80      	pop	{r7, pc}
 8021a5c:	40020800 	.word	0x40020800

08021a60 <_ZN3Led5BlinkEhcc>:

void Led::Blink(uint8_t times, char color_1, char color_2)
{
 8021a60:	b580      	push	{r7, lr}
 8021a62:	b084      	sub	sp, #16
 8021a64:	af00      	add	r7, sp, #0
 8021a66:	6078      	str	r0, [r7, #4]
 8021a68:	4608      	mov	r0, r1
 8021a6a:	4611      	mov	r1, r2
 8021a6c:	461a      	mov	r2, r3
 8021a6e:	4603      	mov	r3, r0
 8021a70:	70fb      	strb	r3, [r7, #3]
 8021a72:	460b      	mov	r3, r1
 8021a74:	70bb      	strb	r3, [r7, #2]
 8021a76:	4613      	mov	r3, r2
 8021a78:	707b      	strb	r3, [r7, #1]
    for(uint8_t i = 0; i < times; i++)
 8021a7a:	2300      	movs	r3, #0
 8021a7c:	73fb      	strb	r3, [r7, #15]
 8021a7e:	7bfa      	ldrb	r2, [r7, #15]
 8021a80:	78fb      	ldrb	r3, [r7, #3]
 8021a82:	429a      	cmp	r2, r3
 8021a84:	d215      	bcs.n	8021ab2 <_ZN3Led5BlinkEhcc+0x52>
    {
        ColorOrder(color_1);
 8021a86:	78bb      	ldrb	r3, [r7, #2]
 8021a88:	4619      	mov	r1, r3
 8021a8a:	6878      	ldr	r0, [r7, #4]
 8021a8c:	f7ff ff0c 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        HAL_Delay(BLINK_INTERVAL_MS);
 8021a90:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8021a94:	f004 fbc8 	bl	8026228 <HAL_Delay>
        ColorOrder(color_2);
 8021a98:	787b      	ldrb	r3, [r7, #1]
 8021a9a:	4619      	mov	r1, r3
 8021a9c:	6878      	ldr	r0, [r7, #4]
 8021a9e:	f7ff ff03 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        HAL_Delay(BLINK_INTERVAL_MS);
 8021aa2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8021aa6:	f004 fbbf 	bl	8026228 <HAL_Delay>
    for(uint8_t i = 0; i < times; i++)
 8021aaa:	7bfb      	ldrb	r3, [r7, #15]
 8021aac:	3301      	adds	r3, #1
 8021aae:	73fb      	strb	r3, [r7, #15]
 8021ab0:	e7e5      	b.n	8021a7e <_ZN3Led5BlinkEhcc+0x1e>
    }
}
 8021ab2:	bf00      	nop
 8021ab4:	3710      	adds	r7, #16
 8021ab6:	46bd      	mov	sp, r7
 8021ab8:	bd80      	pop	{r7, pc}

08021aba <_ZN3Led7RainbowEh>:

void Led::Rainbow(uint8_t times)
{
 8021aba:	b580      	push	{r7, lr}
 8021abc:	b084      	sub	sp, #16
 8021abe:	af00      	add	r7, sp, #0
 8021ac0:	6078      	str	r0, [r7, #4]
 8021ac2:	460b      	mov	r3, r1
 8021ac4:	70fb      	strb	r3, [r7, #3]
    for(uint8_t i = 0; i < times; i++)
 8021ac6:	2300      	movs	r3, #0
 8021ac8:	73fb      	strb	r3, [r7, #15]
 8021aca:	7bfa      	ldrb	r2, [r7, #15]
 8021acc:	78fb      	ldrb	r3, [r7, #3]
 8021ace:	429a      	cmp	r2, r3
 8021ad0:	d233      	bcs.n	8021b3a <_ZN3Led7RainbowEh+0x80>
    {
        ColorOrder('R');
 8021ad2:	2152      	movs	r1, #82	; 0x52
 8021ad4:	6878      	ldr	r0, [r7, #4]
 8021ad6:	f7ff fee7 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8021ada:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8021ade:	f004 fba3 	bl	8026228 <HAL_Delay>
        ColorOrder('Y');
 8021ae2:	2159      	movs	r1, #89	; 0x59
 8021ae4:	6878      	ldr	r0, [r7, #4]
 8021ae6:	f7ff fedf 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8021aea:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8021aee:	f004 fb9b 	bl	8026228 <HAL_Delay>
        ColorOrder('G');
 8021af2:	2147      	movs	r1, #71	; 0x47
 8021af4:	6878      	ldr	r0, [r7, #4]
 8021af6:	f7ff fed7 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8021afa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8021afe:	f004 fb93 	bl	8026228 <HAL_Delay>
        ColorOrder('C');
 8021b02:	2143      	movs	r1, #67	; 0x43
 8021b04:	6878      	ldr	r0, [r7, #4]
 8021b06:	f7ff fecf 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8021b0a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8021b0e:	f004 fb8b 	bl	8026228 <HAL_Delay>
        ColorOrder('B');
 8021b12:	2142      	movs	r1, #66	; 0x42
 8021b14:	6878      	ldr	r0, [r7, #4]
 8021b16:	f7ff fec7 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8021b1a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8021b1e:	f004 fb83 	bl	8026228 <HAL_Delay>
        ColorOrder('M');
 8021b22:	214d      	movs	r1, #77	; 0x4d
 8021b24:	6878      	ldr	r0, [r7, #4]
 8021b26:	f7ff febf 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        HAL_Delay(RAINBOW_INTERVAL_MS);
 8021b2a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8021b2e:	f004 fb7b 	bl	8026228 <HAL_Delay>
    for(uint8_t i = 0; i < times; i++)
 8021b32:	7bfb      	ldrb	r3, [r7, #15]
 8021b34:	3301      	adds	r3, #1
 8021b36:	73fb      	strb	r3, [r7, #15]
 8021b38:	e7c7      	b.n	8021aca <_ZN3Led7RainbowEh+0x10>
    }
}
 8021b3a:	bf00      	nop
 8021b3c:	3710      	adds	r7, #16
 8021b3e:	46bd      	mov	sp, r7
 8021b40:	bd80      	pop	{r7, pc}

08021b42 <_ZN3Led14BlinkInterruptEhcc>:

bool Led::BlinkInterrupt(uint8_t times, char color_1, char color_2)
{
 8021b42:	b580      	push	{r7, lr}
 8021b44:	b084      	sub	sp, #16
 8021b46:	af00      	add	r7, sp, #0
 8021b48:	6078      	str	r0, [r7, #4]
 8021b4a:	4608      	mov	r0, r1
 8021b4c:	4611      	mov	r1, r2
 8021b4e:	461a      	mov	r2, r3
 8021b50:	4603      	mov	r3, r0
 8021b52:	70fb      	strb	r3, [r7, #3]
 8021b54:	460b      	mov	r3, r1
 8021b56:	70bb      	strb	r3, [r7, #2]
 8021b58:	4613      	mov	r3, r2
 8021b5a:	707b      	strb	r3, [r7, #1]
    uint8_t count = interrupt_count_;
 8021b5c:	687b      	ldr	r3, [r7, #4]
 8021b5e:	781b      	ldrb	r3, [r3, #0]
 8021b60:	73fb      	strb	r3, [r7, #15]
    uint8_t timer = interrupt_timer_;
 8021b62:	687b      	ldr	r3, [r7, #4]
 8021b64:	785b      	ldrb	r3, [r3, #1]
 8021b66:	73bb      	strb	r3, [r7, #14]
    bool blink_continue = true;
 8021b68:	2301      	movs	r3, #1
 8021b6a:	737b      	strb	r3, [r7, #13]

    if(count < times){
 8021b6c:	7bfa      	ldrb	r2, [r7, #15]
 8021b6e:	78fb      	ldrb	r3, [r7, #3]
 8021b70:	429a      	cmp	r2, r3
 8021b72:	d21d      	bcs.n	8021bb0 <_ZN3Led14BlinkInterruptEhcc+0x6e>
        if(timer < BLINK_INTERVAL_TIMX){
 8021b74:	7bbb      	ldrb	r3, [r7, #14]
 8021b76:	2b27      	cmp	r3, #39	; 0x27
 8021b78:	d808      	bhi.n	8021b8c <_ZN3Led14BlinkInterruptEhcc+0x4a>
            ColorOrder(color_1);
 8021b7a:	78bb      	ldrb	r3, [r7, #2]
 8021b7c:	4619      	mov	r1, r3
 8021b7e:	6878      	ldr	r0, [r7, #4]
 8021b80:	f7ff fe92 	bl	80218a8 <_ZN3Led10ColorOrderEc>
            timer++;
 8021b84:	7bbb      	ldrb	r3, [r7, #14]
 8021b86:	3301      	adds	r3, #1
 8021b88:	73bb      	strb	r3, [r7, #14]
 8021b8a:	e019      	b.n	8021bc0 <_ZN3Led14BlinkInterruptEhcc+0x7e>
        }else if(timer < (BLINK_INTERVAL_TIMX + BLINK_INTERVAL_TIMX)){
 8021b8c:	7bbb      	ldrb	r3, [r7, #14]
 8021b8e:	2b4f      	cmp	r3, #79	; 0x4f
 8021b90:	d808      	bhi.n	8021ba4 <_ZN3Led14BlinkInterruptEhcc+0x62>
            ColorOrder(color_2);
 8021b92:	787b      	ldrb	r3, [r7, #1]
 8021b94:	4619      	mov	r1, r3
 8021b96:	6878      	ldr	r0, [r7, #4]
 8021b98:	f7ff fe86 	bl	80218a8 <_ZN3Led10ColorOrderEc>
            timer++;
 8021b9c:	7bbb      	ldrb	r3, [r7, #14]
 8021b9e:	3301      	adds	r3, #1
 8021ba0:	73bb      	strb	r3, [r7, #14]
 8021ba2:	e00d      	b.n	8021bc0 <_ZN3Led14BlinkInterruptEhcc+0x7e>
        }else{
            count++;
 8021ba4:	7bfb      	ldrb	r3, [r7, #15]
 8021ba6:	3301      	adds	r3, #1
 8021ba8:	73fb      	strb	r3, [r7, #15]
            timer = 0;
 8021baa:	2300      	movs	r3, #0
 8021bac:	73bb      	strb	r3, [r7, #14]
 8021bae:	e007      	b.n	8021bc0 <_ZN3Led14BlinkInterruptEhcc+0x7e>
        }
    }else{
        ColorOrder('X');
 8021bb0:	2158      	movs	r1, #88	; 0x58
 8021bb2:	6878      	ldr	r0, [r7, #4]
 8021bb4:	f7ff fe78 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        count = 0;
 8021bb8:	2300      	movs	r3, #0
 8021bba:	73fb      	strb	r3, [r7, #15]
        blink_continue = false;
 8021bbc:	2300      	movs	r3, #0
 8021bbe:	737b      	strb	r3, [r7, #13]
    }

    interrupt_count_ = count;
 8021bc0:	687b      	ldr	r3, [r7, #4]
 8021bc2:	7bfa      	ldrb	r2, [r7, #15]
 8021bc4:	701a      	strb	r2, [r3, #0]
    interrupt_timer_ = timer;
 8021bc6:	687b      	ldr	r3, [r7, #4]
 8021bc8:	7bba      	ldrb	r2, [r7, #14]
 8021bca:	705a      	strb	r2, [r3, #1]

    return blink_continue;
 8021bcc:	7b7b      	ldrb	r3, [r7, #13]
}
 8021bce:	4618      	mov	r0, r3
 8021bd0:	3710      	adds	r7, #16
 8021bd2:	46bd      	mov	sp, r7
 8021bd4:	bd80      	pop	{r7, pc}

08021bd6 <_ZN3Led14ResetInterruptEv>:

void Led::ResetInterrupt()
{
 8021bd6:	b480      	push	{r7}
 8021bd8:	b083      	sub	sp, #12
 8021bda:	af00      	add	r7, sp, #0
 8021bdc:	6078      	str	r0, [r7, #4]
    interrupt_count_ = 0;
 8021bde:	687b      	ldr	r3, [r7, #4]
 8021be0:	2200      	movs	r2, #0
 8021be2:	701a      	strb	r2, [r3, #0]
    interrupt_timer_ = 0;
 8021be4:	687b      	ldr	r3, [r7, #4]
 8021be6:	2200      	movs	r2, #0
 8021be8:	705a      	strb	r2, [r3, #1]
 8021bea:	bf00      	nop
 8021bec:	370c      	adds	r7, #12
 8021bee:	46bd      	mov	sp, r7
 8021bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021bf4:	4770      	bx	lr

08021bf6 <_ZN10LineSensorC1Ev>:
#include "line_sensor.hpp"

LineSensor::LineSensor() : line_sensors_buff_{0}
 8021bf6:	b580      	push	{r7, lr}
 8021bf8:	b082      	sub	sp, #8
 8021bfa:	af00      	add	r7, sp, #0
 8021bfc:	6078      	str	r0, [r7, #4]
                         , consecutive_line_sensors_buff_{{0}}
                         , max_line_sensors_valu_{0}
                         , min_line_sensors_valu_{0}
                         , line_sensors_valu_{0}
                         , emergency_stop_flag_(false) {}
 8021bfe:	687b      	ldr	r3, [r7, #4]
 8021c00:	461a      	mov	r2, r3
 8021c02:	2300      	movs	r3, #0
 8021c04:	6013      	str	r3, [r2, #0]
 8021c06:	6053      	str	r3, [r2, #4]
 8021c08:	6093      	str	r3, [r2, #8]
 8021c0a:	60d3      	str	r3, [r2, #12]
 8021c0c:	6113      	str	r3, [r2, #16]
 8021c0e:	6153      	str	r3, [r2, #20]
 8021c10:	6193      	str	r3, [r2, #24]
 8021c12:	687b      	ldr	r3, [r7, #4]
 8021c14:	331c      	adds	r3, #28
 8021c16:	f44f 728c 	mov.w	r2, #280	; 0x118
 8021c1a:	2100      	movs	r1, #0
 8021c1c:	4618      	mov	r0, r3
 8021c1e:	f008 fb56 	bl	802a2ce <memset>
 8021c22:	687b      	ldr	r3, [r7, #4]
 8021c24:	f503 739a 	add.w	r3, r3, #308	; 0x134
 8021c28:	2200      	movs	r2, #0
 8021c2a:	601a      	str	r2, [r3, #0]
 8021c2c:	605a      	str	r2, [r3, #4]
 8021c2e:	609a      	str	r2, [r3, #8]
 8021c30:	60da      	str	r2, [r3, #12]
 8021c32:	611a      	str	r2, [r3, #16]
 8021c34:	615a      	str	r2, [r3, #20]
 8021c36:	619a      	str	r2, [r3, #24]
 8021c38:	687b      	ldr	r3, [r7, #4]
 8021c3a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8021c3e:	2200      	movs	r2, #0
 8021c40:	601a      	str	r2, [r3, #0]
 8021c42:	605a      	str	r2, [r3, #4]
 8021c44:	609a      	str	r2, [r3, #8]
 8021c46:	60da      	str	r2, [r3, #12]
 8021c48:	611a      	str	r2, [r3, #16]
 8021c4a:	615a      	str	r2, [r3, #20]
 8021c4c:	619a      	str	r2, [r3, #24]
 8021c4e:	687b      	ldr	r3, [r7, #4]
 8021c50:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8021c54:	2200      	movs	r2, #0
 8021c56:	601a      	str	r2, [r3, #0]
 8021c58:	605a      	str	r2, [r3, #4]
 8021c5a:	609a      	str	r2, [r3, #8]
 8021c5c:	60da      	str	r2, [r3, #12]
 8021c5e:	611a      	str	r2, [r3, #16]
 8021c60:	615a      	str	r2, [r3, #20]
 8021c62:	619a      	str	r2, [r3, #24]
 8021c64:	687b      	ldr	r3, [r7, #4]
 8021c66:	2200      	movs	r2, #0
 8021c68:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
 8021c6c:	687b      	ldr	r3, [r7, #4]
 8021c6e:	4618      	mov	r0, r3
 8021c70:	3708      	adds	r7, #8
 8021c72:	46bd      	mov	sp, r7
 8021c74:	bd80      	pop	{r7, pc}
	...

08021c78 <_ZN10LineSensor4InitEv>:

void LineSensor::Init()
{
 8021c78:	b580      	push	{r7, lr}
 8021c7a:	b082      	sub	sp, #8
 8021c7c:	af00      	add	r7, sp, #0
 8021c7e:	6078      	str	r0, [r7, #4]
    if(HAL_ADC_Start_DMA(&hadc1, (uint32_t *)line_sensors_buff_, NUM_OF_LINE_SENSORS) != HAL_OK)
 8021c80:	687b      	ldr	r3, [r7, #4]
 8021c82:	220e      	movs	r2, #14
 8021c84:	4619      	mov	r1, r3
 8021c86:	4815      	ldr	r0, [pc, #84]	; (8021cdc <_ZN10LineSensor4InitEv+0x64>)
 8021c88:	f004 fb34 	bl	80262f4 <HAL_ADC_Start_DMA>
 8021c8c:	4603      	mov	r3, r0
 8021c8e:	2b00      	cmp	r3, #0
 8021c90:	bf14      	ite	ne
 8021c92:	2301      	movne	r3, #1
 8021c94:	2300      	moveq	r3, #0
 8021c96:	b2db      	uxtb	r3, r3
 8021c98:	2b00      	cmp	r3, #0
 8021c9a:	d004      	beq.n	8021ca6 <_ZN10LineSensor4InitEv+0x2e>
    {
#ifdef DEBUG_MODE
        g_error_handler_adc1 = true;
 8021c9c:	4b10      	ldr	r3, [pc, #64]	; (8021ce0 <_ZN10LineSensor4InitEv+0x68>)
 8021c9e:	2201      	movs	r2, #1
 8021ca0:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

        Error_Handler();
 8021ca2:	f001 febb 	bl	8023a1c <Error_Handler>
    }

    if(HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1) != HAL_OK)
 8021ca6:	2100      	movs	r1, #0
 8021ca8:	480e      	ldr	r0, [pc, #56]	; (8021ce4 <_ZN10LineSensor4InitEv+0x6c>)
 8021caa:	f007 fb23 	bl	80292f4 <HAL_TIM_PWM_Start>
 8021cae:	4603      	mov	r3, r0
 8021cb0:	2b00      	cmp	r3, #0
 8021cb2:	bf14      	ite	ne
 8021cb4:	2301      	movne	r3, #1
 8021cb6:	2300      	moveq	r3, #0
 8021cb8:	b2db      	uxtb	r3, r3
 8021cba:	2b00      	cmp	r3, #0
 8021cbc:	d004      	beq.n	8021cc8 <_ZN10LineSensor4InitEv+0x50>
    {
#ifdef DEBUG_MODE
        g_error_handler_tim11 = true;
 8021cbe:	4b0a      	ldr	r3, [pc, #40]	; (8021ce8 <_ZN10LineSensor4InitEv+0x70>)
 8021cc0:	2201      	movs	r2, #1
 8021cc2:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

        Error_Handler();
 8021cc4:	f001 feaa 	bl	8023a1c <Error_Handler>
    }

    __HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, LINE_SENSORS_LED_COMPARE);
 8021cc8:	4b06      	ldr	r3, [pc, #24]	; (8021ce4 <_ZN10LineSensor4InitEv+0x6c>)
 8021cca:	681b      	ldr	r3, [r3, #0]
 8021ccc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8021cd0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8021cd2:	bf00      	nop
 8021cd4:	3708      	adds	r7, #8
 8021cd6:	46bd      	mov	sp, r7
 8021cd8:	bd80      	pop	{r7, pc}
 8021cda:	bf00      	nop
 8021cdc:	200112f8 	.word	0x200112f8
 8021ce0:	2000026f 	.word	0x2000026f
 8021ce4:	20011340 	.word	0x20011340
 8021ce8:	20000270 	.word	0x20000270

08021cec <_ZN10LineSensor20StoreConsecutiveBuffEv>:

void LineSensor::StoreConsecutiveBuff()
{
 8021cec:	b480      	push	{r7}
 8021cee:	b085      	sub	sp, #20
 8021cf0:	af00      	add	r7, sp, #0
 8021cf2:	6078      	str	r0, [r7, #4]
    static uint8_t times = 0;

    for(int i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8021cf4:	2300      	movs	r3, #0
 8021cf6:	60fb      	str	r3, [r7, #12]
 8021cf8:	68fb      	ldr	r3, [r7, #12]
 8021cfa:	2b0d      	cmp	r3, #13
 8021cfc:	dc16      	bgt.n	8021d2c <_ZN10LineSensor20StoreConsecutiveBuffEv+0x40>
    {
        consecutive_line_sensors_buff_[times][i] = line_sensors_buff_[i];
 8021cfe:	4b15      	ldr	r3, [pc, #84]	; (8021d54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8021d00:	781b      	ldrb	r3, [r3, #0]
 8021d02:	4619      	mov	r1, r3
 8021d04:	687b      	ldr	r3, [r7, #4]
 8021d06:	68fa      	ldr	r2, [r7, #12]
 8021d08:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8021d0c:	687a      	ldr	r2, [r7, #4]
 8021d0e:	460b      	mov	r3, r1
 8021d10:	00db      	lsls	r3, r3, #3
 8021d12:	1a5b      	subs	r3, r3, r1
 8021d14:	005b      	lsls	r3, r3, #1
 8021d16:	68f9      	ldr	r1, [r7, #12]
 8021d18:	440b      	add	r3, r1
 8021d1a:	330c      	adds	r3, #12
 8021d1c:	005b      	lsls	r3, r3, #1
 8021d1e:	4413      	add	r3, r2
 8021d20:	4602      	mov	r2, r0
 8021d22:	809a      	strh	r2, [r3, #4]
    for(int i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8021d24:	68fb      	ldr	r3, [r7, #12]
 8021d26:	3301      	adds	r3, #1
 8021d28:	60fb      	str	r3, [r7, #12]
 8021d2a:	e7e5      	b.n	8021cf8 <_ZN10LineSensor20StoreConsecutiveBuffEv+0xc>
    }

    times++;
 8021d2c:	4b09      	ldr	r3, [pc, #36]	; (8021d54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8021d2e:	781b      	ldrb	r3, [r3, #0]
 8021d30:	3301      	adds	r3, #1
 8021d32:	b2da      	uxtb	r2, r3
 8021d34:	4b07      	ldr	r3, [pc, #28]	; (8021d54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8021d36:	701a      	strb	r2, [r3, #0]
    if(times >= CONSECUTIVE_TIMES) times = 0;
 8021d38:	4b06      	ldr	r3, [pc, #24]	; (8021d54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8021d3a:	781b      	ldrb	r3, [r3, #0]
 8021d3c:	2b09      	cmp	r3, #9
 8021d3e:	d902      	bls.n	8021d46 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x5a>
 8021d40:	4b04      	ldr	r3, [pc, #16]	; (8021d54 <_ZN10LineSensor20StoreConsecutiveBuffEv+0x68>)
 8021d42:	2200      	movs	r2, #0
 8021d44:	701a      	strb	r2, [r3, #0]
}
 8021d46:	bf00      	nop
 8021d48:	3714      	adds	r7, #20
 8021d4a:	46bd      	mov	sp, r7
 8021d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021d50:	4770      	bx	lr
 8021d52:	bf00      	nop
 8021d54:	20000200 	.word	0x20000200

08021d58 <_ZN10LineSensor9MergeSortEPthh>:

void LineSensor::MergeSort(uint16_t array[], uint8_t first_index, uint8_t last_index)
{
 8021d58:	b5b0      	push	{r4, r5, r7, lr}
 8021d5a:	b088      	sub	sp, #32
 8021d5c:	af00      	add	r7, sp, #0
 8021d5e:	60f8      	str	r0, [r7, #12]
 8021d60:	60b9      	str	r1, [r7, #8]
 8021d62:	4611      	mov	r1, r2
 8021d64:	461a      	mov	r2, r3
 8021d66:	460b      	mov	r3, r1
 8021d68:	71fb      	strb	r3, [r7, #7]
 8021d6a:	4613      	mov	r3, r2
 8021d6c:	71bb      	strb	r3, [r7, #6]

    for(i = first_index; i <= last_index; i++)
    {
        if(temp_array[left] < temp_array[right]) array[i] = temp_array[left++];
        else                                     array[i] = temp_array[right--];
    }
 8021d6e:	466b      	mov	r3, sp
 8021d70:	461d      	mov	r5, r3
    if(first_index >= last_index) return;
 8021d72:	79fa      	ldrb	r2, [r7, #7]
 8021d74:	79bb      	ldrb	r3, [r7, #6]
 8021d76:	429a      	cmp	r2, r3
 8021d78:	f080 80ba 	bcs.w	8021ef0 <_ZN10LineSensor9MergeSortEPthh+0x198>
    uint16_t temp_array[last_index+1];
 8021d7c:	79b8      	ldrb	r0, [r7, #6]
 8021d7e:	61b8      	str	r0, [r7, #24]
 8021d80:	4603      	mov	r3, r0
 8021d82:	3301      	adds	r3, #1
 8021d84:	4619      	mov	r1, r3
 8021d86:	f04f 0200 	mov.w	r2, #0
 8021d8a:	f04f 0300 	mov.w	r3, #0
 8021d8e:	f04f 0400 	mov.w	r4, #0
 8021d92:	0114      	lsls	r4, r2, #4
 8021d94:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8021d98:	010b      	lsls	r3, r1, #4
 8021d9a:	4603      	mov	r3, r0
 8021d9c:	3301      	adds	r3, #1
 8021d9e:	4619      	mov	r1, r3
 8021da0:	f04f 0200 	mov.w	r2, #0
 8021da4:	f04f 0300 	mov.w	r3, #0
 8021da8:	f04f 0400 	mov.w	r4, #0
 8021dac:	0114      	lsls	r4, r2, #4
 8021dae:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8021db2:	010b      	lsls	r3, r1, #4
 8021db4:	4603      	mov	r3, r0
 8021db6:	3301      	adds	r3, #1
 8021db8:	005b      	lsls	r3, r3, #1
 8021dba:	3301      	adds	r3, #1
 8021dbc:	3307      	adds	r3, #7
 8021dbe:	08db      	lsrs	r3, r3, #3
 8021dc0:	00db      	lsls	r3, r3, #3
 8021dc2:	ebad 0d03 	sub.w	sp, sp, r3
 8021dc6:	466b      	mov	r3, sp
 8021dc8:	3301      	adds	r3, #1
 8021dca:	085b      	lsrs	r3, r3, #1
 8021dcc:	005b      	lsls	r3, r3, #1
 8021dce:	617b      	str	r3, [r7, #20]
    middle = (first_index + last_index) / 2;
 8021dd0:	79fa      	ldrb	r2, [r7, #7]
 8021dd2:	79bb      	ldrb	r3, [r7, #6]
 8021dd4:	4413      	add	r3, r2
 8021dd6:	0fda      	lsrs	r2, r3, #31
 8021dd8:	4413      	add	r3, r2
 8021dda:	105b      	asrs	r3, r3, #1
 8021ddc:	74fb      	strb	r3, [r7, #19]
    MergeSort(array, first_index, middle);
 8021dde:	7cfb      	ldrb	r3, [r7, #19]
 8021de0:	79fa      	ldrb	r2, [r7, #7]
 8021de2:	68b9      	ldr	r1, [r7, #8]
 8021de4:	68f8      	ldr	r0, [r7, #12]
 8021de6:	f7ff ffb7 	bl	8021d58 <_ZN10LineSensor9MergeSortEPthh>
    MergeSort(array, middle+1, last_index);
 8021dea:	7cfb      	ldrb	r3, [r7, #19]
 8021dec:	3301      	adds	r3, #1
 8021dee:	b2da      	uxtb	r2, r3
 8021df0:	79bb      	ldrb	r3, [r7, #6]
 8021df2:	68b9      	ldr	r1, [r7, #8]
 8021df4:	68f8      	ldr	r0, [r7, #12]
 8021df6:	f7ff ffaf 	bl	8021d58 <_ZN10LineSensor9MergeSortEPthh>
    for(i = middle; i >= first_index; i--)
 8021dfa:	7cfb      	ldrb	r3, [r7, #19]
 8021dfc:	77bb      	strb	r3, [r7, #30]
 8021dfe:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8021e02:	79fb      	ldrb	r3, [r7, #7]
 8021e04:	429a      	cmp	r2, r3
 8021e06:	db11      	blt.n	8021e2c <_ZN10LineSensor9MergeSortEPthh+0xd4>
        temp_array[i] = array[i];
 8021e08:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021e0c:	005b      	lsls	r3, r3, #1
 8021e0e:	68ba      	ldr	r2, [r7, #8]
 8021e10:	4413      	add	r3, r2
 8021e12:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8021e16:	8819      	ldrh	r1, [r3, #0]
 8021e18:	697b      	ldr	r3, [r7, #20]
 8021e1a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for(i = middle; i >= first_index; i--)
 8021e1e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021e22:	b2db      	uxtb	r3, r3
 8021e24:	3b01      	subs	r3, #1
 8021e26:	b2db      	uxtb	r3, r3
 8021e28:	77bb      	strb	r3, [r7, #30]
 8021e2a:	e7e8      	b.n	8021dfe <_ZN10LineSensor9MergeSortEPthh+0xa6>
    for(i = middle+1; i <= last_index; i++)
 8021e2c:	7cfb      	ldrb	r3, [r7, #19]
 8021e2e:	3301      	adds	r3, #1
 8021e30:	b2db      	uxtb	r3, r3
 8021e32:	77bb      	strb	r3, [r7, #30]
 8021e34:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8021e38:	79bb      	ldrb	r3, [r7, #6]
 8021e3a:	429a      	cmp	r2, r3
 8021e3c:	dc17      	bgt.n	8021e6e <_ZN10LineSensor9MergeSortEPthh+0x116>
        temp_array[last_index - (i - (middle+1))] = array[i];
 8021e3e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021e42:	005b      	lsls	r3, r3, #1
 8021e44:	68ba      	ldr	r2, [r7, #8]
 8021e46:	4413      	add	r3, r2
 8021e48:	79b9      	ldrb	r1, [r7, #6]
 8021e4a:	f997 001e 	ldrsb.w	r0, [r7, #30]
 8021e4e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8021e52:	3201      	adds	r2, #1
 8021e54:	1a82      	subs	r2, r0, r2
 8021e56:	1a8a      	subs	r2, r1, r2
 8021e58:	8819      	ldrh	r1, [r3, #0]
 8021e5a:	697b      	ldr	r3, [r7, #20]
 8021e5c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for(i = middle+1; i <= last_index; i++)
 8021e60:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021e64:	b2db      	uxtb	r3, r3
 8021e66:	3301      	adds	r3, #1
 8021e68:	b2db      	uxtb	r3, r3
 8021e6a:	77bb      	strb	r3, [r7, #30]
 8021e6c:	e7e2      	b.n	8021e34 <_ZN10LineSensor9MergeSortEPthh+0xdc>
    left  = first_index;
 8021e6e:	79fb      	ldrb	r3, [r7, #7]
 8021e70:	77fb      	strb	r3, [r7, #31]
    right = last_index;
 8021e72:	79bb      	ldrb	r3, [r7, #6]
 8021e74:	777b      	strb	r3, [r7, #29]
    for(i = first_index; i <= last_index; i++)
 8021e76:	79fb      	ldrb	r3, [r7, #7]
 8021e78:	77bb      	strb	r3, [r7, #30]
 8021e7a:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8021e7e:	79bb      	ldrb	r3, [r7, #6]
 8021e80:	429a      	cmp	r2, r3
 8021e82:	dc33      	bgt.n	8021eec <_ZN10LineSensor9MergeSortEPthh+0x194>
        if(temp_array[left] < temp_array[right]) array[i] = temp_array[left++];
 8021e84:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8021e88:	697b      	ldr	r3, [r7, #20]
 8021e8a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8021e8e:	f997 101d 	ldrsb.w	r1, [r7, #29]
 8021e92:	697b      	ldr	r3, [r7, #20]
 8021e94:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8021e98:	429a      	cmp	r2, r3
 8021e9a:	d210      	bcs.n	8021ebe <_ZN10LineSensor9MergeSortEPthh+0x166>
 8021e9c:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8021ea0:	b2d3      	uxtb	r3, r2
 8021ea2:	3301      	adds	r3, #1
 8021ea4:	b2db      	uxtb	r3, r3
 8021ea6:	77fb      	strb	r3, [r7, #31]
 8021ea8:	4611      	mov	r1, r2
 8021eaa:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021eae:	005b      	lsls	r3, r3, #1
 8021eb0:	68ba      	ldr	r2, [r7, #8]
 8021eb2:	4413      	add	r3, r2
 8021eb4:	697a      	ldr	r2, [r7, #20]
 8021eb6:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8021eba:	801a      	strh	r2, [r3, #0]
 8021ebc:	e00f      	b.n	8021ede <_ZN10LineSensor9MergeSortEPthh+0x186>
        else                                     array[i] = temp_array[right--];
 8021ebe:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8021ec2:	b2d3      	uxtb	r3, r2
 8021ec4:	3b01      	subs	r3, #1
 8021ec6:	b2db      	uxtb	r3, r3
 8021ec8:	777b      	strb	r3, [r7, #29]
 8021eca:	4611      	mov	r1, r2
 8021ecc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021ed0:	005b      	lsls	r3, r3, #1
 8021ed2:	68ba      	ldr	r2, [r7, #8]
 8021ed4:	4413      	add	r3, r2
 8021ed6:	697a      	ldr	r2, [r7, #20]
 8021ed8:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8021edc:	801a      	strh	r2, [r3, #0]
    for(i = first_index; i <= last_index; i++)
 8021ede:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8021ee2:	b2db      	uxtb	r3, r3
 8021ee4:	3301      	adds	r3, #1
 8021ee6:	b2db      	uxtb	r3, r3
 8021ee8:	77bb      	strb	r3, [r7, #30]
 8021eea:	e7c6      	b.n	8021e7a <_ZN10LineSensor9MergeSortEPthh+0x122>
 8021eec:	46ad      	mov	sp, r5
 8021eee:	e001      	b.n	8021ef4 <_ZN10LineSensor9MergeSortEPthh+0x19c>
    if(first_index >= last_index) return;
 8021ef0:	bf00      	nop
 8021ef2:	46ad      	mov	sp, r5
}
 8021ef4:	3720      	adds	r7, #32
 8021ef6:	46bd      	mov	sp, r7
 8021ef8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08021efc <_ZN10LineSensor6UpdateEv>:

void LineSensor::Update()
{
 8021efc:	b590      	push	{r4, r7, lr}
 8021efe:	b08b      	sub	sp, #44	; 0x2c
 8021f00:	af00      	add	r7, sp, #0
 8021f02:	6078      	str	r0, [r7, #4]
    uint8_t i, j;
    uint16_t temp_array[CONSECUTIVE_TIMES];
    uint16_t median, max, min, normalized;
    bool emergency = true;
 8021f04:	2301      	movs	r3, #1
 8021f06:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

    for(i = 0; i < NUM_OF_LINE_SENSORS; i++)
 8021f0a:	2300      	movs	r3, #0
 8021f0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8021f10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8021f14:	2b0d      	cmp	r3, #13
 8021f16:	f200 80c8 	bhi.w	80220aa <_ZN10LineSensor6UpdateEv+0x1ae>
    {
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 8021f1a:	2300      	movs	r3, #0
 8021f1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8021f20:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021f24:	2b09      	cmp	r3, #9
 8021f26:	d81b      	bhi.n	8021f60 <_ZN10LineSensor6UpdateEv+0x64>
        {
            temp_array[j] = consecutive_line_sensors_buff_[j][i];
 8021f28:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8021f2c:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 8021f30:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8021f34:	6878      	ldr	r0, [r7, #4]
 8021f36:	4613      	mov	r3, r2
 8021f38:	00db      	lsls	r3, r3, #3
 8021f3a:	1a9b      	subs	r3, r3, r2
 8021f3c:	005b      	lsls	r3, r3, #1
 8021f3e:	4423      	add	r3, r4
 8021f40:	330c      	adds	r3, #12
 8021f42:	005b      	lsls	r3, r3, #1
 8021f44:	4403      	add	r3, r0
 8021f46:	889a      	ldrh	r2, [r3, #4]
 8021f48:	004b      	lsls	r3, r1, #1
 8021f4a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8021f4e:	440b      	add	r3, r1
 8021f50:	f823 2c20 	strh.w	r2, [r3, #-32]
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 8021f54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021f58:	3301      	adds	r3, #1
 8021f5a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8021f5e:	e7df      	b.n	8021f20 <_ZN10LineSensor6UpdateEv+0x24>
        }

        MergeSort(temp_array, 0, CONSECUTIVE_TIMES-1);
 8021f60:	f107 0108 	add.w	r1, r7, #8
 8021f64:	2309      	movs	r3, #9
 8021f66:	2200      	movs	r2, #0
 8021f68:	6878      	ldr	r0, [r7, #4]
 8021f6a:	f7ff fef5 	bl	8021d58 <_ZN10LineSensor9MergeSortEPthh>
        median = temp_array[HALF_CONSECUTIVE_TIMES];
 8021f6e:	8a7b      	ldrh	r3, [r7, #18]
 8021f70:	83fb      	strh	r3, [r7, #30]

#ifdef DEBUG_MODE
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 8021f72:	2300      	movs	r3, #0
 8021f74:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8021f78:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021f7c:	2b09      	cmp	r3, #9
 8021f7e:	d81a      	bhi.n	8021fb6 <_ZN10LineSensor6UpdateEv+0xba>
        {
            g_consecutive_line_buff[i][j] = temp_array[j];
 8021f80:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021f84:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8021f88:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8021f8c:	005b      	lsls	r3, r3, #1
 8021f8e:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8021f92:	4403      	add	r3, r0
 8021f94:	f833 4c20 	ldrh.w	r4, [r3, #-32]
 8021f98:	4848      	ldr	r0, [pc, #288]	; (80220bc <_ZN10LineSensor6UpdateEv+0x1c0>)
 8021f9a:	4613      	mov	r3, r2
 8021f9c:	009b      	lsls	r3, r3, #2
 8021f9e:	4413      	add	r3, r2
 8021fa0:	005b      	lsls	r3, r3, #1
 8021fa2:	440b      	add	r3, r1
 8021fa4:	4622      	mov	r2, r4
 8021fa6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
        for(j = 0; j < CONSECUTIVE_TIMES; j++)
 8021faa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8021fae:	3301      	adds	r3, #1
 8021fb0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8021fb4:	e7e0      	b.n	8021f78 <_ZN10LineSensor6UpdateEv+0x7c>
        }
#endif // DEBUG_MODE

        max = max_line_sensors_valu_[i];
 8021fb6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8021fba:	687a      	ldr	r2, [r7, #4]
 8021fbc:	3398      	adds	r3, #152	; 0x98
 8021fbe:	005b      	lsls	r3, r3, #1
 8021fc0:	4413      	add	r3, r2
 8021fc2:	889b      	ldrh	r3, [r3, #4]
 8021fc4:	84bb      	strh	r3, [r7, #36]	; 0x24
        min = min_line_sensors_valu_[i];
 8021fc6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8021fca:	687b      	ldr	r3, [r7, #4]
 8021fcc:	32a8      	adds	r2, #168	; 0xa8
 8021fce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8021fd2:	847b      	strh	r3, [r7, #34]	; 0x22
        if(max < median || max == 0) max = median;
 8021fd4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8021fd6:	8bfb      	ldrh	r3, [r7, #30]
 8021fd8:	429a      	cmp	r2, r3
 8021fda:	d302      	bcc.n	8021fe2 <_ZN10LineSensor6UpdateEv+0xe6>
 8021fdc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8021fde:	2b00      	cmp	r3, #0
 8021fe0:	d101      	bne.n	8021fe6 <_ZN10LineSensor6UpdateEv+0xea>
 8021fe2:	8bfb      	ldrh	r3, [r7, #30]
 8021fe4:	84bb      	strh	r3, [r7, #36]	; 0x24
        if(min > median || min == 0) min = median;
 8021fe6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8021fe8:	8bfb      	ldrh	r3, [r7, #30]
 8021fea:	429a      	cmp	r2, r3
 8021fec:	d802      	bhi.n	8021ff4 <_ZN10LineSensor6UpdateEv+0xf8>
 8021fee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8021ff0:	2b00      	cmp	r3, #0
 8021ff2:	d101      	bne.n	8021ff8 <_ZN10LineSensor6UpdateEv+0xfc>
 8021ff4:	8bfb      	ldrh	r3, [r7, #30]
 8021ff6:	847b      	strh	r3, [r7, #34]	; 0x22
        max_line_sensors_valu_[i] = max;
 8021ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8021ffc:	687a      	ldr	r2, [r7, #4]
 8021ffe:	3398      	adds	r3, #152	; 0x98
 8022000:	005b      	lsls	r3, r3, #1
 8022002:	4413      	add	r3, r2
 8022004:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8022006:	809a      	strh	r2, [r3, #4]
        min_line_sensors_valu_[i] = min;
 8022008:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 802200c:	687b      	ldr	r3, [r7, #4]
 802200e:	32a8      	adds	r2, #168	; 0xa8
 8022010:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8022012:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

#ifdef DEBUG_MODE
        g_max_line_valu[i] = max_line_sensors_valu_[i];
 8022016:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802201a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 802201e:	6879      	ldr	r1, [r7, #4]
 8022020:	3398      	adds	r3, #152	; 0x98
 8022022:	005b      	lsls	r3, r3, #1
 8022024:	440b      	add	r3, r1
 8022026:	8899      	ldrh	r1, [r3, #4]
 8022028:	4b25      	ldr	r3, [pc, #148]	; (80220c0 <_ZN10LineSensor6UpdateEv+0x1c4>)
 802202a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        g_min_line_valu[i] = min_line_sensors_valu_[i];
 802202e:	f897 1027 	ldrb.w	r1, [r7, #39]	; 0x27
 8022032:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8022036:	687a      	ldr	r2, [r7, #4]
 8022038:	31a8      	adds	r1, #168	; 0xa8
 802203a:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 802203e:	4a21      	ldr	r2, [pc, #132]	; (80220c4 <_ZN10LineSensor6UpdateEv+0x1c8>)
 8022040:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
#endif // DEBUG_MODE

        if(max > min)
 8022044:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8022046:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8022048:	429a      	cmp	r2, r3
 802204a:	d928      	bls.n	802209e <_ZN10LineSensor6UpdateEv+0x1a2>
        {
            normalized = MAX_NORMALIZED_VALU * (median - min) / (max - min);
 802204c:	8bfa      	ldrh	r2, [r7, #30]
 802204e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8022050:	1ad3      	subs	r3, r2, r3
 8022052:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8022056:	fb02 f203 	mul.w	r2, r2, r3
 802205a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 802205c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 802205e:	1acb      	subs	r3, r1, r3
 8022060:	fb92 f3f3 	sdiv	r3, r2, r3
 8022064:	83bb      	strh	r3, [r7, #28]
            line_sensors_valu_[i] = normalized;
 8022066:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802206a:	687a      	ldr	r2, [r7, #4]
 802206c:	33b4      	adds	r3, #180	; 0xb4
 802206e:	005b      	lsls	r3, r3, #1
 8022070:	4413      	add	r3, r2
 8022072:	8bba      	ldrh	r2, [r7, #28]
 8022074:	809a      	strh	r2, [r3, #4]

#ifdef DEBUG_MODE
            g_line_valu[i] = line_sensors_valu_[i];
 8022076:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802207a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 802207e:	6879      	ldr	r1, [r7, #4]
 8022080:	33b4      	adds	r3, #180	; 0xb4
 8022082:	005b      	lsls	r3, r3, #1
 8022084:	440b      	add	r3, r1
 8022086:	8899      	ldrh	r1, [r3, #4]
 8022088:	4b0f      	ldr	r3, [pc, #60]	; (80220c8 <_ZN10LineSensor6UpdateEv+0x1cc>)
 802208a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif // DEBUG_MODE

            if(normalized < EMERGENCY_STOP_BORDER) emergency = false;
 802208e:	8bbb      	ldrh	r3, [r7, #28]
 8022090:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8022094:	4293      	cmp	r3, r2
 8022096:	d802      	bhi.n	802209e <_ZN10LineSensor6UpdateEv+0x1a2>
 8022098:	2300      	movs	r3, #0
 802209a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    for(i = 0; i < NUM_OF_LINE_SENSORS; i++)
 802209e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80220a2:	3301      	adds	r3, #1
 80220a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80220a8:	e732      	b.n	8021f10 <_ZN10LineSensor6UpdateEv+0x14>
        }
    }
    emergency_stop_flag_ = emergency;
 80220aa:	687b      	ldr	r3, [r7, #4]
 80220ac:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80220b0:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
}
 80220b4:	bf00      	nop
 80220b6:	372c      	adds	r7, #44	; 0x2c
 80220b8:	46bd      	mov	sp, r7
 80220ba:	bd90      	pop	{r4, r7, pc}
 80220bc:	20000278 	.word	0x20000278
 80220c0:	20000390 	.word	0x20000390
 80220c4:	200003ac 	.word	0x200003ac
 80220c8:	200003c8 	.word	0x200003c8

080220cc <_ZN10LineSensor19LeftRightDifferenceEv>:

float LineSensor::LeftRightDifference()
{
 80220cc:	b5b0      	push	{r4, r5, r7, lr}
 80220ce:	b086      	sub	sp, #24
 80220d0:	af00      	add	r7, sp, #0
 80220d2:	6078      	str	r0, [r7, #4]
    uint8_t i;
    uint32_t left = 0, right = 0;
 80220d4:	2300      	movs	r3, #0
 80220d6:	613b      	str	r3, [r7, #16]
 80220d8:	2300      	movs	r3, #0
 80220da:	60fb      	str	r3, [r7, #12]

    for(i = 0; i < HALF_NUM_OF_LINE_SENSORS; i++)
 80220dc:	2300      	movs	r3, #0
 80220de:	75fb      	strb	r3, [r7, #23]
 80220e0:	7dfb      	ldrb	r3, [r7, #23]
 80220e2:	2b06      	cmp	r3, #6
 80220e4:	d80d      	bhi.n	8022102 <_ZN10LineSensor19LeftRightDifferenceEv+0x36>
    {
        left += line_sensors_valu_[i];
 80220e6:	7dfb      	ldrb	r3, [r7, #23]
 80220e8:	687a      	ldr	r2, [r7, #4]
 80220ea:	33b4      	adds	r3, #180	; 0xb4
 80220ec:	005b      	lsls	r3, r3, #1
 80220ee:	4413      	add	r3, r2
 80220f0:	889b      	ldrh	r3, [r3, #4]
 80220f2:	461a      	mov	r2, r3
 80220f4:	693b      	ldr	r3, [r7, #16]
 80220f6:	4413      	add	r3, r2
 80220f8:	613b      	str	r3, [r7, #16]
    for(i = 0; i < HALF_NUM_OF_LINE_SENSORS; i++)
 80220fa:	7dfb      	ldrb	r3, [r7, #23]
 80220fc:	3301      	adds	r3, #1
 80220fe:	75fb      	strb	r3, [r7, #23]
 8022100:	e7ee      	b.n	80220e0 <_ZN10LineSensor19LeftRightDifferenceEv+0x14>
    }
    for(i = HALF_NUM_OF_LINE_SENSORS; i < NUM_OF_LINE_SENSORS; i++)
 8022102:	2307      	movs	r3, #7
 8022104:	75fb      	strb	r3, [r7, #23]
 8022106:	7dfb      	ldrb	r3, [r7, #23]
 8022108:	2b0d      	cmp	r3, #13
 802210a:	d80d      	bhi.n	8022128 <_ZN10LineSensor19LeftRightDifferenceEv+0x5c>
    {
        right += line_sensors_valu_[i];
 802210c:	7dfb      	ldrb	r3, [r7, #23]
 802210e:	687a      	ldr	r2, [r7, #4]
 8022110:	33b4      	adds	r3, #180	; 0xb4
 8022112:	005b      	lsls	r3, r3, #1
 8022114:	4413      	add	r3, r2
 8022116:	889b      	ldrh	r3, [r3, #4]
 8022118:	461a      	mov	r2, r3
 802211a:	68fb      	ldr	r3, [r7, #12]
 802211c:	4413      	add	r3, r2
 802211e:	60fb      	str	r3, [r7, #12]
    for(i = HALF_NUM_OF_LINE_SENSORS; i < NUM_OF_LINE_SENSORS; i++)
 8022120:	7dfb      	ldrb	r3, [r7, #23]
 8022122:	3301      	adds	r3, #1
 8022124:	75fb      	strb	r3, [r7, #23]
 8022126:	e7ee      	b.n	8022106 <_ZN10LineSensor19LeftRightDifferenceEv+0x3a>
    }

#ifdef DEBUG_MODE
    g_line_left = left;
 8022128:	4a11      	ldr	r2, [pc, #68]	; (8022170 <_ZN10LineSensor19LeftRightDifferenceEv+0xa4>)
 802212a:	693b      	ldr	r3, [r7, #16]
 802212c:	6013      	str	r3, [r2, #0]
    g_line_right = right;
 802212e:	4a11      	ldr	r2, [pc, #68]	; (8022174 <_ZN10LineSensor19LeftRightDifferenceEv+0xa8>)
 8022130:	68fb      	ldr	r3, [r7, #12]
 8022132:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    float difference = right * LINE_SENSOR_CORRECTION - left;
 8022134:	68f8      	ldr	r0, [r7, #12]
 8022136:	f7fe f91d 	bl	8020374 <__aeabi_ui2d>
 802213a:	4604      	mov	r4, r0
 802213c:	460d      	mov	r5, r1
 802213e:	6938      	ldr	r0, [r7, #16]
 8022140:	f7fe f918 	bl	8020374 <__aeabi_ui2d>
 8022144:	4602      	mov	r2, r0
 8022146:	460b      	mov	r3, r1
 8022148:	4620      	mov	r0, r4
 802214a:	4629      	mov	r1, r5
 802214c:	f7fd ffd4 	bl	80200f8 <__aeabi_dsub>
 8022150:	4603      	mov	r3, r0
 8022152:	460c      	mov	r4, r1
 8022154:	4618      	mov	r0, r3
 8022156:	4621      	mov	r1, r4
 8022158:	f7fe fc5e 	bl	8020a18 <__aeabi_d2f>
 802215c:	4603      	mov	r3, r0
 802215e:	60bb      	str	r3, [r7, #8]

    return difference;
 8022160:	68bb      	ldr	r3, [r7, #8]
 8022162:	ee07 3a90 	vmov	s15, r3
}
 8022166:	eeb0 0a67 	vmov.f32	s0, s15
 802216a:	3718      	adds	r7, #24
 802216c:	46bd      	mov	sp, r7
 802216e:	bdb0      	pop	{r4, r5, r7, pc}
 8022170:	200003e4 	.word	0x200003e4
 8022174:	200003e8 	.word	0x200003e8

08022178 <_ZN10LineSensor20GetEmergencyStopFlagEv>:

bool LineSensor::GetEmergencyStopFlag()
{
 8022178:	b480      	push	{r7}
 802217a:	b083      	sub	sp, #12
 802217c:	af00      	add	r7, sp, #0
 802217e:	6078      	str	r0, [r7, #4]
    return emergency_stop_flag_;
 8022180:	687b      	ldr	r3, [r7, #4]
 8022182:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
}
 8022186:	4618      	mov	r0, r3
 8022188:	370c      	adds	r7, #12
 802218a:	46bd      	mov	sp, r7
 802218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022190:	4770      	bx	lr
	...

08022194 <_ZN10LineSensor16CheckCalibrationEv>:

bool LineSensor::CheckCalibration()
{
 8022194:	b480      	push	{r7}
 8022196:	b085      	sub	sp, #20
 8022198:	af00      	add	r7, sp, #0
 802219a:	6078      	str	r0, [r7, #4]
    static uint16_t timer = 0;
    static uint16_t pre_max[NUM_OF_LINE_SENSORS] = {0};
    static uint16_t pre_min[NUM_OF_LINE_SENSORS] = {0};
    uint16_t max, min;
    bool result = true;
 802219c:	2301      	movs	r3, #1
 802219e:	73fb      	strb	r3, [r7, #15]

    for(uint8_t i = 0; i < NUM_OF_LINE_SENSORS; i++)
 80221a0:	2300      	movs	r3, #0
 80221a2:	73bb      	strb	r3, [r7, #14]
 80221a4:	7bbb      	ldrb	r3, [r7, #14]
 80221a6:	2b0d      	cmp	r3, #13
 80221a8:	d82d      	bhi.n	8022206 <_ZN10LineSensor16CheckCalibrationEv+0x72>
    {
        max = max_line_sensors_valu_[i];
 80221aa:	7bbb      	ldrb	r3, [r7, #14]
 80221ac:	687a      	ldr	r2, [r7, #4]
 80221ae:	3398      	adds	r3, #152	; 0x98
 80221b0:	005b      	lsls	r3, r3, #1
 80221b2:	4413      	add	r3, r2
 80221b4:	889b      	ldrh	r3, [r3, #4]
 80221b6:	81bb      	strh	r3, [r7, #12]
        min = min_line_sensors_valu_[i];
 80221b8:	7bba      	ldrb	r2, [r7, #14]
 80221ba:	687b      	ldr	r3, [r7, #4]
 80221bc:	32a8      	adds	r2, #168	; 0xa8
 80221be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80221c2:	817b      	strh	r3, [r7, #10]

        if(pre_max[i] != max)      result = false;
 80221c4:	7bbb      	ldrb	r3, [r7, #14]
 80221c6:	4a1e      	ldr	r2, [pc, #120]	; (8022240 <_ZN10LineSensor16CheckCalibrationEv+0xac>)
 80221c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80221cc:	89ba      	ldrh	r2, [r7, #12]
 80221ce:	429a      	cmp	r2, r3
 80221d0:	d002      	beq.n	80221d8 <_ZN10LineSensor16CheckCalibrationEv+0x44>
 80221d2:	2300      	movs	r3, #0
 80221d4:	73fb      	strb	r3, [r7, #15]
 80221d6:	e008      	b.n	80221ea <_ZN10LineSensor16CheckCalibrationEv+0x56>
        else if(pre_min[i] != min) result = false;
 80221d8:	7bbb      	ldrb	r3, [r7, #14]
 80221da:	4a1a      	ldr	r2, [pc, #104]	; (8022244 <_ZN10LineSensor16CheckCalibrationEv+0xb0>)
 80221dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80221e0:	897a      	ldrh	r2, [r7, #10]
 80221e2:	429a      	cmp	r2, r3
 80221e4:	d001      	beq.n	80221ea <_ZN10LineSensor16CheckCalibrationEv+0x56>
 80221e6:	2300      	movs	r3, #0
 80221e8:	73fb      	strb	r3, [r7, #15]

        pre_max[i] = max;
 80221ea:	7bbb      	ldrb	r3, [r7, #14]
 80221ec:	4914      	ldr	r1, [pc, #80]	; (8022240 <_ZN10LineSensor16CheckCalibrationEv+0xac>)
 80221ee:	89ba      	ldrh	r2, [r7, #12]
 80221f0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        pre_min[i] = min;
 80221f4:	7bbb      	ldrb	r3, [r7, #14]
 80221f6:	4913      	ldr	r1, [pc, #76]	; (8022244 <_ZN10LineSensor16CheckCalibrationEv+0xb0>)
 80221f8:	897a      	ldrh	r2, [r7, #10]
 80221fa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for(uint8_t i = 0; i < NUM_OF_LINE_SENSORS; i++)
 80221fe:	7bbb      	ldrb	r3, [r7, #14]
 8022200:	3301      	adds	r3, #1
 8022202:	73bb      	strb	r3, [r7, #14]
 8022204:	e7ce      	b.n	80221a4 <_ZN10LineSensor16CheckCalibrationEv+0x10>
    }

    if(result)
 8022206:	7bfb      	ldrb	r3, [r7, #15]
 8022208:	2b00      	cmp	r3, #0
 802220a:	d00e      	beq.n	802222a <_ZN10LineSensor16CheckCalibrationEv+0x96>
    {
        if(timer < CALIBRATION_SUCCESS_TIME)
 802220c:	4b0e      	ldr	r3, [pc, #56]	; (8022248 <_ZN10LineSensor16CheckCalibrationEv+0xb4>)
 802220e:	881b      	ldrh	r3, [r3, #0]
 8022210:	f240 52db 	movw	r2, #1499	; 0x5db
 8022214:	4293      	cmp	r3, r2
 8022216:	d80b      	bhi.n	8022230 <_ZN10LineSensor16CheckCalibrationEv+0x9c>
        {
            timer++;
 8022218:	4b0b      	ldr	r3, [pc, #44]	; (8022248 <_ZN10LineSensor16CheckCalibrationEv+0xb4>)
 802221a:	881b      	ldrh	r3, [r3, #0]
 802221c:	3301      	adds	r3, #1
 802221e:	b29a      	uxth	r2, r3
 8022220:	4b09      	ldr	r3, [pc, #36]	; (8022248 <_ZN10LineSensor16CheckCalibrationEv+0xb4>)
 8022222:	801a      	strh	r2, [r3, #0]
            result = false;
 8022224:	2300      	movs	r3, #0
 8022226:	73fb      	strb	r3, [r7, #15]
 8022228:	e002      	b.n	8022230 <_ZN10LineSensor16CheckCalibrationEv+0x9c>
        }
    }
    else timer = 0;
 802222a:	4b07      	ldr	r3, [pc, #28]	; (8022248 <_ZN10LineSensor16CheckCalibrationEv+0xb4>)
 802222c:	2200      	movs	r2, #0
 802222e:	801a      	strh	r2, [r3, #0]
    
    return result;
 8022230:	7bfb      	ldrb	r3, [r7, #15]
}
 8022232:	4618      	mov	r0, r3
 8022234:	3714      	adds	r7, #20
 8022236:	46bd      	mov	sp, r7
 8022238:	f85d 7b04 	ldr.w	r7, [sp], #4
 802223c:	4770      	bx	lr
 802223e:	bf00      	nop
 8022240:	20000204 	.word	0x20000204
 8022244:	20000220 	.word	0x20000220
 8022248:	20000202 	.word	0x20000202

0802224c <_ZN9LineTraceC1EP10LineSensor>:
#include "line_trace.hpp"

LineTrace::LineTrace(LineSensor *line_sensor) : integral_error_(0)
 802224c:	b480      	push	{r7}
 802224e:	b083      	sub	sp, #12
 8022250:	af00      	add	r7, sp, #0
 8022252:	6078      	str	r0, [r7, #4]
 8022254:	6039      	str	r1, [r7, #0]
 8022256:	687b      	ldr	r3, [r7, #4]
 8022258:	f04f 0200 	mov.w	r2, #0
 802225c:	601a      	str	r2, [r3, #0]
{
    line_sensor_ = line_sensor;
 802225e:	687b      	ldr	r3, [r7, #4]
 8022260:	683a      	ldr	r2, [r7, #0]
 8022262:	605a      	str	r2, [r3, #4]
}
 8022264:	687b      	ldr	r3, [r7, #4]
 8022266:	4618      	mov	r0, r3
 8022268:	370c      	adds	r7, #12
 802226a:	46bd      	mov	sp, r7
 802226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022270:	4770      	bx	lr
	...

08022274 <_ZN9LineTrace13LineTraceOnlyEv>:

float LineTrace::LineTraceOnly()
{
 8022274:	b580      	push	{r7, lr}
 8022276:	b086      	sub	sp, #24
 8022278:	af00      	add	r7, sp, #0
 802227a:	6078      	str	r0, [r7, #4]
    float p_gain = LINE_ONLY_P_GAIN;
 802227c:	4b0b      	ldr	r3, [pc, #44]	; (80222ac <_ZN9LineTrace13LineTraceOnlyEv+0x38>)
 802227e:	617b      	str	r3, [r7, #20]
    float i_gain = LINE_ONLY_I_GAIN;
 8022280:	f04f 0300 	mov.w	r3, #0
 8022284:	613b      	str	r3, [r7, #16]
    float d_gain = LINE_ONLY_D_GAIN;
 8022286:	f04f 0300 	mov.w	r3, #0
 802228a:	60fb      	str	r3, [r7, #12]

    return PidControl(p_gain, i_gain, d_gain);
 802228c:	ed97 1a03 	vldr	s2, [r7, #12]
 8022290:	edd7 0a04 	vldr	s1, [r7, #16]
 8022294:	ed97 0a05 	vldr	s0, [r7, #20]
 8022298:	6878      	ldr	r0, [r7, #4]
 802229a:	f000 f851 	bl	8022340 <_ZN9LineTrace10PidControlEfff>
 802229e:	eef0 7a40 	vmov.f32	s15, s0
}
 80222a2:	eeb0 0a67 	vmov.f32	s0, s15
 80222a6:	3718      	adds	r7, #24
 80222a8:	46bd      	mov	sp, r7
 80222aa:	bd80      	pop	{r7, pc}
 80222ac:	38d1b717 	.word	0x38d1b717

080222b0 <_ZN9LineTrace16DeterminePidGainEf>:

float LineTrace::DeterminePidGain(float target_velocity)
{
 80222b0:	b580      	push	{r7, lr}
 80222b2:	b086      	sub	sp, #24
 80222b4:	af00      	add	r7, sp, #0
 80222b6:	6078      	str	r0, [r7, #4]
 80222b8:	ed87 0a00 	vstr	s0, [r7]
    float p_gain, i_gain, d_gain;

    if(target_velocity < TARGET_VELOCITY_0)
 80222bc:	edd7 7a00 	vldr	s15, [r7]
 80222c0:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80222c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80222c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80222cc:	d507      	bpl.n	80222de <_ZN9LineTrace16DeterminePidGainEf+0x2e>
    {
        p_gain = LINE_P_GAIN_0;
 80222ce:	4b1a      	ldr	r3, [pc, #104]	; (8022338 <_ZN9LineTrace16DeterminePidGainEf+0x88>)
 80222d0:	617b      	str	r3, [r7, #20]
        i_gain = LINE_I_GAIN_0;
 80222d2:	f04f 0300 	mov.w	r3, #0
 80222d6:	613b      	str	r3, [r7, #16]
        d_gain = LINE_D_GAIN_0;
 80222d8:	4b18      	ldr	r3, [pc, #96]	; (802233c <_ZN9LineTrace16DeterminePidGainEf+0x8c>)
 80222da:	60fb      	str	r3, [r7, #12]
 80222dc:	e01b      	b.n	8022316 <_ZN9LineTrace16DeterminePidGainEf+0x66>
    }
    else if(target_velocity < TARGET_VELOCITY_1)
 80222de:	edd7 7a00 	vldr	s15, [r7]
 80222e2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80222e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80222ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80222ee:	d509      	bpl.n	8022304 <_ZN9LineTrace16DeterminePidGainEf+0x54>
    {
        p_gain = LINE_P_GAIN_1;
 80222f0:	f04f 0300 	mov.w	r3, #0
 80222f4:	617b      	str	r3, [r7, #20]
        i_gain = LINE_I_GAIN_1;
 80222f6:	f04f 0300 	mov.w	r3, #0
 80222fa:	613b      	str	r3, [r7, #16]
        d_gain = LINE_D_GAIN_1;
 80222fc:	f04f 0300 	mov.w	r3, #0
 8022300:	60fb      	str	r3, [r7, #12]
 8022302:	e008      	b.n	8022316 <_ZN9LineTrace16DeterminePidGainEf+0x66>
    }
    else // Error handler
    {
        p_gain = 0;
 8022304:	f04f 0300 	mov.w	r3, #0
 8022308:	617b      	str	r3, [r7, #20]
        i_gain = 0;
 802230a:	f04f 0300 	mov.w	r3, #0
 802230e:	613b      	str	r3, [r7, #16]
        d_gain = 0;
 8022310:	f04f 0300 	mov.w	r3, #0
 8022314:	60fb      	str	r3, [r7, #12]
    }

    return PidControl(p_gain, i_gain, d_gain);
 8022316:	ed97 1a03 	vldr	s2, [r7, #12]
 802231a:	edd7 0a04 	vldr	s1, [r7, #16]
 802231e:	ed97 0a05 	vldr	s0, [r7, #20]
 8022322:	6878      	ldr	r0, [r7, #4]
 8022324:	f000 f80c 	bl	8022340 <_ZN9LineTrace10PidControlEfff>
 8022328:	eef0 7a40 	vmov.f32	s15, s0
}
 802232c:	eeb0 0a67 	vmov.f32	s0, s15
 8022330:	3718      	adds	r7, #24
 8022332:	46bd      	mov	sp, r7
 8022334:	bd80      	pop	{r7, pc}
 8022336:	bf00      	nop
 8022338:	3916feb5 	.word	0x3916feb5
 802233c:	3693a3b6 	.word	0x3693a3b6

08022340 <_ZN9LineTrace10PidControlEfff>:

float LineTrace::PidControl(float p_gain, float i_gain, float d_gain)
{
 8022340:	b590      	push	{r4, r7, lr}
 8022342:	b08b      	sub	sp, #44	; 0x2c
 8022344:	af00      	add	r7, sp, #0
 8022346:	60f8      	str	r0, [r7, #12]
 8022348:	ed87 0a02 	vstr	s0, [r7, #8]
 802234c:	edc7 0a01 	vstr	s1, [r7, #4]
 8022350:	ed87 1a00 	vstr	s2, [r7]
    static float pre_error = line_sensor_->LeftRightDifference();
 8022354:	4b52      	ldr	r3, [pc, #328]	; (80224a0 <_ZN9LineTrace10PidControlEfff+0x160>)
 8022356:	781b      	ldrb	r3, [r3, #0]
 8022358:	f3bf 8f5b 	dmb	ish
 802235c:	b2db      	uxtb	r3, r3
 802235e:	f003 0301 	and.w	r3, r3, #1
 8022362:	2b00      	cmp	r3, #0
 8022364:	bf0c      	ite	eq
 8022366:	2301      	moveq	r3, #1
 8022368:	2300      	movne	r3, #0
 802236a:	b2db      	uxtb	r3, r3
 802236c:	2b00      	cmp	r3, #0
 802236e:	d017      	beq.n	80223a0 <_ZN9LineTrace10PidControlEfff+0x60>
 8022370:	484b      	ldr	r0, [pc, #300]	; (80224a0 <_ZN9LineTrace10PidControlEfff+0x160>)
 8022372:	f007 ff67 	bl	802a244 <__cxa_guard_acquire>
 8022376:	4603      	mov	r3, r0
 8022378:	2b00      	cmp	r3, #0
 802237a:	bf14      	ite	ne
 802237c:	2301      	movne	r3, #1
 802237e:	2300      	moveq	r3, #0
 8022380:	b2db      	uxtb	r3, r3
 8022382:	2b00      	cmp	r3, #0
 8022384:	d00c      	beq.n	80223a0 <_ZN9LineTrace10PidControlEfff+0x60>
 8022386:	68fb      	ldr	r3, [r7, #12]
 8022388:	685b      	ldr	r3, [r3, #4]
 802238a:	4618      	mov	r0, r3
 802238c:	f7ff fe9e 	bl	80220cc <_ZN10LineSensor19LeftRightDifferenceEv>
 8022390:	eef0 7a40 	vmov.f32	s15, s0
 8022394:	4b43      	ldr	r3, [pc, #268]	; (80224a4 <_ZN9LineTrace10PidControlEfff+0x164>)
 8022396:	edc3 7a00 	vstr	s15, [r3]
 802239a:	4841      	ldr	r0, [pc, #260]	; (80224a0 <_ZN9LineTrace10PidControlEfff+0x160>)
 802239c:	f007 ff5e 	bl	802a25c <__cxa_guard_release>
    float error, differential_error, integral_error;
    float p, d, i;

    error = line_sensor_->LeftRightDifference();
 80223a0:	68fb      	ldr	r3, [r7, #12]
 80223a2:	685b      	ldr	r3, [r3, #4]
 80223a4:	4618      	mov	r0, r3
 80223a6:	f7ff fe91 	bl	80220cc <_ZN10LineSensor19LeftRightDifferenceEv>
 80223aa:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
    differential_error = (error - pre_error) / TIM6_PERIOD_S;
 80223ae:	4b3d      	ldr	r3, [pc, #244]	; (80224a4 <_ZN9LineTrace10PidControlEfff+0x164>)
 80223b0:	edd3 7a00 	vldr	s15, [r3]
 80223b4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80223b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80223bc:	ee17 0a90 	vmov	r0, s15
 80223c0:	f7fd fffa 	bl	80203b8 <__aeabi_f2d>
 80223c4:	a334      	add	r3, pc, #208	; (adr r3, 8022498 <_ZN9LineTrace10PidControlEfff+0x158>)
 80223c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80223ca:	f7fe f977 	bl	80206bc <__aeabi_ddiv>
 80223ce:	4603      	mov	r3, r0
 80223d0:	460c      	mov	r4, r1
 80223d2:	4618      	mov	r0, r3
 80223d4:	4621      	mov	r1, r4
 80223d6:	f7fe fb1f 	bl	8020a18 <__aeabi_d2f>
 80223da:	4603      	mov	r3, r0
 80223dc:	623b      	str	r3, [r7, #32]
    integral_error = (error + pre_error) / 2.0 * TIM6_PERIOD_S;
 80223de:	4b31      	ldr	r3, [pc, #196]	; (80224a4 <_ZN9LineTrace10PidControlEfff+0x164>)
 80223e0:	ed93 7a00 	vldr	s14, [r3]
 80223e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80223e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80223ec:	ee17 0a90 	vmov	r0, s15
 80223f0:	f7fd ffe2 	bl	80203b8 <__aeabi_f2d>
 80223f4:	f04f 0200 	mov.w	r2, #0
 80223f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80223fc:	f7fe f95e 	bl	80206bc <__aeabi_ddiv>
 8022400:	4603      	mov	r3, r0
 8022402:	460c      	mov	r4, r1
 8022404:	4618      	mov	r0, r3
 8022406:	4621      	mov	r1, r4
 8022408:	a323      	add	r3, pc, #140	; (adr r3, 8022498 <_ZN9LineTrace10PidControlEfff+0x158>)
 802240a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802240e:	f7fe f82b 	bl	8020468 <__aeabi_dmul>
 8022412:	4603      	mov	r3, r0
 8022414:	460c      	mov	r4, r1
 8022416:	4618      	mov	r0, r3
 8022418:	4621      	mov	r1, r4
 802241a:	f7fe fafd 	bl	8020a18 <__aeabi_d2f>
 802241e:	4603      	mov	r3, r0
 8022420:	61fb      	str	r3, [r7, #28]
    SetIntegralError(integral_error);
 8022422:	ed97 0a07 	vldr	s0, [r7, #28]
 8022426:	68f8      	ldr	r0, [r7, #12]
 8022428:	f000 f844 	bl	80224b4 <_ZN9LineTrace16SetIntegralErrorEf>

    p = p_gain * error;
 802242c:	ed97 7a02 	vldr	s14, [r7, #8]
 8022430:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8022434:	ee67 7a27 	vmul.f32	s15, s14, s15
 8022438:	edc7 7a06 	vstr	s15, [r7, #24]
    d = d_gain * differential_error;
 802243c:	ed97 7a00 	vldr	s14, [r7]
 8022440:	edd7 7a08 	vldr	s15, [r7, #32]
 8022444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8022448:	edc7 7a05 	vstr	s15, [r7, #20]
    i = i_gain * integral_error_;
 802244c:	68fb      	ldr	r3, [r7, #12]
 802244e:	edd3 7a00 	vldr	s15, [r3]
 8022452:	ed97 7a01 	vldr	s14, [r7, #4]
 8022456:	ee67 7a27 	vmul.f32	s15, s14, s15
 802245a:	edc7 7a04 	vstr	s15, [r7, #16]

#ifdef DEBUG_MODE
    g_trace_p = p;
 802245e:	4a12      	ldr	r2, [pc, #72]	; (80224a8 <_ZN9LineTrace10PidControlEfff+0x168>)
 8022460:	69bb      	ldr	r3, [r7, #24]
 8022462:	6013      	str	r3, [r2, #0]
    g_trace_d = d;
 8022464:	4a11      	ldr	r2, [pc, #68]	; (80224ac <_ZN9LineTrace10PidControlEfff+0x16c>)
 8022466:	697b      	ldr	r3, [r7, #20]
 8022468:	6013      	str	r3, [r2, #0]
    g_trace_i = i;
 802246a:	4a11      	ldr	r2, [pc, #68]	; (80224b0 <_ZN9LineTrace10PidControlEfff+0x170>)
 802246c:	693b      	ldr	r3, [r7, #16]
 802246e:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    pre_error = error;
 8022470:	4a0c      	ldr	r2, [pc, #48]	; (80224a4 <_ZN9LineTrace10PidControlEfff+0x164>)
 8022472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8022474:	6013      	str	r3, [r2, #0]

    return p + d + i;
 8022476:	ed97 7a06 	vldr	s14, [r7, #24]
 802247a:	edd7 7a05 	vldr	s15, [r7, #20]
 802247e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8022482:	edd7 7a04 	vldr	s15, [r7, #16]
 8022486:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 802248a:	eeb0 0a67 	vmov.f32	s0, s15
 802248e:	372c      	adds	r7, #44	; 0x2c
 8022490:	46bd      	mov	sp, r7
 8022492:	bd90      	pop	{r4, r7, pc}
 8022494:	f3af 8000 	nop.w
 8022498:	47ae147b 	.word	0x47ae147b
 802249c:	3f547ae1 	.word	0x3f547ae1
 80224a0:	20000240 	.word	0x20000240
 80224a4:	2000023c 	.word	0x2000023c
 80224a8:	20000438 	.word	0x20000438
 80224ac:	20000440 	.word	0x20000440
 80224b0:	2000043c 	.word	0x2000043c

080224b4 <_ZN9LineTrace16SetIntegralErrorEf>:

void LineTrace::SetIntegralError(float integral_error)
{
 80224b4:	b480      	push	{r7}
 80224b6:	b083      	sub	sp, #12
 80224b8:	af00      	add	r7, sp, #0
 80224ba:	6078      	str	r0, [r7, #4]
 80224bc:	ed87 0a00 	vstr	s0, [r7]
    integral_error_ += integral_error;
 80224c0:	687b      	ldr	r3, [r7, #4]
 80224c2:	ed93 7a00 	vldr	s14, [r3]
 80224c6:	edd7 7a00 	vldr	s15, [r7]
 80224ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80224ce:	687b      	ldr	r3, [r7, #4]
 80224d0:	edc3 7a00 	vstr	s15, [r3]
}
 80224d4:	bf00      	nop
 80224d6:	370c      	adds	r7, #12
 80224d8:	46bd      	mov	sp, r7
 80224da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80224de:	4770      	bx	lr

080224e0 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 80224e0:	b480      	push	{r7}
 80224e2:	b083      	sub	sp, #12
 80224e4:	af00      	add	r7, sp, #0
 80224e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80224ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80224ee:	eef0 7ae7 	vabs.f32	s15, s15
 80224f2:	eeb0 0a67 	vmov.f32	s0, s15
 80224f6:	370c      	adds	r7, #12
 80224f8:	46bd      	mov	sp, r7
 80224fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80224fe:	4770      	bx	lr

08022500 <_ZN6LoggerC1EP7EncoderP5FlashP3LedP3ImuP10SideSensor>:
#include "logger.hpp"
#include "declare_extern.h"
#include <math.h>

Logger::Logger(Encoder *encoder,
 8022500:	b480      	push	{r7}
 8022502:	b085      	sub	sp, #20
 8022504:	af00      	add	r7, sp, #0
 8022506:	60f8      	str	r0, [r7, #12]
 8022508:	60b9      	str	r1, [r7, #8]
 802250a:	607a      	str	r2, [r7, #4]
 802250c:	603b      	str	r3, [r7, #0]
                   , success_emergency_code_store_(false)
                   , logging_radian_buff_(0)
                   , loading_now_address_(0)
                   , uncorrected_address_buff_(0)
                   , logging_now_address_(0)
                   , target_velocity_(MIN_VELOCITY)
 802250e:	68fb      	ldr	r3, [r7, #12]
 8022510:	2200      	movs	r2, #0
 8022512:	701a      	strb	r2, [r3, #0]
 8022514:	68fb      	ldr	r3, [r7, #12]
 8022516:	2200      	movs	r2, #0
 8022518:	705a      	strb	r2, [r3, #1]
 802251a:	68fb      	ldr	r3, [r7, #12]
 802251c:	f04f 0200 	mov.w	r2, #0
 8022520:	605a      	str	r2, [r3, #4]
 8022522:	68fb      	ldr	r3, [r7, #12]
 8022524:	2200      	movs	r2, #0
 8022526:	811a      	strh	r2, [r3, #8]
 8022528:	68fb      	ldr	r3, [r7, #12]
 802252a:	2200      	movs	r2, #0
 802252c:	815a      	strh	r2, [r3, #10]
 802252e:	68fb      	ldr	r3, [r7, #12]
 8022530:	2200      	movs	r2, #0
 8022532:	819a      	strh	r2, [r3, #12]
 8022534:	68fb      	ldr	r3, [r7, #12]
 8022536:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 802253a:	611a      	str	r2, [r3, #16]
{
    encoder_ = encoder;
 802253c:	68fb      	ldr	r3, [r7, #12]
 802253e:	68ba      	ldr	r2, [r7, #8]
 8022540:	615a      	str	r2, [r3, #20]
    flash_ = flash;
 8022542:	68fb      	ldr	r3, [r7, #12]
 8022544:	687a      	ldr	r2, [r7, #4]
 8022546:	619a      	str	r2, [r3, #24]
    led_ = led;
 8022548:	68fb      	ldr	r3, [r7, #12]
 802254a:	683a      	ldr	r2, [r7, #0]
 802254c:	61da      	str	r2, [r3, #28]
    imu_ = imu;
 802254e:	68fb      	ldr	r3, [r7, #12]
 8022550:	69ba      	ldr	r2, [r7, #24]
 8022552:	621a      	str	r2, [r3, #32]
    side_sensor_ = side_sensor;
 8022554:	68fb      	ldr	r3, [r7, #12]
 8022556:	69fa      	ldr	r2, [r7, #28]
 8022558:	625a      	str	r2, [r3, #36]	; 0x24
}
 802255a:	68fb      	ldr	r3, [r7, #12]
 802255c:	4618      	mov	r0, r3
 802255e:	3714      	adds	r7, #20
 8022560:	46bd      	mov	sp, r7
 8022562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022566:	4770      	bx	lr

08022568 <_ZN6Logger7LoggingEv>:

void Logger::Logging()
{
 8022568:	b580      	push	{r7, lr}
 802256a:	b084      	sub	sp, #16
 802256c:	af00      	add	r7, sp, #0
 802256e:	6078      	str	r0, [r7, #4]
    float distance = encoder_->GetDistanceStack();
 8022570:	687b      	ldr	r3, [r7, #4]
 8022572:	695b      	ldr	r3, [r3, #20]
 8022574:	4618      	mov	r0, r3
 8022576:	f7fe fd0c 	bl	8020f92 <_ZN7Encoder16GetDistanceStackEv>
 802257a:	ed87 0a03 	vstr	s0, [r7, #12]
    if(distance < LOGGING_CONST_DISTANCE) return;
 802257e:	edd7 7a03 	vldr	s15, [r7, #12]
 8022582:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8022586:	eef4 7ac7 	vcmpe.f32	s15, s14
 802258a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802258e:	d43f      	bmi.n	8022610 <_ZN6Logger7LoggingEv+0xa8>
    encoder_->ResetDistanceStack();
 8022590:	687b      	ldr	r3, [r7, #4]
 8022592:	695b      	ldr	r3, [r3, #20]
 8022594:	4618      	mov	r0, r3
 8022596:	f7fe fcdf 	bl	8020f58 <_ZN7Encoder18ResetDistanceStackEv>

    uint8_t result = StoreDistanceLog(distance);
 802259a:	ed97 0a03 	vldr	s0, [r7, #12]
 802259e:	6878      	ldr	r0, [r7, #4]
 80225a0:	f000 f846 	bl	8022630 <_ZN6Logger16StoreDistanceLogEf>
 80225a4:	4603      	mov	r3, r0
 80225a6:	72fb      	strb	r3, [r7, #11]
#ifdef DEBUG_MODE
    g_store_distance = result;
 80225a8:	4a1b      	ldr	r2, [pc, #108]	; (8022618 <_ZN6Logger7LoggingEv+0xb0>)
 80225aa:	7afb      	ldrb	r3, [r7, #11]
 80225ac:	7013      	strb	r3, [r2, #0]
#endif // DEBUG_MODE
    CheckLoggingSuccess(ERROR_CODE_STORE_DISTANCE, result);
 80225ae:	7afb      	ldrb	r3, [r7, #11]
 80225b0:	461a      	mov	r2, r3
 80225b2:	491a      	ldr	r1, [pc, #104]	; (802261c <_ZN6Logger7LoggingEv+0xb4>)
 80225b4:	6878      	ldr	r0, [r7, #4]
 80225b6:	f000 fa53 	bl	8022a60 <_ZN6Logger19CheckLoggingSuccessEmh>

    result = StoreRadianLog();
 80225ba:	6878      	ldr	r0, [r7, #4]
 80225bc:	f000 f87a 	bl	80226b4 <_ZN6Logger14StoreRadianLogEv>
 80225c0:	4603      	mov	r3, r0
 80225c2:	72fb      	strb	r3, [r7, #11]
#ifdef DEBUG_MODE
    g_store_radian = result;
 80225c4:	4a16      	ldr	r2, [pc, #88]	; (8022620 <_ZN6Logger7LoggingEv+0xb8>)
 80225c6:	7afb      	ldrb	r3, [r7, #11]
 80225c8:	7013      	strb	r3, [r2, #0]
#endif // DEBUG_MODE
    CheckLoggingSuccess(ERROR_CODE_STORE_RADIAN, result);
 80225ca:	7afb      	ldrb	r3, [r7, #11]
 80225cc:	461a      	mov	r2, r3
 80225ce:	4915      	ldr	r1, [pc, #84]	; (8022624 <_ZN6Logger7LoggingEv+0xbc>)
 80225d0:	6878      	ldr	r0, [r7, #4]
 80225d2:	f000 fa45 	bl	8022a60 <_ZN6Logger19CheckLoggingSuccessEmh>

    result = StoreVariousLog();
 80225d6:	6878      	ldr	r0, [r7, #4]
 80225d8:	f000 f90a 	bl	80227f0 <_ZN6Logger15StoreVariousLogEv>
 80225dc:	4603      	mov	r3, r0
 80225de:	72fb      	strb	r3, [r7, #11]
#ifdef DEBUG_MODE
    g_store_various = result;
 80225e0:	4a11      	ldr	r2, [pc, #68]	; (8022628 <_ZN6Logger7LoggingEv+0xc0>)
 80225e2:	7afb      	ldrb	r3, [r7, #11]
 80225e4:	7013      	strb	r3, [r2, #0]
#endif // DEBUG_MODE
    CheckLoggingSuccess(ERROR_CODE_STORE_VARIOUS, result);
 80225e6:	7afb      	ldrb	r3, [r7, #11]
 80225e8:	461a      	mov	r2, r3
 80225ea:	4910      	ldr	r1, [pc, #64]	; (802262c <_ZN6Logger7LoggingEv+0xc4>)
 80225ec:	6878      	ldr	r0, [r7, #4]
 80225ee:	f000 fa37 	bl	8022a60 <_ZN6Logger19CheckLoggingSuccessEmh>

    DistanceCorrection(distance);
 80225f2:	ed97 0a03 	vldr	s0, [r7, #12]
 80225f6:	6878      	ldr	r0, [r7, #4]
 80225f8:	f000 f9b8 	bl	802296c <_ZN6Logger18DistanceCorrectionEf>

    LoggingAccelPosition();
 80225fc:	6878      	ldr	r0, [r7, #4]
 80225fe:	f000 fa85 	bl	8022b0c <_ZN6Logger20LoggingAccelPositionEv>

    logging_now_address_++;
 8022602:	687b      	ldr	r3, [r7, #4]
 8022604:	899b      	ldrh	r3, [r3, #12]
 8022606:	3301      	adds	r3, #1
 8022608:	b29a      	uxth	r2, r3
 802260a:	687b      	ldr	r3, [r7, #4]
 802260c:	819a      	strh	r2, [r3, #12]
 802260e:	e000      	b.n	8022612 <_ZN6Logger7LoggingEv+0xaa>
    if(distance < LOGGING_CONST_DISTANCE) return;
 8022610:	bf00      	nop
}
 8022612:	3710      	adds	r7, #16
 8022614:	46bd      	mov	sp, r7
 8022616:	bd80      	pop	{r7, pc}
 8022618:	20000269 	.word	0x20000269
 802261c:	08018000 	.word	0x08018000
 8022620:	2000026a 	.word	0x2000026a
 8022624:	08018100 	.word	0x08018100
 8022628:	2000026b 	.word	0x2000026b
 802262c:	08018200 	.word	0x08018200

08022630 <_ZN6Logger16StoreDistanceLogEf>:
    if(now_address == logging_now_address_) return true;
    else return false;
}

uint8_t Logger::StoreDistanceLog(float distance)
{
 8022630:	b580      	push	{r7, lr}
 8022632:	b086      	sub	sp, #24
 8022634:	af00      	add	r7, sp, #0
 8022636:	6078      	str	r0, [r7, #4]
 8022638:	ed87 0a00 	vstr	s0, [r7]
    uint32_t address = logging_now_address_ * 4 + HEAD_ADDRESS_BLOCK_A;
 802263c:	687b      	ldr	r3, [r7, #4]
 802263e:	899b      	ldrh	r3, [r3, #12]
 8022640:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8022644:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8022648:	009b      	lsls	r3, r3, #2
 802264a:	613b      	str	r3, [r7, #16]
    uint8_t result = 0;
 802264c:	2300      	movs	r3, #0
 802264e:	75fb      	strb	r3, [r7, #23]

    int32_t int_distance = distance * 100000;
 8022650:	edd7 7a00 	vldr	s15, [r7]
 8022654:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80226b0 <_ZN6Logger16StoreDistanceLogEf+0x80>
 8022658:	ee67 7a87 	vmul.f32	s15, s15, s14
 802265c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8022660:	ee17 3a90 	vmov	r3, s15
 8022664:	60fb      	str	r3, [r7, #12]

    if(!flash_->CheckBlankWord(address, 1)) result = 0x02;
 8022666:	687b      	ldr	r3, [r7, #4]
 8022668:	699b      	ldr	r3, [r3, #24]
 802266a:	2201      	movs	r2, #1
 802266c:	6939      	ldr	r1, [r7, #16]
 802266e:	4618      	mov	r0, r3
 8022670:	f7fe fe41 	bl	80212f6 <_ZN5Flash14CheckBlankWordEmm>
 8022674:	4603      	mov	r3, r0
 8022676:	f083 0301 	eor.w	r3, r3, #1
 802267a:	b2db      	uxtb	r3, r3
 802267c:	2b00      	cmp	r3, #0
 802267e:	d002      	beq.n	8022686 <_ZN6Logger16StoreDistanceLogEf+0x56>
 8022680:	2302      	movs	r3, #2
 8022682:	75fb      	strb	r3, [r7, #23]
 8022684:	e00f      	b.n	80226a6 <_ZN6Logger16StoreDistanceLogEf+0x76>
    else if(!flash_->StoreInt32(address, &int_distance, 1)) result = 0x03;
 8022686:	687b      	ldr	r3, [r7, #4]
 8022688:	6998      	ldr	r0, [r3, #24]
 802268a:	f107 020c 	add.w	r2, r7, #12
 802268e:	2301      	movs	r3, #1
 8022690:	6939      	ldr	r1, [r7, #16]
 8022692:	f7fe fd4a 	bl	802112a <_ZN5Flash10StoreInt32EmPlm>
 8022696:	4603      	mov	r3, r0
 8022698:	f083 0301 	eor.w	r3, r3, #1
 802269c:	b2db      	uxtb	r3, r3
 802269e:	2b00      	cmp	r3, #0
 80226a0:	d001      	beq.n	80226a6 <_ZN6Logger16StoreDistanceLogEf+0x76>
 80226a2:	2303      	movs	r3, #3
 80226a4:	75fb      	strb	r3, [r7, #23]

    return result;
 80226a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80226a8:	4618      	mov	r0, r3
 80226aa:	3718      	adds	r7, #24
 80226ac:	46bd      	mov	sp, r7
 80226ae:	bd80      	pop	{r7, pc}
 80226b0:	47c35000 	.word	0x47c35000

080226b4 <_ZN6Logger14StoreRadianLogEv>:

uint8_t Logger::StoreRadianLog()
{
 80226b4:	b580      	push	{r7, lr}
 80226b6:	b086      	sub	sp, #24
 80226b8:	af00      	add	r7, sp, #0
 80226ba:	6078      	str	r0, [r7, #4]
    uint32_t address = logging_now_address_ * 4 + HEAD_ADDRESS_BLOCK_B;
 80226bc:	687b      	ldr	r3, [r7, #4]
 80226be:	899b      	ldrh	r3, [r3, #12]
 80226c0:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80226c4:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80226c8:	009b      	lsls	r3, r3, #2
 80226ca:	613b      	str	r3, [r7, #16]
    uint8_t result = 0;
 80226cc:	2300      	movs	r3, #0
 80226ce:	75fb      	strb	r3, [r7, #23]

    float radian = imu_->GetRadStackZ();
 80226d0:	687b      	ldr	r3, [r7, #4]
 80226d2:	6a1b      	ldr	r3, [r3, #32]
 80226d4:	4618      	mov	r0, r3
 80226d6:	f7ff f8c7 	bl	8021868 <_ZN3Imu12GetRadStackZEv>
 80226da:	ed87 0a03 	vstr	s0, [r7, #12]
    imu_->ClearRadStackZ();
 80226de:	687b      	ldr	r3, [r7, #4]
 80226e0:	6a1b      	ldr	r3, [r3, #32]
 80226e2:	4618      	mov	r0, r3
 80226e4:	f7ff f8b2 	bl	802184c <_ZN3Imu14ClearRadStackZEv>
    logging_radian_buff_ = radian;
 80226e8:	687b      	ldr	r3, [r7, #4]
 80226ea:	68fa      	ldr	r2, [r7, #12]
 80226ec:	605a      	str	r2, [r3, #4]

#ifdef DEBUG_MODE
    g_radian = radian;
 80226ee:	4a1a      	ldr	r2, [pc, #104]	; (8022758 <_ZN6Logger14StoreRadianLogEv+0xa4>)
 80226f0:	68fb      	ldr	r3, [r7, #12]
 80226f2:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    int32_t int_radian = logging_radian_buff_ * 100000;
 80226f4:	687b      	ldr	r3, [r7, #4]
 80226f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80226fa:	ed9f 7a18 	vldr	s14, [pc, #96]	; 802275c <_ZN6Logger14StoreRadianLogEv+0xa8>
 80226fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8022702:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8022706:	ee17 3a90 	vmov	r3, s15
 802270a:	60bb      	str	r3, [r7, #8]

    if(!flash_->CheckBlankWord(address, 1)) result = 0x02;
 802270c:	687b      	ldr	r3, [r7, #4]
 802270e:	699b      	ldr	r3, [r3, #24]
 8022710:	2201      	movs	r2, #1
 8022712:	6939      	ldr	r1, [r7, #16]
 8022714:	4618      	mov	r0, r3
 8022716:	f7fe fdee 	bl	80212f6 <_ZN5Flash14CheckBlankWordEmm>
 802271a:	4603      	mov	r3, r0
 802271c:	f083 0301 	eor.w	r3, r3, #1
 8022720:	b2db      	uxtb	r3, r3
 8022722:	2b00      	cmp	r3, #0
 8022724:	d002      	beq.n	802272c <_ZN6Logger14StoreRadianLogEv+0x78>
 8022726:	2302      	movs	r3, #2
 8022728:	75fb      	strb	r3, [r7, #23]
 802272a:	e00f      	b.n	802274c <_ZN6Logger14StoreRadianLogEv+0x98>
    else if(!flash_->StoreInt32(address, &int_radian, 1)) result = 0x03;
 802272c:	687b      	ldr	r3, [r7, #4]
 802272e:	6998      	ldr	r0, [r3, #24]
 8022730:	f107 0208 	add.w	r2, r7, #8
 8022734:	2301      	movs	r3, #1
 8022736:	6939      	ldr	r1, [r7, #16]
 8022738:	f7fe fcf7 	bl	802112a <_ZN5Flash10StoreInt32EmPlm>
 802273c:	4603      	mov	r3, r0
 802273e:	f083 0301 	eor.w	r3, r3, #1
 8022742:	b2db      	uxtb	r3, r3
 8022744:	2b00      	cmp	r3, #0
 8022746:	d001      	beq.n	802274c <_ZN6Logger14StoreRadianLogEv+0x98>
 8022748:	2303      	movs	r3, #3
 802274a:	75fb      	strb	r3, [r7, #23]

    return result;
 802274c:	7dfb      	ldrb	r3, [r7, #23]
}
 802274e:	4618      	mov	r0, r3
 8022750:	3718      	adds	r7, #24
 8022752:	46bd      	mov	sp, r7
 8022754:	bd80      	pop	{r7, pc}
 8022756:	bf00      	nop
 8022758:	2000025c 	.word	0x2000025c
 802275c:	47c35000 	.word	0x47c35000

08022760 <_ZN6Logger18StoreRadianCorrectEv>:

uint8_t Logger::StoreRadianCorrect()
{
 8022760:	b580      	push	{r7, lr}
 8022762:	b086      	sub	sp, #24
 8022764:	af00      	add	r7, sp, #0
 8022766:	6078      	str	r0, [r7, #4]
    uint32_t address = logging_now_address_ * 4 + HEAD_ADDRESS_BLOCK_B;
 8022768:	687b      	ldr	r3, [r7, #4]
 802276a:	899b      	ldrh	r3, [r3, #12]
 802276c:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8022770:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8022774:	009b      	lsls	r3, r3, #2
 8022776:	613b      	str	r3, [r7, #16]
    uint8_t result = 0;
 8022778:	2300      	movs	r3, #0
 802277a:	75fb      	strb	r3, [r7, #23]

    int32_t int_radian = logging_radian_buff_ * 100000;
 802277c:	687b      	ldr	r3, [r7, #4]
 802277e:	edd3 7a01 	vldr	s15, [r3, #4]
 8022782:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80227e8 <_ZN6Logger18StoreRadianCorrectEv+0x88>
 8022786:	ee67 7a87 	vmul.f32	s15, s15, s14
 802278a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802278e:	ee17 3a90 	vmov	r3, s15
 8022792:	60fb      	str	r3, [r7, #12]

#ifdef DEBUG_MODE
    g_radian = logging_radian_buff_;
 8022794:	687b      	ldr	r3, [r7, #4]
 8022796:	685b      	ldr	r3, [r3, #4]
 8022798:	4a14      	ldr	r2, [pc, #80]	; (80227ec <_ZN6Logger18StoreRadianCorrectEv+0x8c>)
 802279a:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    if(!flash_->CheckBlankWord(address, 1)) result = 0x02;
 802279c:	687b      	ldr	r3, [r7, #4]
 802279e:	699b      	ldr	r3, [r3, #24]
 80227a0:	2201      	movs	r2, #1
 80227a2:	6939      	ldr	r1, [r7, #16]
 80227a4:	4618      	mov	r0, r3
 80227a6:	f7fe fda6 	bl	80212f6 <_ZN5Flash14CheckBlankWordEmm>
 80227aa:	4603      	mov	r3, r0
 80227ac:	f083 0301 	eor.w	r3, r3, #1
 80227b0:	b2db      	uxtb	r3, r3
 80227b2:	2b00      	cmp	r3, #0
 80227b4:	d002      	beq.n	80227bc <_ZN6Logger18StoreRadianCorrectEv+0x5c>
 80227b6:	2302      	movs	r3, #2
 80227b8:	75fb      	strb	r3, [r7, #23]
 80227ba:	e00f      	b.n	80227dc <_ZN6Logger18StoreRadianCorrectEv+0x7c>
    else if(!flash_->StoreInt32(address, &int_radian, 1)) result = 0x03;
 80227bc:	687b      	ldr	r3, [r7, #4]
 80227be:	6998      	ldr	r0, [r3, #24]
 80227c0:	f107 020c 	add.w	r2, r7, #12
 80227c4:	2301      	movs	r3, #1
 80227c6:	6939      	ldr	r1, [r7, #16]
 80227c8:	f7fe fcaf 	bl	802112a <_ZN5Flash10StoreInt32EmPlm>
 80227cc:	4603      	mov	r3, r0
 80227ce:	f083 0301 	eor.w	r3, r3, #1
 80227d2:	b2db      	uxtb	r3, r3
 80227d4:	2b00      	cmp	r3, #0
 80227d6:	d001      	beq.n	80227dc <_ZN6Logger18StoreRadianCorrectEv+0x7c>
 80227d8:	2303      	movs	r3, #3
 80227da:	75fb      	strb	r3, [r7, #23]

    return result;
 80227dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80227de:	4618      	mov	r0, r3
 80227e0:	3718      	adds	r7, #24
 80227e2:	46bd      	mov	sp, r7
 80227e4:	bd80      	pop	{r7, pc}
 80227e6:	bf00      	nop
 80227e8:	47c35000 	.word	0x47c35000
 80227ec:	2000025c 	.word	0x2000025c

080227f0 <_ZN6Logger15StoreVariousLogEv>:

uint8_t Logger::StoreVariousLog()
{
 80227f0:	b580      	push	{r7, lr}
 80227f2:	b086      	sub	sp, #24
 80227f4:	af00      	add	r7, sp, #0
 80227f6:	6078      	str	r0, [r7, #4]
    uint32_t address = logging_now_address_ * 2 + HEAD_ADDRESS_BLOCK_C;
 80227f8:	687b      	ldr	r3, [r7, #4]
 80227fa:	899b      	ldrh	r3, [r3, #12]
 80227fc:	f103 6380 	add.w	r3, r3, #67108864	; 0x4000000
 8022800:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8022804:	005b      	lsls	r3, r3, #1
 8022806:	613b      	str	r3, [r7, #16]
    uint8_t result = 0;
 8022808:	2300      	movs	r3, #0
 802280a:	75fb      	strb	r3, [r7, #23]

    uint8_t corner_count = side_sensor_->GetCornerMarkerCount();
 802280c:	687b      	ldr	r3, [r7, #4]
 802280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8022810:	4618      	mov	r0, r3
 8022812:	f002 fcce 	bl	80251b2 <_ZN10SideSensor20GetCornerMarkerCountEv>
 8022816:	4603      	mov	r3, r0
 8022818:	73fb      	strb	r3, [r7, #15]
    uint8_t cross_count  = side_sensor_->GetCrossLineCount();
 802281a:	687b      	ldr	r3, [r7, #4]
 802281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802281e:	4618      	mov	r0, r3
 8022820:	f002 fcd3 	bl	80251ca <_ZN10SideSensor17GetCrossLineCountEv>
 8022824:	4603      	mov	r3, r0
 8022826:	73bb      	strb	r3, [r7, #14]
    static uint8_t pre_corner_count = corner_count;
 8022828:	4b4c      	ldr	r3, [pc, #304]	; (802295c <_ZN6Logger15StoreVariousLogEv+0x16c>)
 802282a:	781b      	ldrb	r3, [r3, #0]
 802282c:	f3bf 8f5b 	dmb	ish
 8022830:	b2db      	uxtb	r3, r3
 8022832:	f003 0301 	and.w	r3, r3, #1
 8022836:	2b00      	cmp	r3, #0
 8022838:	bf0c      	ite	eq
 802283a:	2301      	moveq	r3, #1
 802283c:	2300      	movne	r3, #0
 802283e:	b2db      	uxtb	r3, r3
 8022840:	2b00      	cmp	r3, #0
 8022842:	d010      	beq.n	8022866 <_ZN6Logger15StoreVariousLogEv+0x76>
 8022844:	4845      	ldr	r0, [pc, #276]	; (802295c <_ZN6Logger15StoreVariousLogEv+0x16c>)
 8022846:	f007 fcfd 	bl	802a244 <__cxa_guard_acquire>
 802284a:	4603      	mov	r3, r0
 802284c:	2b00      	cmp	r3, #0
 802284e:	bf14      	ite	ne
 8022850:	2301      	movne	r3, #1
 8022852:	2300      	moveq	r3, #0
 8022854:	b2db      	uxtb	r3, r3
 8022856:	2b00      	cmp	r3, #0
 8022858:	d005      	beq.n	8022866 <_ZN6Logger15StoreVariousLogEv+0x76>
 802285a:	4a41      	ldr	r2, [pc, #260]	; (8022960 <_ZN6Logger15StoreVariousLogEv+0x170>)
 802285c:	7bfb      	ldrb	r3, [r7, #15]
 802285e:	7013      	strb	r3, [r2, #0]
 8022860:	483e      	ldr	r0, [pc, #248]	; (802295c <_ZN6Logger15StoreVariousLogEv+0x16c>)
 8022862:	f007 fcfb 	bl	802a25c <__cxa_guard_release>
    static uint8_t pre_cross_count  = cross_count;
 8022866:	4b3f      	ldr	r3, [pc, #252]	; (8022964 <_ZN6Logger15StoreVariousLogEv+0x174>)
 8022868:	781b      	ldrb	r3, [r3, #0]
 802286a:	f3bf 8f5b 	dmb	ish
 802286e:	b2db      	uxtb	r3, r3
 8022870:	f003 0301 	and.w	r3, r3, #1
 8022874:	2b00      	cmp	r3, #0
 8022876:	bf0c      	ite	eq
 8022878:	2301      	moveq	r3, #1
 802287a:	2300      	movne	r3, #0
 802287c:	b2db      	uxtb	r3, r3
 802287e:	2b00      	cmp	r3, #0
 8022880:	d010      	beq.n	80228a4 <_ZN6Logger15StoreVariousLogEv+0xb4>
 8022882:	4838      	ldr	r0, [pc, #224]	; (8022964 <_ZN6Logger15StoreVariousLogEv+0x174>)
 8022884:	f007 fcde 	bl	802a244 <__cxa_guard_acquire>
 8022888:	4603      	mov	r3, r0
 802288a:	2b00      	cmp	r3, #0
 802288c:	bf14      	ite	ne
 802288e:	2301      	movne	r3, #1
 8022890:	2300      	moveq	r3, #0
 8022892:	b2db      	uxtb	r3, r3
 8022894:	2b00      	cmp	r3, #0
 8022896:	d005      	beq.n	80228a4 <_ZN6Logger15StoreVariousLogEv+0xb4>
 8022898:	4a33      	ldr	r2, [pc, #204]	; (8022968 <_ZN6Logger15StoreVariousLogEv+0x178>)
 802289a:	7bbb      	ldrb	r3, [r7, #14]
 802289c:	7013      	strb	r3, [r2, #0]
 802289e:	4831      	ldr	r0, [pc, #196]	; (8022964 <_ZN6Logger15StoreVariousLogEv+0x174>)
 80228a0:	f007 fcdc 	bl	802a25c <__cxa_guard_release>
    uint16_t various = 0;
 80228a4:	2300      	movs	r3, #0
 80228a6:	81bb      	strh	r3, [r7, #12]

    if(pre_corner_count != corner_count) various |= 0x0002;
 80228a8:	4b2d      	ldr	r3, [pc, #180]	; (8022960 <_ZN6Logger15StoreVariousLogEv+0x170>)
 80228aa:	781b      	ldrb	r3, [r3, #0]
 80228ac:	7bfa      	ldrb	r2, [r7, #15]
 80228ae:	429a      	cmp	r2, r3
 80228b0:	d004      	beq.n	80228bc <_ZN6Logger15StoreVariousLogEv+0xcc>
 80228b2:	89bb      	ldrh	r3, [r7, #12]
 80228b4:	f043 0302 	orr.w	r3, r3, #2
 80228b8:	b29b      	uxth	r3, r3
 80228ba:	81bb      	strh	r3, [r7, #12]
    if(pre_cross_count != cross_count)   various |= 0x0001;
 80228bc:	4b2a      	ldr	r3, [pc, #168]	; (8022968 <_ZN6Logger15StoreVariousLogEv+0x178>)
 80228be:	781b      	ldrb	r3, [r3, #0]
 80228c0:	7bba      	ldrb	r2, [r7, #14]
 80228c2:	429a      	cmp	r2, r3
 80228c4:	d004      	beq.n	80228d0 <_ZN6Logger15StoreVariousLogEv+0xe0>
 80228c6:	89bb      	ldrh	r3, [r7, #12]
 80228c8:	f043 0301 	orr.w	r3, r3, #1
 80228cc:	b29b      	uxth	r3, r3
 80228ce:	81bb      	strh	r3, [r7, #12]

    pre_corner_count = corner_count;
 80228d0:	4a23      	ldr	r2, [pc, #140]	; (8022960 <_ZN6Logger15StoreVariousLogEv+0x170>)
 80228d2:	7bfb      	ldrb	r3, [r7, #15]
 80228d4:	7013      	strb	r3, [r2, #0]
    pre_cross_count  = cross_count;
 80228d6:	4a24      	ldr	r2, [pc, #144]	; (8022968 <_ZN6Logger15StoreVariousLogEv+0x178>)
 80228d8:	7bbb      	ldrb	r3, [r7, #14]
 80228da:	7013      	strb	r3, [r2, #0]

    if(fabs(logging_radian_buff_) < 2)
 80228dc:	687b      	ldr	r3, [r7, #4]
 80228de:	edd3 7a01 	vldr	s15, [r3, #4]
 80228e2:	eeb0 0a67 	vmov.f32	s0, s15
 80228e6:	f7ff fdfb 	bl	80224e0 <_ZSt4fabsf>
 80228ea:	eeb0 7a40 	vmov.f32	s14, s0
 80228ee:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80228f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80228f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80228fa:	bf4c      	ite	mi
 80228fc:	2301      	movmi	r3, #1
 80228fe:	2300      	movpl	r3, #0
 8022900:	b2db      	uxtb	r3, r3
 8022902:	2b00      	cmp	r3, #0
 8022904:	d002      	beq.n	802290c <_ZN6Logger15StoreVariousLogEv+0x11c>
    {
        various = 1;
 8022906:	2301      	movs	r3, #1
 8022908:	81bb      	strh	r3, [r7, #12]
 802290a:	e001      	b.n	8022910 <_ZN6Logger15StoreVariousLogEv+0x120>
    }
    else various = 0;
 802290c:	2300      	movs	r3, #0
 802290e:	81bb      	strh	r3, [r7, #12]

    if(!flash_->CheckBlankHalfword(address, 1)) result = 0x02;
 8022910:	687b      	ldr	r3, [r7, #4]
 8022912:	699b      	ldr	r3, [r3, #24]
 8022914:	2201      	movs	r2, #1
 8022916:	6939      	ldr	r1, [r7, #16]
 8022918:	4618      	mov	r0, r3
 802291a:	f7fe fc98 	bl	802124e <_ZN5Flash18CheckBlankHalfwordEmm>
 802291e:	4603      	mov	r3, r0
 8022920:	f083 0301 	eor.w	r3, r3, #1
 8022924:	b2db      	uxtb	r3, r3
 8022926:	2b00      	cmp	r3, #0
 8022928:	d002      	beq.n	8022930 <_ZN6Logger15StoreVariousLogEv+0x140>
 802292a:	2302      	movs	r3, #2
 802292c:	75fb      	strb	r3, [r7, #23]
 802292e:	e00f      	b.n	8022950 <_ZN6Logger15StoreVariousLogEv+0x160>
    else if(!flash_->StoreUint16(address, &various, 1)) result = 0x03;
 8022930:	687b      	ldr	r3, [r7, #4]
 8022932:	6998      	ldr	r0, [r3, #24]
 8022934:	f107 020c 	add.w	r2, r7, #12
 8022938:	2301      	movs	r3, #1
 802293a:	6939      	ldr	r1, [r7, #16]
 802293c:	f7fe fbc0 	bl	80210c0 <_ZN5Flash11StoreUint16EmPtm>
 8022940:	4603      	mov	r3, r0
 8022942:	f083 0301 	eor.w	r3, r3, #1
 8022946:	b2db      	uxtb	r3, r3
 8022948:	2b00      	cmp	r3, #0
 802294a:	d001      	beq.n	8022950 <_ZN6Logger15StoreVariousLogEv+0x160>
 802294c:	2303      	movs	r3, #3
 802294e:	75fb      	strb	r3, [r7, #23]

    return result;
 8022950:	7dfb      	ldrb	r3, [r7, #23]
}
 8022952:	4618      	mov	r0, r3
 8022954:	3718      	adds	r7, #24
 8022956:	46bd      	mov	sp, r7
 8022958:	bd80      	pop	{r7, pc}
 802295a:	bf00      	nop
 802295c:	20000248 	.word	0x20000248
 8022960:	20000244 	.word	0x20000244
 8022964:	20000250 	.word	0x20000250
 8022968:	2000024c 	.word	0x2000024c

0802296c <_ZN6Logger18DistanceCorrectionEf>:

void Logger::DistanceCorrection(float distance)
{
 802296c:	b5b0      	push	{r4, r5, r7, lr}
 802296e:	b084      	sub	sp, #16
 8022970:	af00      	add	r7, sp, #0
 8022972:	6078      	str	r0, [r7, #4]
 8022974:	ed87 0a00 	vstr	s0, [r7]
    uncorrected_address_buff_ = logging_now_address_;
 8022978:	687b      	ldr	r3, [r7, #4]
 802297a:	899a      	ldrh	r2, [r3, #12]
 802297c:	687b      	ldr	r3, [r7, #4]
 802297e:	815a      	strh	r2, [r3, #10]

    static float excess_stack = 0;
    excess_stack += distance - LOGGING_CONST_DISTANCE;
 8022980:	4b31      	ldr	r3, [pc, #196]	; (8022a48 <_ZN6Logger18DistanceCorrectionEf+0xdc>)
 8022982:	681b      	ldr	r3, [r3, #0]
 8022984:	4618      	mov	r0, r3
 8022986:	f7fd fd17 	bl	80203b8 <__aeabi_f2d>
 802298a:	4604      	mov	r4, r0
 802298c:	460d      	mov	r5, r1
 802298e:	6838      	ldr	r0, [r7, #0]
 8022990:	f7fd fd12 	bl	80203b8 <__aeabi_f2d>
 8022994:	f04f 0200 	mov.w	r2, #0
 8022998:	4b2c      	ldr	r3, [pc, #176]	; (8022a4c <_ZN6Logger18DistanceCorrectionEf+0xe0>)
 802299a:	f7fd fbad 	bl	80200f8 <__aeabi_dsub>
 802299e:	4602      	mov	r2, r0
 80229a0:	460b      	mov	r3, r1
 80229a2:	4620      	mov	r0, r4
 80229a4:	4629      	mov	r1, r5
 80229a6:	f7fd fba9 	bl	80200fc <__adddf3>
 80229aa:	4603      	mov	r3, r0
 80229ac:	460c      	mov	r4, r1
 80229ae:	4618      	mov	r0, r3
 80229b0:	4621      	mov	r1, r4
 80229b2:	f7fe f831 	bl	8020a18 <__aeabi_d2f>
 80229b6:	4602      	mov	r2, r0
 80229b8:	4b23      	ldr	r3, [pc, #140]	; (8022a48 <_ZN6Logger18DistanceCorrectionEf+0xdc>)
 80229ba:	601a      	str	r2, [r3, #0]

    if(excess_stack > LOGGING_CONST_DISTANCE)
 80229bc:	4b22      	ldr	r3, [pc, #136]	; (8022a48 <_ZN6Logger18DistanceCorrectionEf+0xdc>)
 80229be:	edd3 7a00 	vldr	s15, [r3]
 80229c2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80229c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80229ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80229ce:	dc00      	bgt.n	80229d2 <_ZN6Logger18DistanceCorrectionEf+0x66>
        result = StoreVariousLog();
        CheckLoggingSuccess(ERROR_CODE_STORE_VARIOUS, result);

        excess_stack -= LOGGING_CONST_DISTANCE;
    }
}
 80229d0:	e035      	b.n	8022a3e <_ZN6Logger18DistanceCorrectionEf+0xd2>
        logging_now_address_++;
 80229d2:	687b      	ldr	r3, [r7, #4]
 80229d4:	899b      	ldrh	r3, [r3, #12]
 80229d6:	3301      	adds	r3, #1
 80229d8:	b29a      	uxth	r2, r3
 80229da:	687b      	ldr	r3, [r7, #4]
 80229dc:	819a      	strh	r2, [r3, #12]
        uint8_t result = StoreDistanceLog(distance);
 80229de:	ed97 0a00 	vldr	s0, [r7]
 80229e2:	6878      	ldr	r0, [r7, #4]
 80229e4:	f7ff fe24 	bl	8022630 <_ZN6Logger16StoreDistanceLogEf>
 80229e8:	4603      	mov	r3, r0
 80229ea:	73fb      	strb	r3, [r7, #15]
        g_store_correct = result;
 80229ec:	4a18      	ldr	r2, [pc, #96]	; (8022a50 <_ZN6Logger18DistanceCorrectionEf+0xe4>)
 80229ee:	7bfb      	ldrb	r3, [r7, #15]
 80229f0:	7013      	strb	r3, [r2, #0]
        CheckLoggingSuccess(ERROR_CODE_STORE_DISTANCE, result);
 80229f2:	7bfb      	ldrb	r3, [r7, #15]
 80229f4:	461a      	mov	r2, r3
 80229f6:	4917      	ldr	r1, [pc, #92]	; (8022a54 <_ZN6Logger18DistanceCorrectionEf+0xe8>)
 80229f8:	6878      	ldr	r0, [r7, #4]
 80229fa:	f000 f831 	bl	8022a60 <_ZN6Logger19CheckLoggingSuccessEmh>
        result = StoreRadianCorrect();
 80229fe:	6878      	ldr	r0, [r7, #4]
 8022a00:	f7ff feae 	bl	8022760 <_ZN6Logger18StoreRadianCorrectEv>
 8022a04:	4603      	mov	r3, r0
 8022a06:	73fb      	strb	r3, [r7, #15]
        CheckLoggingSuccess(ERROR_CODE_STORE_RADIAN, result);
 8022a08:	7bfb      	ldrb	r3, [r7, #15]
 8022a0a:	461a      	mov	r2, r3
 8022a0c:	4912      	ldr	r1, [pc, #72]	; (8022a58 <_ZN6Logger18DistanceCorrectionEf+0xec>)
 8022a0e:	6878      	ldr	r0, [r7, #4]
 8022a10:	f000 f826 	bl	8022a60 <_ZN6Logger19CheckLoggingSuccessEmh>
        result = StoreVariousLog();
 8022a14:	6878      	ldr	r0, [r7, #4]
 8022a16:	f7ff feeb 	bl	80227f0 <_ZN6Logger15StoreVariousLogEv>
 8022a1a:	4603      	mov	r3, r0
 8022a1c:	73fb      	strb	r3, [r7, #15]
        CheckLoggingSuccess(ERROR_CODE_STORE_VARIOUS, result);
 8022a1e:	7bfb      	ldrb	r3, [r7, #15]
 8022a20:	461a      	mov	r2, r3
 8022a22:	490e      	ldr	r1, [pc, #56]	; (8022a5c <_ZN6Logger18DistanceCorrectionEf+0xf0>)
 8022a24:	6878      	ldr	r0, [r7, #4]
 8022a26:	f000 f81b 	bl	8022a60 <_ZN6Logger19CheckLoggingSuccessEmh>
        excess_stack -= LOGGING_CONST_DISTANCE;
 8022a2a:	4b07      	ldr	r3, [pc, #28]	; (8022a48 <_ZN6Logger18DistanceCorrectionEf+0xdc>)
 8022a2c:	edd3 7a00 	vldr	s15, [r3]
 8022a30:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8022a34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8022a38:	4b03      	ldr	r3, [pc, #12]	; (8022a48 <_ZN6Logger18DistanceCorrectionEf+0xdc>)
 8022a3a:	edc3 7a00 	vstr	s15, [r3]
}
 8022a3e:	bf00      	nop
 8022a40:	3710      	adds	r7, #16
 8022a42:	46bd      	mov	sp, r7
 8022a44:	bdb0      	pop	{r4, r5, r7, pc}
 8022a46:	bf00      	nop
 8022a48:	20000254 	.word	0x20000254
 8022a4c:	40340000 	.word	0x40340000
 8022a50:	2000026c 	.word	0x2000026c
 8022a54:	08018000 	.word	0x08018000
 8022a58:	08018100 	.word	0x08018100
 8022a5c:	08018200 	.word	0x08018200

08022a60 <_ZN6Logger19CheckLoggingSuccessEmh>:

void Logger::CheckLoggingSuccess(uint32_t address, uint8_t data)
{
 8022a60:	b580      	push	{r7, lr}
 8022a62:	b084      	sub	sp, #16
 8022a64:	af00      	add	r7, sp, #0
 8022a66:	60f8      	str	r0, [r7, #12]
 8022a68:	60b9      	str	r1, [r7, #8]
 8022a6a:	4613      	mov	r3, r2
 8022a6c:	71fb      	strb	r3, [r7, #7]
    if(data != 0)
 8022a6e:	79fb      	ldrb	r3, [r7, #7]
 8022a70:	2b00      	cmp	r3, #0
 8022a72:	d011      	beq.n	8022a98 <_ZN6Logger19CheckLoggingSuccessEmh+0x38>
    {
        SetEmergencyStopFlag(true);
 8022a74:	2101      	movs	r1, #1
 8022a76:	68f8      	ldr	r0, [r7, #12]
 8022a78:	f000 f812 	bl	8022aa0 <_ZN6Logger20SetEmergencyStopFlagEb>

        if(flash_->StoreUint8(address, &data, 1))
 8022a7c:	68fb      	ldr	r3, [r7, #12]
 8022a7e:	6998      	ldr	r0, [r3, #24]
 8022a80:	1dfa      	adds	r2, r7, #7
 8022a82:	2301      	movs	r3, #1
 8022a84:	68b9      	ldr	r1, [r7, #8]
 8022a86:	f7fe fae7 	bl	8021058 <_ZN5Flash10StoreUint8EmPhm>
 8022a8a:	4603      	mov	r3, r0
 8022a8c:	2b00      	cmp	r3, #0
 8022a8e:	d003      	beq.n	8022a98 <_ZN6Logger19CheckLoggingSuccessEmh+0x38>
        {
            SetSuccessEmergencyCodeStore(true);
 8022a90:	2101      	movs	r1, #1
 8022a92:	68f8      	ldr	r0, [r7, #12]
 8022a94:	f000 f81f 	bl	8022ad6 <_ZN6Logger28SetSuccessEmergencyCodeStoreEb>
        }
    }
}
 8022a98:	bf00      	nop
 8022a9a:	3710      	adds	r7, #16
 8022a9c:	46bd      	mov	sp, r7
 8022a9e:	bd80      	pop	{r7, pc}

08022aa0 <_ZN6Logger20SetEmergencyStopFlagEb>:

void Logger::SetEmergencyStopFlag(bool boolean)
{
 8022aa0:	b480      	push	{r7}
 8022aa2:	b083      	sub	sp, #12
 8022aa4:	af00      	add	r7, sp, #0
 8022aa6:	6078      	str	r0, [r7, #4]
 8022aa8:	460b      	mov	r3, r1
 8022aaa:	70fb      	strb	r3, [r7, #3]
    emergency_stop_flag_ = boolean;
 8022aac:	687b      	ldr	r3, [r7, #4]
 8022aae:	78fa      	ldrb	r2, [r7, #3]
 8022ab0:	701a      	strb	r2, [r3, #0]
}
 8022ab2:	bf00      	nop
 8022ab4:	370c      	adds	r7, #12
 8022ab6:	46bd      	mov	sp, r7
 8022ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022abc:	4770      	bx	lr

08022abe <_ZN6Logger20GetEmergencyStopFlagEv>:

bool Logger::GetEmergencyStopFlag()
{
 8022abe:	b480      	push	{r7}
 8022ac0:	b083      	sub	sp, #12
 8022ac2:	af00      	add	r7, sp, #0
 8022ac4:	6078      	str	r0, [r7, #4]
    return emergency_stop_flag_;
 8022ac6:	687b      	ldr	r3, [r7, #4]
 8022ac8:	781b      	ldrb	r3, [r3, #0]
}
 8022aca:	4618      	mov	r0, r3
 8022acc:	370c      	adds	r7, #12
 8022ace:	46bd      	mov	sp, r7
 8022ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ad4:	4770      	bx	lr

08022ad6 <_ZN6Logger28SetSuccessEmergencyCodeStoreEb>:

void Logger::SetSuccessEmergencyCodeStore(bool boolean)
{
 8022ad6:	b480      	push	{r7}
 8022ad8:	b083      	sub	sp, #12
 8022ada:	af00      	add	r7, sp, #0
 8022adc:	6078      	str	r0, [r7, #4]
 8022ade:	460b      	mov	r3, r1
 8022ae0:	70fb      	strb	r3, [r7, #3]
    success_emergency_code_store_ = boolean;
 8022ae2:	687b      	ldr	r3, [r7, #4]
 8022ae4:	78fa      	ldrb	r2, [r7, #3]
 8022ae6:	705a      	strb	r2, [r3, #1]
}
 8022ae8:	bf00      	nop
 8022aea:	370c      	adds	r7, #12
 8022aec:	46bd      	mov	sp, r7
 8022aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022af2:	4770      	bx	lr

08022af4 <_ZN6Logger28GetSuccessEmergencyCodeStoreEv>:

bool Logger::GetSuccessEmergencyCodeStore()
{
 8022af4:	b480      	push	{r7}
 8022af6:	b083      	sub	sp, #12
 8022af8:	af00      	add	r7, sp, #0
 8022afa:	6078      	str	r0, [r7, #4]
    return success_emergency_code_store_;
 8022afc:	687b      	ldr	r3, [r7, #4]
 8022afe:	785b      	ldrb	r3, [r3, #1]
}
 8022b00:	4618      	mov	r0, r3
 8022b02:	370c      	adds	r7, #12
 8022b04:	46bd      	mov	sp, r7
 8022b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022b0a:	4770      	bx	lr

08022b0c <_ZN6Logger20LoggingAccelPositionEv>:

void Logger::LoggingAccelPosition()
{
 8022b0c:	b580      	push	{r7, lr}
 8022b0e:	b088      	sub	sp, #32
 8022b10:	af00      	add	r7, sp, #0
 8022b12:	6078      	str	r0, [r7, #4]
    static uint16_t accel_straight_count = 0;
    static uint8_t accel_step = 0;
    bool straight = false;
 8022b14:	2300      	movs	r3, #0
 8022b16:	77fb      	strb	r3, [r7, #31]

    if(fabs(encoder_->AngularVelocity()) < STRAIGHT_BORDER_ENCODER)
 8022b18:	687b      	ldr	r3, [r7, #4]
 8022b1a:	695b      	ldr	r3, [r3, #20]
 8022b1c:	4618      	mov	r0, r3
 8022b1e:	f7fe fa47 	bl	8020fb0 <_ZN7Encoder15AngularVelocityEv>
 8022b22:	eef0 7a40 	vmov.f32	s15, s0
 8022b26:	eeb0 0a67 	vmov.f32	s0, s15
 8022b2a:	f7ff fcd9 	bl	80224e0 <_ZSt4fabsf>
 8022b2e:	eeb0 7a40 	vmov.f32	s14, s0
 8022b32:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8022b36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8022b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022b3e:	bf4c      	ite	mi
 8022b40:	2301      	movmi	r3, #1
 8022b42:	2300      	movpl	r3, #0
 8022b44:	b2db      	uxtb	r3, r3
 8022b46:	2b00      	cmp	r3, #0
 8022b48:	d008      	beq.n	8022b5c <_ZN6Logger20LoggingAccelPositionEv+0x50>
    {
        led_->ColorOrder('X');
 8022b4a:	687b      	ldr	r3, [r7, #4]
 8022b4c:	69db      	ldr	r3, [r3, #28]
 8022b4e:	2158      	movs	r1, #88	; 0x58
 8022b50:	4618      	mov	r0, r3
 8022b52:	f7fe fea9 	bl	80218a8 <_ZN3Led10ColorOrderEc>
        straight = true;
 8022b56:	2301      	movs	r3, #1
 8022b58:	77fb      	strb	r3, [r7, #31]
 8022b5a:	e005      	b.n	8022b68 <_ZN6Logger20LoggingAccelPositionEv+0x5c>
    }
    else led_->ColorOrder('M');
 8022b5c:	687b      	ldr	r3, [r7, #4]
 8022b5e:	69db      	ldr	r3, [r3, #28]
 8022b60:	214d      	movs	r1, #77	; 0x4d
 8022b62:	4618      	mov	r0, r3
 8022b64:	f7fe fea0 	bl	80218a8 <_ZN3Led10ColorOrderEc>

    if(straight)
 8022b68:	7ffb      	ldrb	r3, [r7, #31]
 8022b6a:	2b00      	cmp	r3, #0
 8022b6c:	d02d      	beq.n	8022bca <_ZN6Logger20LoggingAccelPositionEv+0xbe>
    {
        accel_straight_count++;
 8022b6e:	4b33      	ldr	r3, [pc, #204]	; (8022c3c <_ZN6Logger20LoggingAccelPositionEv+0x130>)
 8022b70:	881b      	ldrh	r3, [r3, #0]
 8022b72:	3301      	adds	r3, #1
 8022b74:	b29a      	uxth	r2, r3
 8022b76:	4b31      	ldr	r3, [pc, #196]	; (8022c3c <_ZN6Logger20LoggingAccelPositionEv+0x130>)
 8022b78:	801a      	strh	r2, [r3, #0]
        if(accel_straight_count >= CNT_OF_ACCEL_STEP_UP && accel_step < NUM_OF_ACCEL_STEP)
 8022b7a:	4b30      	ldr	r3, [pc, #192]	; (8022c3c <_ZN6Logger20LoggingAccelPositionEv+0x130>)
 8022b7c:	881b      	ldrh	r3, [r3, #0]
 8022b7e:	2b03      	cmp	r3, #3
 8022b80:	d957      	bls.n	8022c32 <_ZN6Logger20LoggingAccelPositionEv+0x126>
 8022b82:	4b2f      	ldr	r3, [pc, #188]	; (8022c40 <_ZN6Logger20LoggingAccelPositionEv+0x134>)
 8022b84:	781b      	ldrb	r3, [r3, #0]
 8022b86:	2b04      	cmp	r3, #4
 8022b88:	d853      	bhi.n	8022c32 <_ZN6Logger20LoggingAccelPositionEv+0x126>
        {
            accel_step++;
 8022b8a:	4b2d      	ldr	r3, [pc, #180]	; (8022c40 <_ZN6Logger20LoggingAccelPositionEv+0x134>)
 8022b8c:	781b      	ldrb	r3, [r3, #0]
 8022b8e:	3301      	adds	r3, #1
 8022b90:	b2da      	uxtb	r2, r3
 8022b92:	4b2b      	ldr	r3, [pc, #172]	; (8022c40 <_ZN6Logger20LoggingAccelPositionEv+0x134>)
 8022b94:	701a      	strb	r2, [r3, #0]

            uint32_t accel_address = uncorrected_address_buff_ - CNT_OF_ACCEL_STEP_UP;
 8022b96:	687b      	ldr	r3, [r7, #4]
 8022b98:	895b      	ldrh	r3, [r3, #10]
 8022b9a:	3b04      	subs	r3, #4
 8022b9c:	613b      	str	r3, [r7, #16]

            uint8_t result = StoreAccelPosition(accel_address, accel_step);
 8022b9e:	4b28      	ldr	r3, [pc, #160]	; (8022c40 <_ZN6Logger20LoggingAccelPositionEv+0x134>)
 8022ba0:	781b      	ldrb	r3, [r3, #0]
 8022ba2:	461a      	mov	r2, r3
 8022ba4:	6939      	ldr	r1, [r7, #16]
 8022ba6:	6878      	ldr	r0, [r7, #4]
 8022ba8:	f000 f854 	bl	8022c54 <_ZN6Logger18StoreAccelPositionEmh>
 8022bac:	4603      	mov	r3, r0
 8022bae:	73fb      	strb	r3, [r7, #15]
#ifdef DEBUG_MODE
    g_store_accel = result;
 8022bb0:	4a24      	ldr	r2, [pc, #144]	; (8022c44 <_ZN6Logger20LoggingAccelPositionEv+0x138>)
 8022bb2:	7bfb      	ldrb	r3, [r7, #15]
 8022bb4:	7013      	strb	r3, [r2, #0]
#endif // DEBUG_MODE
            CheckLoggingSuccess(ERROR_CODE_STORE_ACCEL, result);
 8022bb6:	7bfb      	ldrb	r3, [r7, #15]
 8022bb8:	461a      	mov	r2, r3
 8022bba:	4923      	ldr	r1, [pc, #140]	; (8022c48 <_ZN6Logger20LoggingAccelPositionEv+0x13c>)
 8022bbc:	6878      	ldr	r0, [r7, #4]
 8022bbe:	f7ff ff4f 	bl	8022a60 <_ZN6Logger19CheckLoggingSuccessEmh>

            accel_straight_count = 0;
 8022bc2:	4b1e      	ldr	r3, [pc, #120]	; (8022c3c <_ZN6Logger20LoggingAccelPositionEv+0x130>)
 8022bc4:	2200      	movs	r2, #0
 8022bc6:	801a      	strh	r2, [r3, #0]
        }
        accel_step = 0;
        accel_straight_count = 0;
    }
    else accel_straight_count = 0;
}
 8022bc8:	e033      	b.n	8022c32 <_ZN6Logger20LoggingAccelPositionEv+0x126>
    else if(accel_step != 0)
 8022bca:	4b1d      	ldr	r3, [pc, #116]	; (8022c40 <_ZN6Logger20LoggingAccelPositionEv+0x134>)
 8022bcc:	781b      	ldrb	r3, [r3, #0]
 8022bce:	2b00      	cmp	r3, #0
 8022bd0:	d02c      	beq.n	8022c2c <_ZN6Logger20LoggingAccelPositionEv+0x120>
        for(uint8_t i = 1; i <= accel_step; i++)
 8022bd2:	2301      	movs	r3, #1
 8022bd4:	77bb      	strb	r3, [r7, #30]
 8022bd6:	4b1a      	ldr	r3, [pc, #104]	; (8022c40 <_ZN6Logger20LoggingAccelPositionEv+0x134>)
 8022bd8:	781b      	ldrb	r3, [r3, #0]
 8022bda:	7fba      	ldrb	r2, [r7, #30]
 8022bdc:	429a      	cmp	r2, r3
 8022bde:	d81e      	bhi.n	8022c1e <_ZN6Logger20LoggingAccelPositionEv+0x112>
            uint32_t decel_address = (uncorrected_address_buff_-1) - (DIFF_NEXT_ACCEL_STEP * i);
 8022be0:	687b      	ldr	r3, [r7, #4]
 8022be2:	895b      	ldrh	r3, [r3, #10]
 8022be4:	1e5a      	subs	r2, r3, #1
 8022be6:	7fbb      	ldrb	r3, [r7, #30]
 8022be8:	005b      	lsls	r3, r3, #1
 8022bea:	1ad3      	subs	r3, r2, r3
 8022bec:	61bb      	str	r3, [r7, #24]
            uint8_t decel_step = i << 4;
 8022bee:	7fbb      	ldrb	r3, [r7, #30]
 8022bf0:	011b      	lsls	r3, r3, #4
 8022bf2:	75fb      	strb	r3, [r7, #23]
            uint8_t result = StoreAccelPosition(decel_address, decel_step);
 8022bf4:	7dfb      	ldrb	r3, [r7, #23]
 8022bf6:	461a      	mov	r2, r3
 8022bf8:	69b9      	ldr	r1, [r7, #24]
 8022bfa:	6878      	ldr	r0, [r7, #4]
 8022bfc:	f000 f82a 	bl	8022c54 <_ZN6Logger18StoreAccelPositionEmh>
 8022c00:	4603      	mov	r3, r0
 8022c02:	75bb      	strb	r3, [r7, #22]
    g_store_decel = result;
 8022c04:	4a11      	ldr	r2, [pc, #68]	; (8022c4c <_ZN6Logger20LoggingAccelPositionEv+0x140>)
 8022c06:	7dbb      	ldrb	r3, [r7, #22]
 8022c08:	7013      	strb	r3, [r2, #0]
            CheckLoggingSuccess(ERROR_CODE_STORE_DECEL, result);
 8022c0a:	7dbb      	ldrb	r3, [r7, #22]
 8022c0c:	461a      	mov	r2, r3
 8022c0e:	4910      	ldr	r1, [pc, #64]	; (8022c50 <_ZN6Logger20LoggingAccelPositionEv+0x144>)
 8022c10:	6878      	ldr	r0, [r7, #4]
 8022c12:	f7ff ff25 	bl	8022a60 <_ZN6Logger19CheckLoggingSuccessEmh>
        for(uint8_t i = 1; i <= accel_step; i++)
 8022c16:	7fbb      	ldrb	r3, [r7, #30]
 8022c18:	3301      	adds	r3, #1
 8022c1a:	77bb      	strb	r3, [r7, #30]
 8022c1c:	e7db      	b.n	8022bd6 <_ZN6Logger20LoggingAccelPositionEv+0xca>
        accel_step = 0;
 8022c1e:	4b08      	ldr	r3, [pc, #32]	; (8022c40 <_ZN6Logger20LoggingAccelPositionEv+0x134>)
 8022c20:	2200      	movs	r2, #0
 8022c22:	701a      	strb	r2, [r3, #0]
        accel_straight_count = 0;
 8022c24:	4b05      	ldr	r3, [pc, #20]	; (8022c3c <_ZN6Logger20LoggingAccelPositionEv+0x130>)
 8022c26:	2200      	movs	r2, #0
 8022c28:	801a      	strh	r2, [r3, #0]
}
 8022c2a:	e002      	b.n	8022c32 <_ZN6Logger20LoggingAccelPositionEv+0x126>
    else accel_straight_count = 0;
 8022c2c:	4b03      	ldr	r3, [pc, #12]	; (8022c3c <_ZN6Logger20LoggingAccelPositionEv+0x130>)
 8022c2e:	2200      	movs	r2, #0
 8022c30:	801a      	strh	r2, [r3, #0]
}
 8022c32:	bf00      	nop
 8022c34:	3720      	adds	r7, #32
 8022c36:	46bd      	mov	sp, r7
 8022c38:	bd80      	pop	{r7, pc}
 8022c3a:	bf00      	nop
 8022c3c:	20000258 	.word	0x20000258
 8022c40:	2000025a 	.word	0x2000025a
 8022c44:	2000026d 	.word	0x2000026d
 8022c48:	08018300 	.word	0x08018300
 8022c4c:	2000026e 	.word	0x2000026e
 8022c50:	08018400 	.word	0x08018400

08022c54 <_ZN6Logger18StoreAccelPositionEmh>:

uint8_t Logger::StoreAccelPosition(uint32_t address, uint8_t data)
{
 8022c54:	b580      	push	{r7, lr}
 8022c56:	b084      	sub	sp, #16
 8022c58:	af00      	add	r7, sp, #0
 8022c5a:	60f8      	str	r0, [r7, #12]
 8022c5c:	60b9      	str	r1, [r7, #8]
 8022c5e:	4613      	mov	r3, r2
 8022c60:	71fb      	strb	r3, [r7, #7]
    address += HEAD_ADDRESS_BLOCK_D;
 8022c62:	68bb      	ldr	r3, [r7, #8]
 8022c64:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8022c68:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8022c6c:	60bb      	str	r3, [r7, #8]

    if(!flash_->CheckBlankByte(address, 1)) return 0x01;
 8022c6e:	68fb      	ldr	r3, [r7, #12]
 8022c70:	699b      	ldr	r3, [r3, #24]
 8022c72:	2201      	movs	r2, #1
 8022c74:	68b9      	ldr	r1, [r7, #8]
 8022c76:	4618      	mov	r0, r3
 8022c78:	f7fe fa9c 	bl	80211b4 <_ZN5Flash14CheckBlankByteEmm>
 8022c7c:	4603      	mov	r3, r0
 8022c7e:	f083 0301 	eor.w	r3, r3, #1
 8022c82:	b2db      	uxtb	r3, r3
 8022c84:	2b00      	cmp	r3, #0
 8022c86:	d001      	beq.n	8022c8c <_ZN6Logger18StoreAccelPositionEmh+0x38>
 8022c88:	2301      	movs	r3, #1
 8022c8a:	e00f      	b.n	8022cac <_ZN6Logger18StoreAccelPositionEmh+0x58>
    else if(!flash_->StoreUint8(address, &data, 1)) return 0x02;
 8022c8c:	68fb      	ldr	r3, [r7, #12]
 8022c8e:	6998      	ldr	r0, [r3, #24]
 8022c90:	1dfa      	adds	r2, r7, #7
 8022c92:	2301      	movs	r3, #1
 8022c94:	68b9      	ldr	r1, [r7, #8]
 8022c96:	f7fe f9df 	bl	8021058 <_ZN5Flash10StoreUint8EmPhm>
 8022c9a:	4603      	mov	r3, r0
 8022c9c:	f083 0301 	eor.w	r3, r3, #1
 8022ca0:	b2db      	uxtb	r3, r3
 8022ca2:	2b00      	cmp	r3, #0
 8022ca4:	d001      	beq.n	8022caa <_ZN6Logger18StoreAccelPositionEmh+0x56>
 8022ca6:	2302      	movs	r3, #2
 8022ca8:	e000      	b.n	8022cac <_ZN6Logger18StoreAccelPositionEmh+0x58>

    return 0;
 8022caa:	2300      	movs	r3, #0
}
 8022cac:	4618      	mov	r0, r3
 8022cae:	3710      	adds	r7, #16
 8022cb0:	46bd      	mov	sp, r7
 8022cb2:	bd80      	pop	{r7, pc}

08022cb4 <_ZN6Logger7LoadingEv>:

void Logger::Loading()
{
 8022cb4:	b580      	push	{r7, lr}
 8022cb6:	b084      	sub	sp, #16
 8022cb8:	af00      	add	r7, sp, #0
 8022cba:	6078      	str	r0, [r7, #4]
    {
        target_velocity_ = 0.80;
        led_->ColorOrder('Y');
    }
    */
    uint8_t count = side_sensor_->GetCornerMarkerCount();
 8022cbc:	687b      	ldr	r3, [r7, #4]
 8022cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8022cc0:	4618      	mov	r0, r3
 8022cc2:	f002 fa76 	bl	80251b2 <_ZN10SideSensor20GetCornerMarkerCountEv>
 8022cc6:	4603      	mov	r3, r0
 8022cc8:	73fb      	strb	r3, [r7, #15]

    switch(count)
 8022cca:	7bfb      	ldrb	r3, [r7, #15]
 8022ccc:	2b06      	cmp	r3, #6
 8022cce:	d822      	bhi.n	8022d16 <_ZN6Logger7LoadingEv+0x62>
 8022cd0:	a201      	add	r2, pc, #4	; (adr r2, 8022cd8 <_ZN6Logger7LoadingEv+0x24>)
 8022cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022cd6:	bf00      	nop
 8022cd8:	08022cf5 	.word	0x08022cf5
 8022cdc:	08022d17 	.word	0x08022d17
 8022ce0:	08022cfd 	.word	0x08022cfd
 8022ce4:	08022d05 	.word	0x08022d05
 8022ce8:	08022d17 	.word	0x08022d17
 8022cec:	08022d17 	.word	0x08022d17
 8022cf0:	08022d0f 	.word	0x08022d0f
    {
        case 0: target_velocity_ = 0.9; break;
 8022cf4:	687b      	ldr	r3, [r7, #4]
 8022cf6:	4a0f      	ldr	r2, [pc, #60]	; (8022d34 <_ZN6Logger7LoadingEv+0x80>)
 8022cf8:	611a      	str	r2, [r3, #16]
 8022cfa:	e011      	b.n	8022d20 <_ZN6Logger7LoadingEv+0x6c>
        case 2: target_velocity_ = 0.9; break;
 8022cfc:	687b      	ldr	r3, [r7, #4]
 8022cfe:	4a0d      	ldr	r2, [pc, #52]	; (8022d34 <_ZN6Logger7LoadingEv+0x80>)
 8022d00:	611a      	str	r2, [r3, #16]
 8022d02:	e00d      	b.n	8022d20 <_ZN6Logger7LoadingEv+0x6c>
        case 3: target_velocity_ = MIN_VELOCITY; break;
 8022d04:	687b      	ldr	r3, [r7, #4]
 8022d06:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8022d0a:	611a      	str	r2, [r3, #16]
 8022d0c:	e008      	b.n	8022d20 <_ZN6Logger7LoadingEv+0x6c>
        case 6: target_velocity_ = 0.9; break;
 8022d0e:	687b      	ldr	r3, [r7, #4]
 8022d10:	4a08      	ldr	r2, [pc, #32]	; (8022d34 <_ZN6Logger7LoadingEv+0x80>)
 8022d12:	611a      	str	r2, [r3, #16]
 8022d14:	e004      	b.n	8022d20 <_ZN6Logger7LoadingEv+0x6c>
        default:  target_velocity_ = MIN_VELOCITY; break;
 8022d16:	687b      	ldr	r3, [r7, #4]
 8022d18:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8022d1c:	611a      	str	r2, [r3, #16]
 8022d1e:	bf00      	nop





    loading_now_address_++;
 8022d20:	687b      	ldr	r3, [r7, #4]
 8022d22:	891b      	ldrh	r3, [r3, #8]
 8022d24:	3301      	adds	r3, #1
 8022d26:	b29a      	uxth	r2, r3
 8022d28:	687b      	ldr	r3, [r7, #4]
 8022d2a:	811a      	strh	r2, [r3, #8]
}
 8022d2c:	bf00      	nop
 8022d2e:	3710      	adds	r7, #16
 8022d30:	46bd      	mov	sp, r7
 8022d32:	bd80      	pop	{r7, pc}
 8022d34:	3f666666 	.word	0x3f666666

08022d38 <_ZN6Logger17GetTargetVelocityEv>:
    target_velocity_ = target;
    pre_target = target;
}

float Logger::GetTargetVelocity()
{
 8022d38:	b480      	push	{r7}
 8022d3a:	b083      	sub	sp, #12
 8022d3c:	af00      	add	r7, sp, #0
 8022d3e:	6078      	str	r0, [r7, #4]
    return target_velocity_;
 8022d40:	687b      	ldr	r3, [r7, #4]
 8022d42:	691b      	ldr	r3, [r3, #16]
 8022d44:	ee07 3a90 	vmov	s15, r3
}
 8022d48:	eeb0 0a67 	vmov.f32	s0, s15
 8022d4c:	370c      	adds	r7, #12
 8022d4e:	46bd      	mov	sp, r7
 8022d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022d54:	4770      	bx	lr
	...

08022d58 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8022d58:	b580      	push	{r7, lr}
 8022d5a:	b082      	sub	sp, #8
 8022d5c:	af00      	add	r7, sp, #0
 8022d5e:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2)
 8022d60:	687b      	ldr	r3, [r7, #4]
 8022d62:	681b      	ldr	r3, [r3, #0]
 8022d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8022d68:	d101      	bne.n	8022d6e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    InterruptTim2();
 8022d6a:	f003 f93b 	bl	8025fe4 <InterruptTim2>
  }
  if(htim->Instance == TIM6)
 8022d6e:	687b      	ldr	r3, [r7, #4]
 8022d70:	681b      	ldr	r3, [r3, #0]
 8022d72:	4a08      	ldr	r2, [pc, #32]	; (8022d94 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8022d74:	4293      	cmp	r3, r2
 8022d76:	d101      	bne.n	8022d7c <HAL_TIM_PeriodElapsedCallback+0x24>
  {
    InterruptTim6();
 8022d78:	f003 f924 	bl	8025fc4 <InterruptTim6>
  }
  if(htim->Instance == TIM7)
 8022d7c:	687b      	ldr	r3, [r7, #4]
 8022d7e:	681b      	ldr	r3, [r3, #0]
 8022d80:	4a05      	ldr	r2, [pc, #20]	; (8022d98 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8022d82:	4293      	cmp	r3, r2
 8022d84:	d101      	bne.n	8022d8a <HAL_TIM_PeriodElapsedCallback+0x32>
  {
    InterruptTim7();
 8022d86:	f003 f90d 	bl	8025fa4 <InterruptTim7>
  }
}
 8022d8a:	bf00      	nop
 8022d8c:	3708      	adds	r7, #8
 8022d8e:	46bd      	mov	sp, r7
 8022d90:	bd80      	pop	{r7, pc}
 8022d92:	bf00      	nop
 8022d94:	40001000 	.word	0x40001000
 8022d98:	40001400 	.word	0x40001400

08022d9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8022d9c:	b580      	push	{r7, lr}
 8022d9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8022da0:	f003 f9d0 	bl	8026144 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8022da4:	f000 f822 	bl	8022dec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8022da8:	f000 fd68 	bl	802387c <MX_GPIO_Init>
  MX_DMA_Init();
 8022dac:	f000 fd46 	bl	802383c <MX_DMA_Init>
  MX_ADC1_Init();
 8022db0:	f000 f886 	bl	8022ec0 <MX_ADC1_Init>
  MX_I2C2_Init();
 8022db4:	f000 f98c 	bl	80230d0 <MX_I2C2_Init>
  MX_SPI3_Init();
 8022db8:	f000 f9b8 	bl	802312c <MX_SPI3_Init>
  MX_TIM1_Init();
 8022dbc:	f000 f9ec 	bl	8023198 <MX_TIM1_Init>
  MX_TIM3_Init();
 8022dc0:	f000 fac8 	bl	8023354 <MX_TIM3_Init>
  MX_TIM4_Init();
 8022dc4:	f000 fb40 	bl	8023448 <MX_TIM4_Init>
  MX_TIM6_Init();
 8022dc8:	f000 fbe0 	bl	802358c <MX_TIM6_Init>
  MX_TIM7_Init();
 8022dcc:	f000 fc14 	bl	80235f8 <MX_TIM7_Init>
  MX_TIM8_Init();
 8022dd0:	f000 fc48 	bl	8023664 <MX_TIM8_Init>
  MX_TIM11_Init();
 8022dd4:	f000 fc9e 	bl	8023714 <MX_TIM11_Init>
  MX_TIM12_Init();
 8022dd8:	f000 fcea 	bl	80237b0 <MX_TIM12_Init>
  MX_TIM2_Init();
 8022ddc:	f000 fa6c 	bl	80232b8 <MX_TIM2_Init>
  MX_TIM5_Init();
 8022de0:	f000 fb86 	bl	80234f0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  Init();
 8022de4:	f003 f8d4 	bl	8025f90 <Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8022de8:	e7fe      	b.n	8022de8 <main+0x4c>
	...

08022dec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8022dec:	b580      	push	{r7, lr}
 8022dee:	b094      	sub	sp, #80	; 0x50
 8022df0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8022df2:	f107 0320 	add.w	r3, r7, #32
 8022df6:	2230      	movs	r2, #48	; 0x30
 8022df8:	2100      	movs	r1, #0
 8022dfa:	4618      	mov	r0, r3
 8022dfc:	f007 fa67 	bl	802a2ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8022e00:	f107 030c 	add.w	r3, r7, #12
 8022e04:	2200      	movs	r2, #0
 8022e06:	601a      	str	r2, [r3, #0]
 8022e08:	605a      	str	r2, [r3, #4]
 8022e0a:	609a      	str	r2, [r3, #8]
 8022e0c:	60da      	str	r2, [r3, #12]
 8022e0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8022e10:	2300      	movs	r3, #0
 8022e12:	60bb      	str	r3, [r7, #8]
 8022e14:	4b28      	ldr	r3, [pc, #160]	; (8022eb8 <SystemClock_Config+0xcc>)
 8022e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022e18:	4a27      	ldr	r2, [pc, #156]	; (8022eb8 <SystemClock_Config+0xcc>)
 8022e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8022e1e:	6413      	str	r3, [r2, #64]	; 0x40
 8022e20:	4b25      	ldr	r3, [pc, #148]	; (8022eb8 <SystemClock_Config+0xcc>)
 8022e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8022e28:	60bb      	str	r3, [r7, #8]
 8022e2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8022e2c:	2300      	movs	r3, #0
 8022e2e:	607b      	str	r3, [r7, #4]
 8022e30:	4b22      	ldr	r3, [pc, #136]	; (8022ebc <SystemClock_Config+0xd0>)
 8022e32:	681b      	ldr	r3, [r3, #0]
 8022e34:	4a21      	ldr	r2, [pc, #132]	; (8022ebc <SystemClock_Config+0xd0>)
 8022e36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8022e3a:	6013      	str	r3, [r2, #0]
 8022e3c:	4b1f      	ldr	r3, [pc, #124]	; (8022ebc <SystemClock_Config+0xd0>)
 8022e3e:	681b      	ldr	r3, [r3, #0]
 8022e40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8022e44:	607b      	str	r3, [r7, #4]
 8022e46:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8022e48:	2301      	movs	r3, #1
 8022e4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8022e4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8022e50:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8022e52:	2302      	movs	r3, #2
 8022e54:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8022e56:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8022e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8022e5c:	2306      	movs	r3, #6
 8022e5e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8022e60:	23a8      	movs	r3, #168	; 0xa8
 8022e62:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8022e64:	2302      	movs	r3, #2
 8022e66:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8022e68:	2304      	movs	r3, #4
 8022e6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8022e6c:	f107 0320 	add.w	r3, r7, #32
 8022e70:	4618      	mov	r0, r3
 8022e72:	f005 f849 	bl	8027f08 <HAL_RCC_OscConfig>
 8022e76:	4603      	mov	r3, r0
 8022e78:	2b00      	cmp	r3, #0
 8022e7a:	d001      	beq.n	8022e80 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8022e7c:	f000 fdce 	bl	8023a1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8022e80:	230f      	movs	r3, #15
 8022e82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8022e84:	2302      	movs	r3, #2
 8022e86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8022e88:	2300      	movs	r3, #0
 8022e8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8022e8c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8022e90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8022e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8022e96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8022e98:	f107 030c 	add.w	r3, r7, #12
 8022e9c:	2105      	movs	r1, #5
 8022e9e:	4618      	mov	r0, r3
 8022ea0:	f005 faa2 	bl	80283e8 <HAL_RCC_ClockConfig>
 8022ea4:	4603      	mov	r3, r0
 8022ea6:	2b00      	cmp	r3, #0
 8022ea8:	d001      	beq.n	8022eae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8022eaa:	f000 fdb7 	bl	8023a1c <Error_Handler>
  }
}
 8022eae:	bf00      	nop
 8022eb0:	3750      	adds	r7, #80	; 0x50
 8022eb2:	46bd      	mov	sp, r7
 8022eb4:	bd80      	pop	{r7, pc}
 8022eb6:	bf00      	nop
 8022eb8:	40023800 	.word	0x40023800
 8022ebc:	40007000 	.word	0x40007000

08022ec0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8022ec0:	b580      	push	{r7, lr}
 8022ec2:	b084      	sub	sp, #16
 8022ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8022ec6:	463b      	mov	r3, r7
 8022ec8:	2200      	movs	r2, #0
 8022eca:	601a      	str	r2, [r3, #0]
 8022ecc:	605a      	str	r2, [r3, #4]
 8022ece:	609a      	str	r2, [r3, #8]
 8022ed0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8022ed2:	4b7c      	ldr	r3, [pc, #496]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022ed4:	4a7c      	ldr	r2, [pc, #496]	; (80230c8 <MX_ADC1_Init+0x208>)
 8022ed6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8022ed8:	4b7a      	ldr	r3, [pc, #488]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022eda:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8022ede:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8022ee0:	4b78      	ldr	r3, [pc, #480]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022ee2:	2200      	movs	r2, #0
 8022ee4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8022ee6:	4b77      	ldr	r3, [pc, #476]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022ee8:	2201      	movs	r2, #1
 8022eea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8022eec:	4b75      	ldr	r3, [pc, #468]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022eee:	2201      	movs	r2, #1
 8022ef0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8022ef2:	4b74      	ldr	r3, [pc, #464]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022ef4:	2200      	movs	r2, #0
 8022ef6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8022efa:	4b72      	ldr	r3, [pc, #456]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022efc:	2200      	movs	r2, #0
 8022efe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8022f00:	4b70      	ldr	r3, [pc, #448]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f02:	4a72      	ldr	r2, [pc, #456]	; (80230cc <MX_ADC1_Init+0x20c>)
 8022f04:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8022f06:	4b6f      	ldr	r3, [pc, #444]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f08:	2200      	movs	r2, #0
 8022f0a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 14;
 8022f0c:	4b6d      	ldr	r3, [pc, #436]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f0e:	220e      	movs	r2, #14
 8022f10:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8022f12:	4b6c      	ldr	r3, [pc, #432]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f14:	2201      	movs	r2, #1
 8022f16:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8022f1a:	4b6a      	ldr	r3, [pc, #424]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f1c:	2201      	movs	r2, #1
 8022f1e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8022f20:	4868      	ldr	r0, [pc, #416]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f22:	f003 f9a3 	bl	802626c <HAL_ADC_Init>
 8022f26:	4603      	mov	r3, r0
 8022f28:	2b00      	cmp	r3, #0
 8022f2a:	d001      	beq.n	8022f30 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8022f2c:	f000 fd76 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8022f30:	2303      	movs	r3, #3
 8022f32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8022f34:	2301      	movs	r3, #1
 8022f36:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8022f38:	2301      	movs	r3, #1
 8022f3a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8022f3c:	463b      	mov	r3, r7
 8022f3e:	4619      	mov	r1, r3
 8022f40:	4860      	ldr	r0, [pc, #384]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f42:	f003 fae7 	bl	8026514 <HAL_ADC_ConfigChannel>
 8022f46:	4603      	mov	r3, r0
 8022f48:	2b00      	cmp	r3, #0
 8022f4a:	d001      	beq.n	8022f50 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8022f4c:	f000 fd66 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8022f50:	2304      	movs	r3, #4
 8022f52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8022f54:	2302      	movs	r3, #2
 8022f56:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8022f58:	463b      	mov	r3, r7
 8022f5a:	4619      	mov	r1, r3
 8022f5c:	4859      	ldr	r0, [pc, #356]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f5e:	f003 fad9 	bl	8026514 <HAL_ADC_ConfigChannel>
 8022f62:	4603      	mov	r3, r0
 8022f64:	2b00      	cmp	r3, #0
 8022f66:	d001      	beq.n	8022f6c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8022f68:	f000 fd58 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8022f6c:	2305      	movs	r3, #5
 8022f6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8022f70:	2303      	movs	r3, #3
 8022f72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8022f74:	463b      	mov	r3, r7
 8022f76:	4619      	mov	r1, r3
 8022f78:	4852      	ldr	r0, [pc, #328]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f7a:	f003 facb 	bl	8026514 <HAL_ADC_ConfigChannel>
 8022f7e:	4603      	mov	r3, r0
 8022f80:	2b00      	cmp	r3, #0
 8022f82:	d001      	beq.n	8022f88 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8022f84:	f000 fd4a 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8022f88:	2306      	movs	r3, #6
 8022f8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8022f8c:	2304      	movs	r3, #4
 8022f8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8022f90:	463b      	mov	r3, r7
 8022f92:	4619      	mov	r1, r3
 8022f94:	484b      	ldr	r0, [pc, #300]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022f96:	f003 fabd 	bl	8026514 <HAL_ADC_ConfigChannel>
 8022f9a:	4603      	mov	r3, r0
 8022f9c:	2b00      	cmp	r3, #0
 8022f9e:	d001      	beq.n	8022fa4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8022fa0:	f000 fd3c 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8022fa4:	2307      	movs	r3, #7
 8022fa6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8022fa8:	2305      	movs	r3, #5
 8022faa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8022fac:	463b      	mov	r3, r7
 8022fae:	4619      	mov	r1, r3
 8022fb0:	4844      	ldr	r0, [pc, #272]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022fb2:	f003 faaf 	bl	8026514 <HAL_ADC_ConfigChannel>
 8022fb6:	4603      	mov	r3, r0
 8022fb8:	2b00      	cmp	r3, #0
 8022fba:	d001      	beq.n	8022fc0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8022fbc:	f000 fd2e 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8022fc0:	230e      	movs	r3, #14
 8022fc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8022fc4:	2306      	movs	r3, #6
 8022fc6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8022fc8:	463b      	mov	r3, r7
 8022fca:	4619      	mov	r1, r3
 8022fcc:	483d      	ldr	r0, [pc, #244]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022fce:	f003 faa1 	bl	8026514 <HAL_ADC_ConfigChannel>
 8022fd2:	4603      	mov	r3, r0
 8022fd4:	2b00      	cmp	r3, #0
 8022fd6:	d001      	beq.n	8022fdc <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8022fd8:	f000 fd20 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8022fdc:	230f      	movs	r3, #15
 8022fde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8022fe0:	2307      	movs	r3, #7
 8022fe2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8022fe4:	463b      	mov	r3, r7
 8022fe6:	4619      	mov	r1, r3
 8022fe8:	4836      	ldr	r0, [pc, #216]	; (80230c4 <MX_ADC1_Init+0x204>)
 8022fea:	f003 fa93 	bl	8026514 <HAL_ADC_ConfigChannel>
 8022fee:	4603      	mov	r3, r0
 8022ff0:	2b00      	cmp	r3, #0
 8022ff2:	d001      	beq.n	8022ff8 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8022ff4:	f000 fd12 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8022ff8:	230a      	movs	r3, #10
 8022ffa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8022ffc:	2308      	movs	r3, #8
 8022ffe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8023000:	463b      	mov	r3, r7
 8023002:	4619      	mov	r1, r3
 8023004:	482f      	ldr	r0, [pc, #188]	; (80230c4 <MX_ADC1_Init+0x204>)
 8023006:	f003 fa85 	bl	8026514 <HAL_ADC_ConfigChannel>
 802300a:	4603      	mov	r3, r0
 802300c:	2b00      	cmp	r3, #0
 802300e:	d001      	beq.n	8023014 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8023010:	f000 fd04 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8023014:	230b      	movs	r3, #11
 8023016:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8023018:	2309      	movs	r3, #9
 802301a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 802301c:	463b      	mov	r3, r7
 802301e:	4619      	mov	r1, r3
 8023020:	4828      	ldr	r0, [pc, #160]	; (80230c4 <MX_ADC1_Init+0x204>)
 8023022:	f003 fa77 	bl	8026514 <HAL_ADC_ConfigChannel>
 8023026:	4603      	mov	r3, r0
 8023028:	2b00      	cmp	r3, #0
 802302a:	d001      	beq.n	8023030 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 802302c:	f000 fcf6 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8023030:	230c      	movs	r3, #12
 8023032:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8023034:	230a      	movs	r3, #10
 8023036:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8023038:	463b      	mov	r3, r7
 802303a:	4619      	mov	r1, r3
 802303c:	4821      	ldr	r0, [pc, #132]	; (80230c4 <MX_ADC1_Init+0x204>)
 802303e:	f003 fa69 	bl	8026514 <HAL_ADC_ConfigChannel>
 8023042:	4603      	mov	r3, r0
 8023044:	2b00      	cmp	r3, #0
 8023046:	d001      	beq.n	802304c <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8023048:	f000 fce8 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 802304c:	230d      	movs	r3, #13
 802304e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8023050:	230b      	movs	r3, #11
 8023052:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8023054:	463b      	mov	r3, r7
 8023056:	4619      	mov	r1, r3
 8023058:	481a      	ldr	r0, [pc, #104]	; (80230c4 <MX_ADC1_Init+0x204>)
 802305a:	f003 fa5b 	bl	8026514 <HAL_ADC_ConfigChannel>
 802305e:	4603      	mov	r3, r0
 8023060:	2b00      	cmp	r3, #0
 8023062:	d001      	beq.n	8023068 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8023064:	f000 fcda 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8023068:	2302      	movs	r3, #2
 802306a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 802306c:	230c      	movs	r3, #12
 802306e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8023070:	463b      	mov	r3, r7
 8023072:	4619      	mov	r1, r3
 8023074:	4813      	ldr	r0, [pc, #76]	; (80230c4 <MX_ADC1_Init+0x204>)
 8023076:	f003 fa4d 	bl	8026514 <HAL_ADC_ConfigChannel>
 802307a:	4603      	mov	r3, r0
 802307c:	2b00      	cmp	r3, #0
 802307e:	d001      	beq.n	8023084 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8023080:	f000 fccc 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8023084:	2301      	movs	r3, #1
 8023086:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8023088:	230d      	movs	r3, #13
 802308a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 802308c:	463b      	mov	r3, r7
 802308e:	4619      	mov	r1, r3
 8023090:	480c      	ldr	r0, [pc, #48]	; (80230c4 <MX_ADC1_Init+0x204>)
 8023092:	f003 fa3f 	bl	8026514 <HAL_ADC_ConfigChannel>
 8023096:	4603      	mov	r3, r0
 8023098:	2b00      	cmp	r3, #0
 802309a:	d001      	beq.n	80230a0 <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 802309c:	f000 fcbe 	bl	8023a1c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80230a0:	2300      	movs	r3, #0
 80230a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80230a4:	230e      	movs	r3, #14
 80230a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80230a8:	463b      	mov	r3, r7
 80230aa:	4619      	mov	r1, r3
 80230ac:	4805      	ldr	r0, [pc, #20]	; (80230c4 <MX_ADC1_Init+0x204>)
 80230ae:	f003 fa31 	bl	8026514 <HAL_ADC_ConfigChannel>
 80230b2:	4603      	mov	r3, r0
 80230b4:	2b00      	cmp	r3, #0
 80230b6:	d001      	beq.n	80230bc <MX_ADC1_Init+0x1fc>
  {
    Error_Handler();
 80230b8:	f000 fcb0 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80230bc:	bf00      	nop
 80230be:	3710      	adds	r7, #16
 80230c0:	46bd      	mov	sp, r7
 80230c2:	bd80      	pop	{r7, pc}
 80230c4:	200112f8 	.word	0x200112f8
 80230c8:	40012000 	.word	0x40012000
 80230cc:	0f000001 	.word	0x0f000001

080230d0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80230d0:	b580      	push	{r7, lr}
 80230d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80230d4:	4b12      	ldr	r3, [pc, #72]	; (8023120 <MX_I2C2_Init+0x50>)
 80230d6:	4a13      	ldr	r2, [pc, #76]	; (8023124 <MX_I2C2_Init+0x54>)
 80230d8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80230da:	4b11      	ldr	r3, [pc, #68]	; (8023120 <MX_I2C2_Init+0x50>)
 80230dc:	4a12      	ldr	r2, [pc, #72]	; (8023128 <MX_I2C2_Init+0x58>)
 80230de:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80230e0:	4b0f      	ldr	r3, [pc, #60]	; (8023120 <MX_I2C2_Init+0x50>)
 80230e2:	2200      	movs	r2, #0
 80230e4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80230e6:	4b0e      	ldr	r3, [pc, #56]	; (8023120 <MX_I2C2_Init+0x50>)
 80230e8:	2200      	movs	r2, #0
 80230ea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80230ec:	4b0c      	ldr	r3, [pc, #48]	; (8023120 <MX_I2C2_Init+0x50>)
 80230ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80230f2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80230f4:	4b0a      	ldr	r3, [pc, #40]	; (8023120 <MX_I2C2_Init+0x50>)
 80230f6:	2200      	movs	r2, #0
 80230f8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80230fa:	4b09      	ldr	r3, [pc, #36]	; (8023120 <MX_I2C2_Init+0x50>)
 80230fc:	2200      	movs	r2, #0
 80230fe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8023100:	4b07      	ldr	r3, [pc, #28]	; (8023120 <MX_I2C2_Init+0x50>)
 8023102:	2200      	movs	r2, #0
 8023104:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8023106:	4b06      	ldr	r3, [pc, #24]	; (8023120 <MX_I2C2_Init+0x50>)
 8023108:	2200      	movs	r2, #0
 802310a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 802310c:	4804      	ldr	r0, [pc, #16]	; (8023120 <MX_I2C2_Init+0x50>)
 802310e:	f004 fdc3 	bl	8027c98 <HAL_I2C_Init>
 8023112:	4603      	mov	r3, r0
 8023114:	2b00      	cmp	r3, #0
 8023116:	d001      	beq.n	802311c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8023118:	f000 fc80 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 802311c:	bf00      	nop
 802311e:	bd80      	pop	{r7, pc}
 8023120:	200111cc 	.word	0x200111cc
 8023124:	40005800 	.word	0x40005800
 8023128:	000186a0 	.word	0x000186a0

0802312c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 802312c:	b580      	push	{r7, lr}
 802312e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8023130:	4b17      	ldr	r3, [pc, #92]	; (8023190 <MX_SPI3_Init+0x64>)
 8023132:	4a18      	ldr	r2, [pc, #96]	; (8023194 <MX_SPI3_Init+0x68>)
 8023134:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8023136:	4b16      	ldr	r3, [pc, #88]	; (8023190 <MX_SPI3_Init+0x64>)
 8023138:	f44f 7282 	mov.w	r2, #260	; 0x104
 802313c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 802313e:	4b14      	ldr	r3, [pc, #80]	; (8023190 <MX_SPI3_Init+0x64>)
 8023140:	2200      	movs	r2, #0
 8023142:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8023144:	4b12      	ldr	r3, [pc, #72]	; (8023190 <MX_SPI3_Init+0x64>)
 8023146:	2200      	movs	r2, #0
 8023148:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 802314a:	4b11      	ldr	r3, [pc, #68]	; (8023190 <MX_SPI3_Init+0x64>)
 802314c:	2200      	movs	r2, #0
 802314e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8023150:	4b0f      	ldr	r3, [pc, #60]	; (8023190 <MX_SPI3_Init+0x64>)
 8023152:	2200      	movs	r2, #0
 8023154:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8023156:	4b0e      	ldr	r3, [pc, #56]	; (8023190 <MX_SPI3_Init+0x64>)
 8023158:	f44f 7200 	mov.w	r2, #512	; 0x200
 802315c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 802315e:	4b0c      	ldr	r3, [pc, #48]	; (8023190 <MX_SPI3_Init+0x64>)
 8023160:	2238      	movs	r2, #56	; 0x38
 8023162:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8023164:	4b0a      	ldr	r3, [pc, #40]	; (8023190 <MX_SPI3_Init+0x64>)
 8023166:	2200      	movs	r2, #0
 8023168:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 802316a:	4b09      	ldr	r3, [pc, #36]	; (8023190 <MX_SPI3_Init+0x64>)
 802316c:	2200      	movs	r2, #0
 802316e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8023170:	4b07      	ldr	r3, [pc, #28]	; (8023190 <MX_SPI3_Init+0x64>)
 8023172:	2200      	movs	r2, #0
 8023174:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8023176:	4b06      	ldr	r3, [pc, #24]	; (8023190 <MX_SPI3_Init+0x64>)
 8023178:	220a      	movs	r2, #10
 802317a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 802317c:	4804      	ldr	r0, [pc, #16]	; (8023190 <MX_SPI3_Init+0x64>)
 802317e:	f005 faeb 	bl	8028758 <HAL_SPI_Init>
 8023182:	4603      	mov	r3, r0
 8023184:	2b00      	cmp	r3, #0
 8023186:	d001      	beq.n	802318c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8023188:	f000 fc48 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 802318c:	bf00      	nop
 802318e:	bd80      	pop	{r7, pc}
 8023190:	200112a0 	.word	0x200112a0
 8023194:	40003c00 	.word	0x40003c00

08023198 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8023198:	b580      	push	{r7, lr}
 802319a:	b092      	sub	sp, #72	; 0x48
 802319c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802319e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80231a2:	2200      	movs	r2, #0
 80231a4:	601a      	str	r2, [r3, #0]
 80231a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80231a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80231ac:	2200      	movs	r2, #0
 80231ae:	601a      	str	r2, [r3, #0]
 80231b0:	605a      	str	r2, [r3, #4]
 80231b2:	609a      	str	r2, [r3, #8]
 80231b4:	60da      	str	r2, [r3, #12]
 80231b6:	611a      	str	r2, [r3, #16]
 80231b8:	615a      	str	r2, [r3, #20]
 80231ba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80231bc:	1d3b      	adds	r3, r7, #4
 80231be:	2220      	movs	r2, #32
 80231c0:	2100      	movs	r1, #0
 80231c2:	4618      	mov	r0, r3
 80231c4:	f007 f883 	bl	802a2ce <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80231c8:	4b39      	ldr	r3, [pc, #228]	; (80232b0 <MX_TIM1_Init+0x118>)
 80231ca:	4a3a      	ldr	r2, [pc, #232]	; (80232b4 <MX_TIM1_Init+0x11c>)
 80231cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80231ce:	4b38      	ldr	r3, [pc, #224]	; (80232b0 <MX_TIM1_Init+0x118>)
 80231d0:	2201      	movs	r2, #1
 80231d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80231d4:	4b36      	ldr	r3, [pc, #216]	; (80232b0 <MX_TIM1_Init+0x118>)
 80231d6:	2200      	movs	r2, #0
 80231d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1049;
 80231da:	4b35      	ldr	r3, [pc, #212]	; (80232b0 <MX_TIM1_Init+0x118>)
 80231dc:	f240 4219 	movw	r2, #1049	; 0x419
 80231e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80231e2:	4b33      	ldr	r3, [pc, #204]	; (80232b0 <MX_TIM1_Init+0x118>)
 80231e4:	2200      	movs	r2, #0
 80231e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80231e8:	4b31      	ldr	r3, [pc, #196]	; (80232b0 <MX_TIM1_Init+0x118>)
 80231ea:	2200      	movs	r2, #0
 80231ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80231ee:	4b30      	ldr	r3, [pc, #192]	; (80232b0 <MX_TIM1_Init+0x118>)
 80231f0:	2200      	movs	r2, #0
 80231f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80231f4:	482e      	ldr	r0, [pc, #184]	; (80232b0 <MX_TIM1_Init+0x118>)
 80231f6:	f006 f852 	bl	802929e <HAL_TIM_PWM_Init>
 80231fa:	4603      	mov	r3, r0
 80231fc:	2b00      	cmp	r3, #0
 80231fe:	d001      	beq.n	8023204 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8023200:	f000 fc0c 	bl	8023a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8023204:	2300      	movs	r3, #0
 8023206:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8023208:	2300      	movs	r3, #0
 802320a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 802320c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8023210:	4619      	mov	r1, r3
 8023212:	4827      	ldr	r0, [pc, #156]	; (80232b0 <MX_TIM1_Init+0x118>)
 8023214:	f006 ff34 	bl	802a080 <HAL_TIMEx_MasterConfigSynchronization>
 8023218:	4603      	mov	r3, r0
 802321a:	2b00      	cmp	r3, #0
 802321c:	d001      	beq.n	8023222 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 802321e:	f000 fbfd 	bl	8023a1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8023222:	2360      	movs	r3, #96	; 0x60
 8023224:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8023226:	2300      	movs	r3, #0
 8023228:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 802322a:	2300      	movs	r3, #0
 802322c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 802322e:	2300      	movs	r3, #0
 8023230:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8023232:	2300      	movs	r3, #0
 8023234:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8023236:	2300      	movs	r3, #0
 8023238:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 802323a:	2300      	movs	r3, #0
 802323c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 802323e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8023242:	2204      	movs	r2, #4
 8023244:	4619      	mov	r1, r3
 8023246:	481a      	ldr	r0, [pc, #104]	; (80232b0 <MX_TIM1_Init+0x118>)
 8023248:	f006 fa64 	bl	8029714 <HAL_TIM_PWM_ConfigChannel>
 802324c:	4603      	mov	r3, r0
 802324e:	2b00      	cmp	r3, #0
 8023250:	d001      	beq.n	8023256 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8023252:	f000 fbe3 	bl	8023a1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8023256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 802325a:	220c      	movs	r2, #12
 802325c:	4619      	mov	r1, r3
 802325e:	4814      	ldr	r0, [pc, #80]	; (80232b0 <MX_TIM1_Init+0x118>)
 8023260:	f006 fa58 	bl	8029714 <HAL_TIM_PWM_ConfigChannel>
 8023264:	4603      	mov	r3, r0
 8023266:	2b00      	cmp	r3, #0
 8023268:	d001      	beq.n	802326e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 802326a:	f000 fbd7 	bl	8023a1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 802326e:	2300      	movs	r3, #0
 8023270:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8023272:	2300      	movs	r3, #0
 8023274:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8023276:	2300      	movs	r3, #0
 8023278:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 802327a:	2300      	movs	r3, #0
 802327c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 802327e:	2300      	movs	r3, #0
 8023280:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8023282:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8023286:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8023288:	2300      	movs	r3, #0
 802328a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 802328c:	1d3b      	adds	r3, r7, #4
 802328e:	4619      	mov	r1, r3
 8023290:	4807      	ldr	r0, [pc, #28]	; (80232b0 <MX_TIM1_Init+0x118>)
 8023292:	f006 ff71 	bl	802a178 <HAL_TIMEx_ConfigBreakDeadTime>
 8023296:	4603      	mov	r3, r0
 8023298:	2b00      	cmp	r3, #0
 802329a:	d001      	beq.n	80232a0 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 802329c:	f000 fbbe 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80232a0:	4803      	ldr	r0, [pc, #12]	; (80232b0 <MX_TIM1_Init+0x118>)
 80232a2:	f002 faeb 	bl	802587c <HAL_TIM_MspPostInit>

}
 80232a6:	bf00      	nop
 80232a8:	3748      	adds	r7, #72	; 0x48
 80232aa:	46bd      	mov	sp, r7
 80232ac:	bd80      	pop	{r7, pc}
 80232ae:	bf00      	nop
 80232b0:	20011420 	.word	0x20011420
 80232b4:	40010000 	.word	0x40010000

080232b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80232b8:	b580      	push	{r7, lr}
 80232ba:	b086      	sub	sp, #24
 80232bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80232be:	f107 0308 	add.w	r3, r7, #8
 80232c2:	2200      	movs	r2, #0
 80232c4:	601a      	str	r2, [r3, #0]
 80232c6:	605a      	str	r2, [r3, #4]
 80232c8:	609a      	str	r2, [r3, #8]
 80232ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80232cc:	463b      	mov	r3, r7
 80232ce:	2200      	movs	r2, #0
 80232d0:	601a      	str	r2, [r3, #0]
 80232d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80232d4:	4b1d      	ldr	r3, [pc, #116]	; (802334c <MX_TIM2_Init+0x94>)
 80232d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80232da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 80232dc:	4b1b      	ldr	r3, [pc, #108]	; (802334c <MX_TIM2_Init+0x94>)
 80232de:	2204      	movs	r2, #4
 80232e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80232e2:	4b1a      	ldr	r3, [pc, #104]	; (802334c <MX_TIM2_Init+0x94>)
 80232e4:	2200      	movs	r2, #0
 80232e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 104999;
 80232e8:	4b18      	ldr	r3, [pc, #96]	; (802334c <MX_TIM2_Init+0x94>)
 80232ea:	4a19      	ldr	r2, [pc, #100]	; (8023350 <MX_TIM2_Init+0x98>)
 80232ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80232ee:	4b17      	ldr	r3, [pc, #92]	; (802334c <MX_TIM2_Init+0x94>)
 80232f0:	2200      	movs	r2, #0
 80232f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80232f4:	4b15      	ldr	r3, [pc, #84]	; (802334c <MX_TIM2_Init+0x94>)
 80232f6:	2200      	movs	r2, #0
 80232f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80232fa:	4814      	ldr	r0, [pc, #80]	; (802334c <MX_TIM2_Init+0x94>)
 80232fc:	f005 ff80 	bl	8029200 <HAL_TIM_Base_Init>
 8023300:	4603      	mov	r3, r0
 8023302:	2b00      	cmp	r3, #0
 8023304:	d001      	beq.n	802330a <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8023306:	f000 fb89 	bl	8023a1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 802330a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802330e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8023310:	f107 0308 	add.w	r3, r7, #8
 8023314:	4619      	mov	r1, r3
 8023316:	480d      	ldr	r0, [pc, #52]	; (802334c <MX_TIM2_Init+0x94>)
 8023318:	f006 fac2 	bl	80298a0 <HAL_TIM_ConfigClockSource>
 802331c:	4603      	mov	r3, r0
 802331e:	2b00      	cmp	r3, #0
 8023320:	d001      	beq.n	8023326 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8023322:	f000 fb7b 	bl	8023a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8023326:	2300      	movs	r3, #0
 8023328:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802332a:	2300      	movs	r3, #0
 802332c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 802332e:	463b      	mov	r3, r7
 8023330:	4619      	mov	r1, r3
 8023332:	4806      	ldr	r0, [pc, #24]	; (802334c <MX_TIM2_Init+0x94>)
 8023334:	f006 fea4 	bl	802a080 <HAL_TIMEx_MasterConfigSynchronization>
 8023338:	4603      	mov	r3, r0
 802333a:	2b00      	cmp	r3, #0
 802333c:	d001      	beq.n	8023342 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 802333e:	f000 fb6d 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8023342:	bf00      	nop
 8023344:	3718      	adds	r7, #24
 8023346:	46bd      	mov	sp, r7
 8023348:	bd80      	pop	{r7, pc}
 802334a:	bf00      	nop
 802334c:	20011460 	.word	0x20011460
 8023350:	00019a27 	.word	0x00019a27

08023354 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8023354:	b580      	push	{r7, lr}
 8023356:	b08a      	sub	sp, #40	; 0x28
 8023358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802335a:	f107 0320 	add.w	r3, r7, #32
 802335e:	2200      	movs	r2, #0
 8023360:	601a      	str	r2, [r3, #0]
 8023362:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8023364:	1d3b      	adds	r3, r7, #4
 8023366:	2200      	movs	r2, #0
 8023368:	601a      	str	r2, [r3, #0]
 802336a:	605a      	str	r2, [r3, #4]
 802336c:	609a      	str	r2, [r3, #8]
 802336e:	60da      	str	r2, [r3, #12]
 8023370:	611a      	str	r2, [r3, #16]
 8023372:	615a      	str	r2, [r3, #20]
 8023374:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8023376:	4b32      	ldr	r3, [pc, #200]	; (8023440 <MX_TIM3_Init+0xec>)
 8023378:	4a32      	ldr	r2, [pc, #200]	; (8023444 <MX_TIM3_Init+0xf0>)
 802337a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 802337c:	4b30      	ldr	r3, [pc, #192]	; (8023440 <MX_TIM3_Init+0xec>)
 802337e:	2200      	movs	r2, #0
 8023380:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8023382:	4b2f      	ldr	r3, [pc, #188]	; (8023440 <MX_TIM3_Init+0xec>)
 8023384:	2200      	movs	r2, #0
 8023386:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8023388:	4b2d      	ldr	r3, [pc, #180]	; (8023440 <MX_TIM3_Init+0xec>)
 802338a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802338e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8023390:	4b2b      	ldr	r3, [pc, #172]	; (8023440 <MX_TIM3_Init+0xec>)
 8023392:	2200      	movs	r2, #0
 8023394:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8023396:	4b2a      	ldr	r3, [pc, #168]	; (8023440 <MX_TIM3_Init+0xec>)
 8023398:	2200      	movs	r2, #0
 802339a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 802339c:	4828      	ldr	r0, [pc, #160]	; (8023440 <MX_TIM3_Init+0xec>)
 802339e:	f005 ff7e 	bl	802929e <HAL_TIM_PWM_Init>
 80233a2:	4603      	mov	r3, r0
 80233a4:	2b00      	cmp	r3, #0
 80233a6:	d001      	beq.n	80233ac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80233a8:	f000 fb38 	bl	8023a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80233ac:	2300      	movs	r3, #0
 80233ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80233b0:	2300      	movs	r3, #0
 80233b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80233b4:	f107 0320 	add.w	r3, r7, #32
 80233b8:	4619      	mov	r1, r3
 80233ba:	4821      	ldr	r0, [pc, #132]	; (8023440 <MX_TIM3_Init+0xec>)
 80233bc:	f006 fe60 	bl	802a080 <HAL_TIMEx_MasterConfigSynchronization>
 80233c0:	4603      	mov	r3, r0
 80233c2:	2b00      	cmp	r3, #0
 80233c4:	d001      	beq.n	80233ca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80233c6:	f000 fb29 	bl	8023a1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80233ca:	2360      	movs	r3, #96	; 0x60
 80233cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80233ce:	2300      	movs	r3, #0
 80233d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80233d2:	2300      	movs	r3, #0
 80233d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80233d6:	2300      	movs	r3, #0
 80233d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80233da:	1d3b      	adds	r3, r7, #4
 80233dc:	2200      	movs	r2, #0
 80233de:	4619      	mov	r1, r3
 80233e0:	4817      	ldr	r0, [pc, #92]	; (8023440 <MX_TIM3_Init+0xec>)
 80233e2:	f006 f997 	bl	8029714 <HAL_TIM_PWM_ConfigChannel>
 80233e6:	4603      	mov	r3, r0
 80233e8:	2b00      	cmp	r3, #0
 80233ea:	d001      	beq.n	80233f0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80233ec:	f000 fb16 	bl	8023a1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80233f0:	1d3b      	adds	r3, r7, #4
 80233f2:	2204      	movs	r2, #4
 80233f4:	4619      	mov	r1, r3
 80233f6:	4812      	ldr	r0, [pc, #72]	; (8023440 <MX_TIM3_Init+0xec>)
 80233f8:	f006 f98c 	bl	8029714 <HAL_TIM_PWM_ConfigChannel>
 80233fc:	4603      	mov	r3, r0
 80233fe:	2b00      	cmp	r3, #0
 8023400:	d001      	beq.n	8023406 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8023402:	f000 fb0b 	bl	8023a1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8023406:	1d3b      	adds	r3, r7, #4
 8023408:	2208      	movs	r2, #8
 802340a:	4619      	mov	r1, r3
 802340c:	480c      	ldr	r0, [pc, #48]	; (8023440 <MX_TIM3_Init+0xec>)
 802340e:	f006 f981 	bl	8029714 <HAL_TIM_PWM_ConfigChannel>
 8023412:	4603      	mov	r3, r0
 8023414:	2b00      	cmp	r3, #0
 8023416:	d001      	beq.n	802341c <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8023418:	f000 fb00 	bl	8023a1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 802341c:	1d3b      	adds	r3, r7, #4
 802341e:	220c      	movs	r2, #12
 8023420:	4619      	mov	r1, r3
 8023422:	4807      	ldr	r0, [pc, #28]	; (8023440 <MX_TIM3_Init+0xec>)
 8023424:	f006 f976 	bl	8029714 <HAL_TIM_PWM_ConfigChannel>
 8023428:	4603      	mov	r3, r0
 802342a:	2b00      	cmp	r3, #0
 802342c:	d001      	beq.n	8023432 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 802342e:	f000 faf5 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8023432:	4803      	ldr	r0, [pc, #12]	; (8023440 <MX_TIM3_Init+0xec>)
 8023434:	f002 fa22 	bl	802587c <HAL_TIM_MspPostInit>

}
 8023438:	bf00      	nop
 802343a:	3728      	adds	r7, #40	; 0x28
 802343c:	46bd      	mov	sp, r7
 802343e:	bd80      	pop	{r7, pc}
 8023440:	20011260 	.word	0x20011260
 8023444:	40000400 	.word	0x40000400

08023448 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8023448:	b580      	push	{r7, lr}
 802344a:	b08c      	sub	sp, #48	; 0x30
 802344c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 802344e:	f107 030c 	add.w	r3, r7, #12
 8023452:	2224      	movs	r2, #36	; 0x24
 8023454:	2100      	movs	r1, #0
 8023456:	4618      	mov	r0, r3
 8023458:	f006 ff39 	bl	802a2ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 802345c:	1d3b      	adds	r3, r7, #4
 802345e:	2200      	movs	r2, #0
 8023460:	601a      	str	r2, [r3, #0]
 8023462:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8023464:	4b20      	ldr	r3, [pc, #128]	; (80234e8 <MX_TIM4_Init+0xa0>)
 8023466:	4a21      	ldr	r2, [pc, #132]	; (80234ec <MX_TIM4_Init+0xa4>)
 8023468:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 802346a:	4b1f      	ldr	r3, [pc, #124]	; (80234e8 <MX_TIM4_Init+0xa0>)
 802346c:	2200      	movs	r2, #0
 802346e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8023470:	4b1d      	ldr	r3, [pc, #116]	; (80234e8 <MX_TIM4_Init+0xa0>)
 8023472:	2200      	movs	r2, #0
 8023474:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8023476:	4b1c      	ldr	r3, [pc, #112]	; (80234e8 <MX_TIM4_Init+0xa0>)
 8023478:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802347c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802347e:	4b1a      	ldr	r3, [pc, #104]	; (80234e8 <MX_TIM4_Init+0xa0>)
 8023480:	2200      	movs	r2, #0
 8023482:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8023484:	4b18      	ldr	r3, [pc, #96]	; (80234e8 <MX_TIM4_Init+0xa0>)
 8023486:	2200      	movs	r2, #0
 8023488:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 802348a:	2303      	movs	r3, #3
 802348c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 802348e:	2300      	movs	r3, #0
 8023490:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8023492:	2301      	movs	r3, #1
 8023494:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8023496:	2300      	movs	r3, #0
 8023498:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 802349a:	2300      	movs	r3, #0
 802349c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 802349e:	2300      	movs	r3, #0
 80234a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80234a2:	2301      	movs	r3, #1
 80234a4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80234a6:	2300      	movs	r3, #0
 80234a8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80234aa:	2300      	movs	r3, #0
 80234ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80234ae:	f107 030c 	add.w	r3, r7, #12
 80234b2:	4619      	mov	r1, r3
 80234b4:	480c      	ldr	r0, [pc, #48]	; (80234e8 <MX_TIM4_Init+0xa0>)
 80234b6:	f005 ff5b 	bl	8029370 <HAL_TIM_Encoder_Init>
 80234ba:	4603      	mov	r3, r0
 80234bc:	2b00      	cmp	r3, #0
 80234be:	d001      	beq.n	80234c4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80234c0:	f000 faac 	bl	8023a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80234c4:	2300      	movs	r3, #0
 80234c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80234c8:	2300      	movs	r3, #0
 80234ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80234cc:	1d3b      	adds	r3, r7, #4
 80234ce:	4619      	mov	r1, r3
 80234d0:	4805      	ldr	r0, [pc, #20]	; (80234e8 <MX_TIM4_Init+0xa0>)
 80234d2:	f006 fdd5 	bl	802a080 <HAL_TIMEx_MasterConfigSynchronization>
 80234d6:	4603      	mov	r3, r0
 80234d8:	2b00      	cmp	r3, #0
 80234da:	d001      	beq.n	80234e0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80234dc:	f000 fa9e 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80234e0:	bf00      	nop
 80234e2:	3730      	adds	r7, #48	; 0x30
 80234e4:	46bd      	mov	sp, r7
 80234e6:	bd80      	pop	{r7, pc}
 80234e8:	2001118c 	.word	0x2001118c
 80234ec:	40000800 	.word	0x40000800

080234f0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80234f0:	b580      	push	{r7, lr}
 80234f2:	b086      	sub	sp, #24
 80234f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80234f6:	f107 0308 	add.w	r3, r7, #8
 80234fa:	2200      	movs	r2, #0
 80234fc:	601a      	str	r2, [r3, #0]
 80234fe:	605a      	str	r2, [r3, #4]
 8023500:	609a      	str	r2, [r3, #8]
 8023502:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8023504:	463b      	mov	r3, r7
 8023506:	2200      	movs	r2, #0
 8023508:	601a      	str	r2, [r3, #0]
 802350a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 802350c:	4b1d      	ldr	r3, [pc, #116]	; (8023584 <MX_TIM5_Init+0x94>)
 802350e:	4a1e      	ldr	r2, [pc, #120]	; (8023588 <MX_TIM5_Init+0x98>)
 8023510:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 4;
 8023512:	4b1c      	ldr	r3, [pc, #112]	; (8023584 <MX_TIM5_Init+0x94>)
 8023514:	2204      	movs	r2, #4
 8023516:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8023518:	4b1a      	ldr	r3, [pc, #104]	; (8023584 <MX_TIM5_Init+0x94>)
 802351a:	2200      	movs	r2, #0
 802351c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20999;
 802351e:	4b19      	ldr	r3, [pc, #100]	; (8023584 <MX_TIM5_Init+0x94>)
 8023520:	f245 2207 	movw	r2, #20999	; 0x5207
 8023524:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8023526:	4b17      	ldr	r3, [pc, #92]	; (8023584 <MX_TIM5_Init+0x94>)
 8023528:	2200      	movs	r2, #0
 802352a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802352c:	4b15      	ldr	r3, [pc, #84]	; (8023584 <MX_TIM5_Init+0x94>)
 802352e:	2200      	movs	r2, #0
 8023530:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8023532:	4814      	ldr	r0, [pc, #80]	; (8023584 <MX_TIM5_Init+0x94>)
 8023534:	f005 fe64 	bl	8029200 <HAL_TIM_Base_Init>
 8023538:	4603      	mov	r3, r0
 802353a:	2b00      	cmp	r3, #0
 802353c:	d001      	beq.n	8023542 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 802353e:	f000 fa6d 	bl	8023a1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8023542:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023546:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8023548:	f107 0308 	add.w	r3, r7, #8
 802354c:	4619      	mov	r1, r3
 802354e:	480d      	ldr	r0, [pc, #52]	; (8023584 <MX_TIM5_Init+0x94>)
 8023550:	f006 f9a6 	bl	80298a0 <HAL_TIM_ConfigClockSource>
 8023554:	4603      	mov	r3, r0
 8023556:	2b00      	cmp	r3, #0
 8023558:	d001      	beq.n	802355e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 802355a:	f000 fa5f 	bl	8023a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 802355e:	2300      	movs	r3, #0
 8023560:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8023562:	2300      	movs	r3, #0
 8023564:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8023566:	463b      	mov	r3, r7
 8023568:	4619      	mov	r1, r3
 802356a:	4806      	ldr	r0, [pc, #24]	; (8023584 <MX_TIM5_Init+0x94>)
 802356c:	f006 fd88 	bl	802a080 <HAL_TIMEx_MasterConfigSynchronization>
 8023570:	4603      	mov	r3, r0
 8023572:	2b00      	cmp	r3, #0
 8023574:	d001      	beq.n	802357a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8023576:	f000 fa51 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 802357a:	bf00      	nop
 802357c:	3718      	adds	r7, #24
 802357e:	46bd      	mov	sp, r7
 8023580:	bd80      	pop	{r7, pc}
 8023582:	bf00      	nop
 8023584:	20011220 	.word	0x20011220
 8023588:	40000c00 	.word	0x40000c00

0802358c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 802358c:	b580      	push	{r7, lr}
 802358e:	b082      	sub	sp, #8
 8023590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8023592:	463b      	mov	r3, r7
 8023594:	2200      	movs	r2, #0
 8023596:	601a      	str	r2, [r3, #0]
 8023598:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 802359a:	4b15      	ldr	r3, [pc, #84]	; (80235f0 <MX_TIM6_Init+0x64>)
 802359c:	4a15      	ldr	r2, [pc, #84]	; (80235f4 <MX_TIM6_Init+0x68>)
 802359e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 80235a0:	4b13      	ldr	r3, [pc, #76]	; (80235f0 <MX_TIM6_Init+0x64>)
 80235a2:	2204      	movs	r2, #4
 80235a4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80235a6:	4b12      	ldr	r3, [pc, #72]	; (80235f0 <MX_TIM6_Init+0x64>)
 80235a8:	2200      	movs	r2, #0
 80235aa:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10499;
 80235ac:	4b10      	ldr	r3, [pc, #64]	; (80235f0 <MX_TIM6_Init+0x64>)
 80235ae:	f642 1203 	movw	r2, #10499	; 0x2903
 80235b2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80235b4:	4b0e      	ldr	r3, [pc, #56]	; (80235f0 <MX_TIM6_Init+0x64>)
 80235b6:	2200      	movs	r2, #0
 80235b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80235ba:	480d      	ldr	r0, [pc, #52]	; (80235f0 <MX_TIM6_Init+0x64>)
 80235bc:	f005 fe20 	bl	8029200 <HAL_TIM_Base_Init>
 80235c0:	4603      	mov	r3, r0
 80235c2:	2b00      	cmp	r3, #0
 80235c4:	d001      	beq.n	80235ca <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80235c6:	f000 fa29 	bl	8023a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80235ca:	2300      	movs	r3, #0
 80235cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80235ce:	2300      	movs	r3, #0
 80235d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80235d2:	463b      	mov	r3, r7
 80235d4:	4619      	mov	r1, r3
 80235d6:	4806      	ldr	r0, [pc, #24]	; (80235f0 <MX_TIM6_Init+0x64>)
 80235d8:	f006 fd52 	bl	802a080 <HAL_TIMEx_MasterConfigSynchronization>
 80235dc:	4603      	mov	r3, r0
 80235de:	2b00      	cmp	r3, #0
 80235e0:	d001      	beq.n	80235e6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80235e2:	f000 fa1b 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80235e6:	bf00      	nop
 80235e8:	3708      	adds	r7, #8
 80235ea:	46bd      	mov	sp, r7
 80235ec:	bd80      	pop	{r7, pc}
 80235ee:	bf00      	nop
 80235f0:	200113e0 	.word	0x200113e0
 80235f4:	40001000 	.word	0x40001000

080235f8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80235f8:	b580      	push	{r7, lr}
 80235fa:	b082      	sub	sp, #8
 80235fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80235fe:	463b      	mov	r3, r7
 8023600:	2200      	movs	r2, #0
 8023602:	601a      	str	r2, [r3, #0]
 8023604:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8023606:	4b15      	ldr	r3, [pc, #84]	; (802365c <MX_TIM7_Init+0x64>)
 8023608:	4a15      	ldr	r2, [pc, #84]	; (8023660 <MX_TIM7_Init+0x68>)
 802360a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 4;
 802360c:	4b13      	ldr	r3, [pc, #76]	; (802365c <MX_TIM7_Init+0x64>)
 802360e:	2204      	movs	r2, #4
 8023610:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8023612:	4b12      	ldr	r3, [pc, #72]	; (802365c <MX_TIM7_Init+0x64>)
 8023614:	2200      	movs	r2, #0
 8023616:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1049;
 8023618:	4b10      	ldr	r3, [pc, #64]	; (802365c <MX_TIM7_Init+0x64>)
 802361a:	f240 4219 	movw	r2, #1049	; 0x419
 802361e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8023620:	4b0e      	ldr	r3, [pc, #56]	; (802365c <MX_TIM7_Init+0x64>)
 8023622:	2200      	movs	r2, #0
 8023624:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8023626:	480d      	ldr	r0, [pc, #52]	; (802365c <MX_TIM7_Init+0x64>)
 8023628:	f005 fdea 	bl	8029200 <HAL_TIM_Base_Init>
 802362c:	4603      	mov	r3, r0
 802362e:	2b00      	cmp	r3, #0
 8023630:	d001      	beq.n	8023636 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8023632:	f000 f9f3 	bl	8023a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8023636:	2300      	movs	r3, #0
 8023638:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 802363a:	2300      	movs	r3, #0
 802363c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 802363e:	463b      	mov	r3, r7
 8023640:	4619      	mov	r1, r3
 8023642:	4806      	ldr	r0, [pc, #24]	; (802365c <MX_TIM7_Init+0x64>)
 8023644:	f006 fd1c 	bl	802a080 <HAL_TIMEx_MasterConfigSynchronization>
 8023648:	4603      	mov	r3, r0
 802364a:	2b00      	cmp	r3, #0
 802364c:	d001      	beq.n	8023652 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 802364e:	f000 f9e5 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8023652:	bf00      	nop
 8023654:	3708      	adds	r7, #8
 8023656:	46bd      	mov	sp, r7
 8023658:	bd80      	pop	{r7, pc}
 802365a:	bf00      	nop
 802365c:	200114e0 	.word	0x200114e0
 8023660:	40001400 	.word	0x40001400

08023664 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8023664:	b580      	push	{r7, lr}
 8023666:	b08c      	sub	sp, #48	; 0x30
 8023668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 802366a:	f107 030c 	add.w	r3, r7, #12
 802366e:	2224      	movs	r2, #36	; 0x24
 8023670:	2100      	movs	r1, #0
 8023672:	4618      	mov	r0, r3
 8023674:	f006 fe2b 	bl	802a2ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8023678:	1d3b      	adds	r3, r7, #4
 802367a:	2200      	movs	r2, #0
 802367c:	601a      	str	r2, [r3, #0]
 802367e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8023680:	4b22      	ldr	r3, [pc, #136]	; (802370c <MX_TIM8_Init+0xa8>)
 8023682:	4a23      	ldr	r2, [pc, #140]	; (8023710 <MX_TIM8_Init+0xac>)
 8023684:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8023686:	4b21      	ldr	r3, [pc, #132]	; (802370c <MX_TIM8_Init+0xa8>)
 8023688:	2200      	movs	r2, #0
 802368a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 802368c:	4b1f      	ldr	r3, [pc, #124]	; (802370c <MX_TIM8_Init+0xa8>)
 802368e:	2200      	movs	r2, #0
 8023690:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8023692:	4b1e      	ldr	r3, [pc, #120]	; (802370c <MX_TIM8_Init+0xa8>)
 8023694:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8023698:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 802369a:	4b1c      	ldr	r3, [pc, #112]	; (802370c <MX_TIM8_Init+0xa8>)
 802369c:	2200      	movs	r2, #0
 802369e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80236a0:	4b1a      	ldr	r3, [pc, #104]	; (802370c <MX_TIM8_Init+0xa8>)
 80236a2:	2200      	movs	r2, #0
 80236a4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80236a6:	4b19      	ldr	r3, [pc, #100]	; (802370c <MX_TIM8_Init+0xa8>)
 80236a8:	2200      	movs	r2, #0
 80236aa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80236ac:	2303      	movs	r3, #3
 80236ae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80236b0:	2300      	movs	r3, #0
 80236b2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80236b4:	2301      	movs	r3, #1
 80236b6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80236b8:	2300      	movs	r3, #0
 80236ba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80236bc:	2300      	movs	r3, #0
 80236be:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80236c0:	2300      	movs	r3, #0
 80236c2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80236c4:	2301      	movs	r3, #1
 80236c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80236c8:	2300      	movs	r3, #0
 80236ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80236cc:	2300      	movs	r3, #0
 80236ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80236d0:	f107 030c 	add.w	r3, r7, #12
 80236d4:	4619      	mov	r1, r3
 80236d6:	480d      	ldr	r0, [pc, #52]	; (802370c <MX_TIM8_Init+0xa8>)
 80236d8:	f005 fe4a 	bl	8029370 <HAL_TIM_Encoder_Init>
 80236dc:	4603      	mov	r3, r0
 80236de:	2b00      	cmp	r3, #0
 80236e0:	d001      	beq.n	80236e6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80236e2:	f000 f99b 	bl	8023a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80236e6:	2300      	movs	r3, #0
 80236e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80236ea:	2300      	movs	r3, #0
 80236ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80236ee:	1d3b      	adds	r3, r7, #4
 80236f0:	4619      	mov	r1, r3
 80236f2:	4806      	ldr	r0, [pc, #24]	; (802370c <MX_TIM8_Init+0xa8>)
 80236f4:	f006 fcc4 	bl	802a080 <HAL_TIMEx_MasterConfigSynchronization>
 80236f8:	4603      	mov	r3, r0
 80236fa:	2b00      	cmp	r3, #0
 80236fc:	d001      	beq.n	8023702 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80236fe:	f000 f98d 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8023702:	bf00      	nop
 8023704:	3730      	adds	r7, #48	; 0x30
 8023706:	46bd      	mov	sp, r7
 8023708:	bd80      	pop	{r7, pc}
 802370a:	bf00      	nop
 802370c:	2001114c 	.word	0x2001114c
 8023710:	40010400 	.word	0x40010400

08023714 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8023714:	b580      	push	{r7, lr}
 8023716:	b088      	sub	sp, #32
 8023718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 802371a:	1d3b      	adds	r3, r7, #4
 802371c:	2200      	movs	r2, #0
 802371e:	601a      	str	r2, [r3, #0]
 8023720:	605a      	str	r2, [r3, #4]
 8023722:	609a      	str	r2, [r3, #8]
 8023724:	60da      	str	r2, [r3, #12]
 8023726:	611a      	str	r2, [r3, #16]
 8023728:	615a      	str	r2, [r3, #20]
 802372a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 802372c:	4b1e      	ldr	r3, [pc, #120]	; (80237a8 <MX_TIM11_Init+0x94>)
 802372e:	4a1f      	ldr	r2, [pc, #124]	; (80237ac <MX_TIM11_Init+0x98>)
 8023730:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8023732:	4b1d      	ldr	r3, [pc, #116]	; (80237a8 <MX_TIM11_Init+0x94>)
 8023734:	2200      	movs	r2, #0
 8023736:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8023738:	4b1b      	ldr	r3, [pc, #108]	; (80237a8 <MX_TIM11_Init+0x94>)
 802373a:	2200      	movs	r2, #0
 802373c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1679;
 802373e:	4b1a      	ldr	r3, [pc, #104]	; (80237a8 <MX_TIM11_Init+0x94>)
 8023740:	f240 628f 	movw	r2, #1679	; 0x68f
 8023744:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8023746:	4b18      	ldr	r3, [pc, #96]	; (80237a8 <MX_TIM11_Init+0x94>)
 8023748:	2200      	movs	r2, #0
 802374a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 802374c:	4b16      	ldr	r3, [pc, #88]	; (80237a8 <MX_TIM11_Init+0x94>)
 802374e:	2200      	movs	r2, #0
 8023750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8023752:	4815      	ldr	r0, [pc, #84]	; (80237a8 <MX_TIM11_Init+0x94>)
 8023754:	f005 fd54 	bl	8029200 <HAL_TIM_Base_Init>
 8023758:	4603      	mov	r3, r0
 802375a:	2b00      	cmp	r3, #0
 802375c:	d001      	beq.n	8023762 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 802375e:	f000 f95d 	bl	8023a1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8023762:	4811      	ldr	r0, [pc, #68]	; (80237a8 <MX_TIM11_Init+0x94>)
 8023764:	f005 fd9b 	bl	802929e <HAL_TIM_PWM_Init>
 8023768:	4603      	mov	r3, r0
 802376a:	2b00      	cmp	r3, #0
 802376c:	d001      	beq.n	8023772 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 802376e:	f000 f955 	bl	8023a1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8023772:	2360      	movs	r3, #96	; 0x60
 8023774:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8023776:	2300      	movs	r3, #0
 8023778:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 802377a:	2300      	movs	r3, #0
 802377c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 802377e:	2300      	movs	r3, #0
 8023780:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8023782:	1d3b      	adds	r3, r7, #4
 8023784:	2200      	movs	r2, #0
 8023786:	4619      	mov	r1, r3
 8023788:	4807      	ldr	r0, [pc, #28]	; (80237a8 <MX_TIM11_Init+0x94>)
 802378a:	f005 ffc3 	bl	8029714 <HAL_TIM_PWM_ConfigChannel>
 802378e:	4603      	mov	r3, r0
 8023790:	2b00      	cmp	r3, #0
 8023792:	d001      	beq.n	8023798 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8023794:	f000 f942 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8023798:	4803      	ldr	r0, [pc, #12]	; (80237a8 <MX_TIM11_Init+0x94>)
 802379a:	f002 f86f 	bl	802587c <HAL_TIM_MspPostInit>

}
 802379e:	bf00      	nop
 80237a0:	3720      	adds	r7, #32
 80237a2:	46bd      	mov	sp, r7
 80237a4:	bd80      	pop	{r7, pc}
 80237a6:	bf00      	nop
 80237a8:	20011340 	.word	0x20011340
 80237ac:	40014800 	.word	0x40014800

080237b0 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80237b0:	b580      	push	{r7, lr}
 80237b2:	b088      	sub	sp, #32
 80237b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80237b6:	1d3b      	adds	r3, r7, #4
 80237b8:	2200      	movs	r2, #0
 80237ba:	601a      	str	r2, [r3, #0]
 80237bc:	605a      	str	r2, [r3, #4]
 80237be:	609a      	str	r2, [r3, #8]
 80237c0:	60da      	str	r2, [r3, #12]
 80237c2:	611a      	str	r2, [r3, #16]
 80237c4:	615a      	str	r2, [r3, #20]
 80237c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80237c8:	4b1a      	ldr	r3, [pc, #104]	; (8023834 <MX_TIM12_Init+0x84>)
 80237ca:	4a1b      	ldr	r2, [pc, #108]	; (8023838 <MX_TIM12_Init+0x88>)
 80237cc:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 880;
 80237ce:	4b19      	ldr	r3, [pc, #100]	; (8023834 <MX_TIM12_Init+0x84>)
 80237d0:	f44f 725c 	mov.w	r2, #880	; 0x370
 80237d4:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80237d6:	4b17      	ldr	r3, [pc, #92]	; (8023834 <MX_TIM12_Init+0x84>)
 80237d8:	2200      	movs	r2, #0
 80237da:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 53;
 80237dc:	4b15      	ldr	r3, [pc, #84]	; (8023834 <MX_TIM12_Init+0x84>)
 80237de:	2235      	movs	r2, #53	; 0x35
 80237e0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80237e2:	4b14      	ldr	r3, [pc, #80]	; (8023834 <MX_TIM12_Init+0x84>)
 80237e4:	2200      	movs	r2, #0
 80237e6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80237e8:	4b12      	ldr	r3, [pc, #72]	; (8023834 <MX_TIM12_Init+0x84>)
 80237ea:	2200      	movs	r2, #0
 80237ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80237ee:	4811      	ldr	r0, [pc, #68]	; (8023834 <MX_TIM12_Init+0x84>)
 80237f0:	f005 fd55 	bl	802929e <HAL_TIM_PWM_Init>
 80237f4:	4603      	mov	r3, r0
 80237f6:	2b00      	cmp	r3, #0
 80237f8:	d001      	beq.n	80237fe <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80237fa:	f000 f90f 	bl	8023a1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80237fe:	2360      	movs	r3, #96	; 0x60
 8023800:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8023802:	2300      	movs	r3, #0
 8023804:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8023806:	2300      	movs	r3, #0
 8023808:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 802380a:	2300      	movs	r3, #0
 802380c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 802380e:	1d3b      	adds	r3, r7, #4
 8023810:	2204      	movs	r2, #4
 8023812:	4619      	mov	r1, r3
 8023814:	4807      	ldr	r0, [pc, #28]	; (8023834 <MX_TIM12_Init+0x84>)
 8023816:	f005 ff7d 	bl	8029714 <HAL_TIM_PWM_ConfigChannel>
 802381a:	4603      	mov	r3, r0
 802381c:	2b00      	cmp	r3, #0
 802381e:	d001      	beq.n	8023824 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8023820:	f000 f8fc 	bl	8023a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8023824:	4803      	ldr	r0, [pc, #12]	; (8023834 <MX_TIM12_Init+0x84>)
 8023826:	f002 f829 	bl	802587c <HAL_TIM_MspPostInit>

}
 802382a:	bf00      	nop
 802382c:	3720      	adds	r7, #32
 802382e:	46bd      	mov	sp, r7
 8023830:	bd80      	pop	{r7, pc}
 8023832:	bf00      	nop
 8023834:	200114a0 	.word	0x200114a0
 8023838:	40001800 	.word	0x40001800

0802383c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 802383c:	b580      	push	{r7, lr}
 802383e:	b082      	sub	sp, #8
 8023840:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8023842:	2300      	movs	r3, #0
 8023844:	607b      	str	r3, [r7, #4]
 8023846:	4b0c      	ldr	r3, [pc, #48]	; (8023878 <MX_DMA_Init+0x3c>)
 8023848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802384a:	4a0b      	ldr	r2, [pc, #44]	; (8023878 <MX_DMA_Init+0x3c>)
 802384c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8023850:	6313      	str	r3, [r2, #48]	; 0x30
 8023852:	4b09      	ldr	r3, [pc, #36]	; (8023878 <MX_DMA_Init+0x3c>)
 8023854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802385a:	607b      	str	r3, [r7, #4]
 802385c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 802385e:	2200      	movs	r2, #0
 8023860:	2100      	movs	r1, #0
 8023862:	2038      	movs	r0, #56	; 0x38
 8023864:	f003 f9d1 	bl	8026c0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8023868:	2038      	movs	r0, #56	; 0x38
 802386a:	f003 f9ea 	bl	8026c42 <HAL_NVIC_EnableIRQ>

}
 802386e:	bf00      	nop
 8023870:	3708      	adds	r7, #8
 8023872:	46bd      	mov	sp, r7
 8023874:	bd80      	pop	{r7, pc}
 8023876:	bf00      	nop
 8023878:	40023800 	.word	0x40023800

0802387c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 802387c:	b580      	push	{r7, lr}
 802387e:	b08a      	sub	sp, #40	; 0x28
 8023880:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8023882:	f107 0314 	add.w	r3, r7, #20
 8023886:	2200      	movs	r2, #0
 8023888:	601a      	str	r2, [r3, #0]
 802388a:	605a      	str	r2, [r3, #4]
 802388c:	609a      	str	r2, [r3, #8]
 802388e:	60da      	str	r2, [r3, #12]
 8023890:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8023892:	2300      	movs	r3, #0
 8023894:	613b      	str	r3, [r7, #16]
 8023896:	4b5c      	ldr	r3, [pc, #368]	; (8023a08 <MX_GPIO_Init+0x18c>)
 8023898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802389a:	4a5b      	ldr	r2, [pc, #364]	; (8023a08 <MX_GPIO_Init+0x18c>)
 802389c:	f043 0304 	orr.w	r3, r3, #4
 80238a0:	6313      	str	r3, [r2, #48]	; 0x30
 80238a2:	4b59      	ldr	r3, [pc, #356]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80238a6:	f003 0304 	and.w	r3, r3, #4
 80238aa:	613b      	str	r3, [r7, #16]
 80238ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80238ae:	2300      	movs	r3, #0
 80238b0:	60fb      	str	r3, [r7, #12]
 80238b2:	4b55      	ldr	r3, [pc, #340]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80238b6:	4a54      	ldr	r2, [pc, #336]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80238bc:	6313      	str	r3, [r2, #48]	; 0x30
 80238be:	4b52      	ldr	r3, [pc, #328]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80238c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80238c6:	60fb      	str	r3, [r7, #12]
 80238c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80238ca:	2300      	movs	r3, #0
 80238cc:	60bb      	str	r3, [r7, #8]
 80238ce:	4b4e      	ldr	r3, [pc, #312]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80238d2:	4a4d      	ldr	r2, [pc, #308]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238d4:	f043 0301 	orr.w	r3, r3, #1
 80238d8:	6313      	str	r3, [r2, #48]	; 0x30
 80238da:	4b4b      	ldr	r3, [pc, #300]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80238de:	f003 0301 	and.w	r3, r3, #1
 80238e2:	60bb      	str	r3, [r7, #8]
 80238e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80238e6:	2300      	movs	r3, #0
 80238e8:	607b      	str	r3, [r7, #4]
 80238ea:	4b47      	ldr	r3, [pc, #284]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80238ee:	4a46      	ldr	r2, [pc, #280]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238f0:	f043 0302 	orr.w	r3, r3, #2
 80238f4:	6313      	str	r3, [r2, #48]	; 0x30
 80238f6:	4b44      	ldr	r3, [pc, #272]	; (8023a08 <MX_GPIO_Init+0x18c>)
 80238f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80238fa:	f003 0302 	and.w	r3, r3, #2
 80238fe:	607b      	str	r3, [r7, #4]
 8023900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8023902:	2300      	movs	r3, #0
 8023904:	603b      	str	r3, [r7, #0]
 8023906:	4b40      	ldr	r3, [pc, #256]	; (8023a08 <MX_GPIO_Init+0x18c>)
 8023908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802390a:	4a3f      	ldr	r2, [pc, #252]	; (8023a08 <MX_GPIO_Init+0x18c>)
 802390c:	f043 0308 	orr.w	r3, r3, #8
 8023910:	6313      	str	r3, [r2, #48]	; 0x30
 8023912:	4b3d      	ldr	r3, [pc, #244]	; (8023a08 <MX_GPIO_Init+0x18c>)
 8023914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023916:	f003 0308 	and.w	r3, r3, #8
 802391a:	603b      	str	r3, [r7, #0]
 802391c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 802391e:	2200      	movs	r2, #0
 8023920:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8023924:	4839      	ldr	r0, [pc, #228]	; (8023a0c <MX_GPIO_Init+0x190>)
 8023926:	f004 f99d 	bl	8027c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 802392a:	2201      	movs	r2, #1
 802392c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8023930:	4837      	ldr	r0, [pc, #220]	; (8023a10 <MX_GPIO_Init+0x194>)
 8023932:	f004 f997 	bl	8027c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8023936:	2200      	movs	r2, #0
 8023938:	f44f 4105 	mov.w	r1, #34048	; 0x8500
 802393c:	4835      	ldr	r0, [pc, #212]	; (8023a14 <MX_GPIO_Init+0x198>)
 802393e:	f004 f991 	bl	8027c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8023942:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8023946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8023948:	2301      	movs	r3, #1
 802394a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 802394c:	2300      	movs	r3, #0
 802394e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8023950:	2300      	movs	r3, #0
 8023952:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8023954:	f107 0314 	add.w	r3, r7, #20
 8023958:	4619      	mov	r1, r3
 802395a:	482c      	ldr	r0, [pc, #176]	; (8023a0c <MX_GPIO_Init+0x190>)
 802395c:	f003 ffd0 	bl	8027900 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8023960:	2307      	movs	r3, #7
 8023962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8023964:	2300      	movs	r3, #0
 8023966:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8023968:	2301      	movs	r3, #1
 802396a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802396c:	f107 0314 	add.w	r3, r7, #20
 8023970:	4619      	mov	r1, r3
 8023972:	4827      	ldr	r0, [pc, #156]	; (8023a10 <MX_GPIO_Init+0x194>)
 8023974:	f003 ffc4 	bl	8027900 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8023978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802397c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802397e:	2301      	movs	r3, #1
 8023980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8023982:	2300      	movs	r3, #0
 8023984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8023986:	2300      	movs	r3, #0
 8023988:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802398a:	f107 0314 	add.w	r3, r7, #20
 802398e:	4619      	mov	r1, r3
 8023990:	481f      	ldr	r0, [pc, #124]	; (8023a10 <MX_GPIO_Init+0x194>)
 8023992:	f003 ffb5 	bl	8027900 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_8;
 8023996:	f44f 43c2 	mov.w	r3, #24832	; 0x6100
 802399a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 802399c:	2300      	movs	r3, #0
 802399e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80239a0:	2300      	movs	r3, #0
 80239a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80239a4:	f107 0314 	add.w	r3, r7, #20
 80239a8:	4619      	mov	r1, r3
 80239aa:	4819      	ldr	r0, [pc, #100]	; (8023a10 <MX_GPIO_Init+0x194>)
 80239ac:	f003 ffa8 	bl	8027900 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_15;
 80239b0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80239b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80239b6:	2301      	movs	r3, #1
 80239b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80239ba:	2300      	movs	r3, #0
 80239bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80239be:	2300      	movs	r3, #0
 80239c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80239c2:	f107 0314 	add.w	r3, r7, #20
 80239c6:	4619      	mov	r1, r3
 80239c8:	4812      	ldr	r0, [pc, #72]	; (8023a14 <MX_GPIO_Init+0x198>)
 80239ca:	f003 ff99 	bl	8027900 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80239ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80239d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80239d4:	2300      	movs	r3, #0
 80239d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80239d8:	2301      	movs	r3, #1
 80239da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80239dc:	f107 0314 	add.w	r3, r7, #20
 80239e0:	4619      	mov	r1, r3
 80239e2:	480c      	ldr	r0, [pc, #48]	; (8023a14 <MX_GPIO_Init+0x198>)
 80239e4:	f003 ff8c 	bl	8027900 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80239e8:	2304      	movs	r3, #4
 80239ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80239ec:	2300      	movs	r3, #0
 80239ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80239f0:	2300      	movs	r3, #0
 80239f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80239f4:	f107 0314 	add.w	r3, r7, #20
 80239f8:	4619      	mov	r1, r3
 80239fa:	4807      	ldr	r0, [pc, #28]	; (8023a18 <MX_GPIO_Init+0x19c>)
 80239fc:	f003 ff80 	bl	8027900 <HAL_GPIO_Init>

}
 8023a00:	bf00      	nop
 8023a02:	3728      	adds	r7, #40	; 0x28
 8023a04:	46bd      	mov	sp, r7
 8023a06:	bd80      	pop	{r7, pc}
 8023a08:	40023800 	.word	0x40023800
 8023a0c:	40020800 	.word	0x40020800
 8023a10:	40020400 	.word	0x40020400
 8023a14:	40020000 	.word	0x40020000
 8023a18:	40020c00 	.word	0x40020c00

08023a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8023a1c:	b480      	push	{r7}
 8023a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8023a20:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8023a22:	e7fe      	b.n	8023a22 <Error_Handler+0x6>

08023a24 <_ZN5Motor4InitEv>:
#include "motor.hpp"
#include "declare_extern.h"

void Motor::Init()
{
 8023a24:	b580      	push	{r7, lr}
 8023a26:	b082      	sub	sp, #8
 8023a28:	af00      	add	r7, sp, #0
 8023a2a:	6078      	str	r0, [r7, #4]
    if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK)
 8023a2c:	2104      	movs	r1, #4
 8023a2e:	4812      	ldr	r0, [pc, #72]	; (8023a78 <_ZN5Motor4InitEv+0x54>)
 8023a30:	f005 fc60 	bl	80292f4 <HAL_TIM_PWM_Start>
 8023a34:	4603      	mov	r3, r0
 8023a36:	2b00      	cmp	r3, #0
 8023a38:	bf14      	ite	ne
 8023a3a:	2301      	movne	r3, #1
 8023a3c:	2300      	moveq	r3, #0
 8023a3e:	b2db      	uxtb	r3, r3
 8023a40:	2b00      	cmp	r3, #0
 8023a42:	d004      	beq.n	8023a4e <_ZN5Motor4InitEv+0x2a>
    {
#ifdef DEBUG_MODE
        g_error_handler_tim1_ch2 = true; // MOTOR_R
 8023a44:	4b0d      	ldr	r3, [pc, #52]	; (8023a7c <_ZN5Motor4InitEv+0x58>)
 8023a46:	2201      	movs	r2, #1
 8023a48:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

        Error_Handler();
 8023a4a:	f7ff ffe7 	bl	8023a1c <Error_Handler>
    }

    if(HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4) != HAL_OK)
 8023a4e:	210c      	movs	r1, #12
 8023a50:	4809      	ldr	r0, [pc, #36]	; (8023a78 <_ZN5Motor4InitEv+0x54>)
 8023a52:	f005 fc4f 	bl	80292f4 <HAL_TIM_PWM_Start>
 8023a56:	4603      	mov	r3, r0
 8023a58:	2b00      	cmp	r3, #0
 8023a5a:	bf14      	ite	ne
 8023a5c:	2301      	movne	r3, #1
 8023a5e:	2300      	moveq	r3, #0
 8023a60:	b2db      	uxtb	r3, r3
 8023a62:	2b00      	cmp	r3, #0
 8023a64:	d004      	beq.n	8023a70 <_ZN5Motor4InitEv+0x4c>
    {
#ifdef DEBUG_MODE
        g_error_handler_tim1_ch4 = true; // MOTOR_L
 8023a66:	4b06      	ldr	r3, [pc, #24]	; (8023a80 <_ZN5Motor4InitEv+0x5c>)
 8023a68:	2201      	movs	r2, #1
 8023a6a:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

        Error_Handler();
 8023a6c:	f7ff ffd6 	bl	8023a1c <Error_Handler>
    }
}
 8023a70:	bf00      	nop
 8023a72:	3708      	adds	r7, #8
 8023a74:	46bd      	mov	sp, r7
 8023a76:	bd80      	pop	{r7, pc}
 8023a78:	20011420 	.word	0x20011420
 8023a7c:	20000271 	.word	0x20000271
 8023a80:	20000272 	.word	0x20000272
 8023a84:	00000000 	.word	0x00000000

08023a88 <_ZN5Motor5DriveEff>:

void Motor::Drive(float translation_ratio, float rotation_ratio)
{
 8023a88:	b580      	push	{r7, lr}
 8023a8a:	b08a      	sub	sp, #40	; 0x28
 8023a8c:	af00      	add	r7, sp, #0
 8023a8e:	60f8      	str	r0, [r7, #12]
 8023a90:	ed87 0a02 	vstr	s0, [r7, #8]
 8023a94:	edc7 0a01 	vstr	s1, [r7, #4]
#ifdef DEBUG_MODE
    g_translation_ratio = translation_ratio;
 8023a98:	4a89      	ldr	r2, [pc, #548]	; (8023cc0 <_ZN5Motor5DriveEff+0x238>)
 8023a9a:	68bb      	ldr	r3, [r7, #8]
 8023a9c:	6013      	str	r3, [r2, #0]
    g_rotation_ratio    = rotation_ratio;
 8023a9e:	4a89      	ldr	r2, [pc, #548]	; (8023cc4 <_ZN5Motor5DriveEff+0x23c>)
 8023aa0:	687b      	ldr	r3, [r7, #4]
 8023aa2:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    if(translation_ratio > LIMIT_TRANS_DUTY)       translation_ratio =  LIMIT_TRANS_DUTY;
 8023aa4:	68b8      	ldr	r0, [r7, #8]
 8023aa6:	f7fc fc87 	bl	80203b8 <__aeabi_f2d>
 8023aaa:	a381      	add	r3, pc, #516	; (adr r3, 8023cb0 <_ZN5Motor5DriveEff+0x228>)
 8023aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023ab0:	f7fc ff6a 	bl	8020988 <__aeabi_dcmpgt>
 8023ab4:	4603      	mov	r3, r0
 8023ab6:	2b00      	cmp	r3, #0
 8023ab8:	d002      	beq.n	8023ac0 <_ZN5Motor5DriveEff+0x38>
 8023aba:	4b83      	ldr	r3, [pc, #524]	; (8023cc8 <_ZN5Motor5DriveEff+0x240>)
 8023abc:	60bb      	str	r3, [r7, #8]
 8023abe:	e00c      	b.n	8023ada <_ZN5Motor5DriveEff+0x52>
    else if(translation_ratio < -LIMIT_TRANS_DUTY) translation_ratio = -LIMIT_TRANS_DUTY;
 8023ac0:	68b8      	ldr	r0, [r7, #8]
 8023ac2:	f7fc fc79 	bl	80203b8 <__aeabi_f2d>
 8023ac6:	a37c      	add	r3, pc, #496	; (adr r3, 8023cb8 <_ZN5Motor5DriveEff+0x230>)
 8023ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023acc:	f7fc ff3e 	bl	802094c <__aeabi_dcmplt>
 8023ad0:	4603      	mov	r3, r0
 8023ad2:	2b00      	cmp	r3, #0
 8023ad4:	d001      	beq.n	8023ada <_ZN5Motor5DriveEff+0x52>
 8023ad6:	4b7d      	ldr	r3, [pc, #500]	; (8023ccc <_ZN5Motor5DriveEff+0x244>)
 8023ad8:	60bb      	str	r3, [r7, #8]

    float sum = translation_ratio + rotation_ratio;
 8023ada:	ed97 7a02 	vldr	s14, [r7, #8]
 8023ade:	edd7 7a01 	vldr	s15, [r7, #4]
 8023ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023ae6:	edc7 7a06 	vstr	s15, [r7, #24]
    float excess = 0;
 8023aea:	f04f 0300 	mov.w	r3, #0
 8023aee:	627b      	str	r3, [r7, #36]	; 0x24

    if(sum > 1.0)       excess = sum - 1.0;
 8023af0:	edd7 7a06 	vldr	s15, [r7, #24]
 8023af4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8023af8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023b00:	dd08      	ble.n	8023b14 <_ZN5Motor5DriveEff+0x8c>
 8023b02:	edd7 7a06 	vldr	s15, [r7, #24]
 8023b06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8023b0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8023b0e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8023b12:	e010      	b.n	8023b36 <_ZN5Motor5DriveEff+0xae>
    else if(sum < -1.0) excess = sum + 1.0;
 8023b14:	edd7 7a06 	vldr	s15, [r7, #24]
 8023b18:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8023b1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023b24:	d507      	bpl.n	8023b36 <_ZN5Motor5DriveEff+0xae>
 8023b26:	edd7 7a06 	vldr	s15, [r7, #24]
 8023b2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8023b2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8023b32:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    translation_ratio -= excess;
 8023b36:	ed97 7a02 	vldr	s14, [r7, #8]
 8023b3a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8023b3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8023b42:	edc7 7a02 	vstr	s15, [r7, #8]

#ifdef DEBUG_MODE
    g_sum_raito = sum;
 8023b46:	4a62      	ldr	r2, [pc, #392]	; (8023cd0 <_ZN5Motor5DriveEff+0x248>)
 8023b48:	69bb      	ldr	r3, [r7, #24]
 8023b4a:	6013      	str	r3, [r2, #0]
    g_excess_ratio = excess;
 8023b4c:	4a61      	ldr	r2, [pc, #388]	; (8023cd4 <_ZN5Motor5DriveEff+0x24c>)
 8023b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8023b50:	6013      	str	r3, [r2, #0]
    g_reduced_translation = translation_ratio;
 8023b52:	4a61      	ldr	r2, [pc, #388]	; (8023cd8 <_ZN5Motor5DriveEff+0x250>)
 8023b54:	68bb      	ldr	r3, [r7, #8]
 8023b56:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    float duty_l = translation_ratio - rotation_ratio;
 8023b58:	ed97 7a02 	vldr	s14, [r7, #8]
 8023b5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8023b60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8023b64:	edc7 7a08 	vstr	s15, [r7, #32]
    float duty_r = translation_ratio + rotation_ratio;
 8023b68:	ed97 7a02 	vldr	s14, [r7, #8]
 8023b6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8023b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8023b74:	edc7 7a07 	vstr	s15, [r7, #28]

    if(duty_l > 1.0)       duty_l =  1.0;
 8023b78:	edd7 7a08 	vldr	s15, [r7, #32]
 8023b7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8023b80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023b84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023b88:	dd03      	ble.n	8023b92 <_ZN5Motor5DriveEff+0x10a>
 8023b8a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8023b8e:	623b      	str	r3, [r7, #32]
 8023b90:	e00a      	b.n	8023ba8 <_ZN5Motor5DriveEff+0x120>
    else if(duty_l < -1.0) duty_l = -1.0;
 8023b92:	edd7 7a08 	vldr	s15, [r7, #32]
 8023b96:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8023b9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023ba2:	d501      	bpl.n	8023ba8 <_ZN5Motor5DriveEff+0x120>
 8023ba4:	4b4d      	ldr	r3, [pc, #308]	; (8023cdc <_ZN5Motor5DriveEff+0x254>)
 8023ba6:	623b      	str	r3, [r7, #32]

    if(duty_r > 1.0)       duty_r =  1.0;
 8023ba8:	edd7 7a07 	vldr	s15, [r7, #28]
 8023bac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8023bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023bb8:	dd03      	ble.n	8023bc2 <_ZN5Motor5DriveEff+0x13a>
 8023bba:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8023bbe:	61fb      	str	r3, [r7, #28]
 8023bc0:	e00a      	b.n	8023bd8 <_ZN5Motor5DriveEff+0x150>
    else if(duty_r < -1.0) duty_r = -1.0;
 8023bc2:	edd7 7a07 	vldr	s15, [r7, #28]
 8023bc6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8023bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8023bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8023bd2:	d501      	bpl.n	8023bd8 <_ZN5Motor5DriveEff+0x150>
 8023bd4:	4b41      	ldr	r3, [pc, #260]	; (8023cdc <_ZN5Motor5DriveEff+0x254>)
 8023bd6:	61fb      	str	r3, [r7, #28]

#ifdef DEBUG_MODE
    g_duty_l = duty_l;
 8023bd8:	4a41      	ldr	r2, [pc, #260]	; (8023ce0 <_ZN5Motor5DriveEff+0x258>)
 8023bda:	6a3b      	ldr	r3, [r7, #32]
 8023bdc:	6013      	str	r3, [r2, #0]
    g_duty_r = duty_r;
 8023bde:	4a41      	ldr	r2, [pc, #260]	; (8023ce4 <_ZN5Motor5DriveEff+0x25c>)
 8023be0:	69fb      	ldr	r3, [r7, #28]
 8023be2:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    int16_t count_l = static_cast<int16_t>(COUNTER_PERIOD * duty_l);
 8023be4:	edd7 7a08 	vldr	s15, [r7, #32]
 8023be8:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8023ce8 <_ZN5Motor5DriveEff+0x260>
 8023bec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8023bf0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8023bf4:	ee17 3a90 	vmov	r3, s15
 8023bf8:	b21b      	sxth	r3, r3
 8023bfa:	82fb      	strh	r3, [r7, #22]
    int16_t count_r = static_cast<int16_t>(COUNTER_PERIOD * duty_r);
 8023bfc:	edd7 7a07 	vldr	s15, [r7, #28]
 8023c00:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8023ce8 <_ZN5Motor5DriveEff+0x260>
 8023c04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8023c08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8023c0c:	ee17 3a90 	vmov	r3, s15
 8023c10:	b21b      	sxth	r3, r3
 8023c12:	82bb      	strh	r3, [r7, #20]

    if(count_l < 0) { count_l *= -1; BACKWARD_L; }
 8023c14:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8023c18:	2b00      	cmp	r3, #0
 8023c1a:	da0d      	bge.n	8023c38 <_ZN5Motor5DriveEff+0x1b0>
 8023c1c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8023c20:	b29b      	uxth	r3, r3
 8023c22:	425b      	negs	r3, r3
 8023c24:	b29b      	uxth	r3, r3
 8023c26:	b21b      	sxth	r3, r3
 8023c28:	82fb      	strh	r3, [r7, #22]
 8023c2a:	2200      	movs	r2, #0
 8023c2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8023c30:	482e      	ldr	r0, [pc, #184]	; (8023cec <_ZN5Motor5DriveEff+0x264>)
 8023c32:	f004 f817 	bl	8027c64 <HAL_GPIO_WritePin>
 8023c36:	e009      	b.n	8023c4c <_ZN5Motor5DriveEff+0x1c4>
    else if(count_l >= 0) FORWARD_L;
 8023c38:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8023c3c:	2b00      	cmp	r3, #0
 8023c3e:	db05      	blt.n	8023c4c <_ZN5Motor5DriveEff+0x1c4>
 8023c40:	2201      	movs	r2, #1
 8023c42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8023c46:	4829      	ldr	r0, [pc, #164]	; (8023cec <_ZN5Motor5DriveEff+0x264>)
 8023c48:	f004 f80c 	bl	8027c64 <HAL_GPIO_WritePin>

    if(count_r < 0) { count_r *= -1; BACKWARD_R; }
 8023c4c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8023c50:	2b00      	cmp	r3, #0
 8023c52:	da0d      	bge.n	8023c70 <_ZN5Motor5DriveEff+0x1e8>
 8023c54:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8023c58:	b29b      	uxth	r3, r3
 8023c5a:	425b      	negs	r3, r3
 8023c5c:	b29b      	uxth	r3, r3
 8023c5e:	b21b      	sxth	r3, r3
 8023c60:	82bb      	strh	r3, [r7, #20]
 8023c62:	2201      	movs	r2, #1
 8023c64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8023c68:	4820      	ldr	r0, [pc, #128]	; (8023cec <_ZN5Motor5DriveEff+0x264>)
 8023c6a:	f003 fffb 	bl	8027c64 <HAL_GPIO_WritePin>
 8023c6e:	e009      	b.n	8023c84 <_ZN5Motor5DriveEff+0x1fc>
    else if(count_r >= 0) FORWARD_R;
 8023c70:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8023c74:	2b00      	cmp	r3, #0
 8023c76:	db05      	blt.n	8023c84 <_ZN5Motor5DriveEff+0x1fc>
 8023c78:	2200      	movs	r2, #0
 8023c7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8023c7e:	481b      	ldr	r0, [pc, #108]	; (8023cec <_ZN5Motor5DriveEff+0x264>)
 8023c80:	f003 fff0 	bl	8027c64 <HAL_GPIO_WritePin>

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, count_l);
 8023c84:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8023c88:	4b19      	ldr	r3, [pc, #100]	; (8023cf0 <_ZN5Motor5DriveEff+0x268>)
 8023c8a:	681b      	ldr	r3, [r3, #0]
 8023c8c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, count_r);
 8023c8e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8023c92:	4b17      	ldr	r3, [pc, #92]	; (8023cf0 <_ZN5Motor5DriveEff+0x268>)
 8023c94:	681b      	ldr	r3, [r3, #0]
 8023c96:	641a      	str	r2, [r3, #64]	; 0x40

#ifdef DEBUG_MODE
    g_motor_compare_l = count_l;
 8023c98:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8023c9c:	4b15      	ldr	r3, [pc, #84]	; (8023cf4 <_ZN5Motor5DriveEff+0x26c>)
 8023c9e:	801a      	strh	r2, [r3, #0]
    g_motor_compare_r = count_r;
 8023ca0:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8023ca4:	4b14      	ldr	r3, [pc, #80]	; (8023cf8 <_ZN5Motor5DriveEff+0x270>)
 8023ca6:	801a      	strh	r2, [r3, #0]
#endif // DEBUG_MODE
 8023ca8:	bf00      	nop
 8023caa:	3728      	adds	r7, #40	; 0x28
 8023cac:	46bd      	mov	sp, r7
 8023cae:	bd80      	pop	{r7, pc}
 8023cb0:	cccccccd 	.word	0xcccccccd
 8023cb4:	3feccccc 	.word	0x3feccccc
 8023cb8:	cccccccd 	.word	0xcccccccd
 8023cbc:	bfeccccc 	.word	0xbfeccccc
 8023cc0:	20000414 	.word	0x20000414
 8023cc4:	20000418 	.word	0x20000418
 8023cc8:	3f666666 	.word	0x3f666666
 8023ccc:	bf666666 	.word	0xbf666666
 8023cd0:	2000041c 	.word	0x2000041c
 8023cd4:	20000420 	.word	0x20000420
 8023cd8:	20000424 	.word	0x20000424
 8023cdc:	bf800000 	.word	0xbf800000
 8023ce0:	20000428 	.word	0x20000428
 8023ce4:	2000042c 	.word	0x2000042c
 8023ce8:	44832000 	.word	0x44832000
 8023cec:	40020000 	.word	0x40020000
 8023cf0:	20011420 	.word	0x20011420
 8023cf4:	20000430 	.word	0x20000430
 8023cf8:	20000432 	.word	0x20000432

08023cfc <_ZN5PrintC1EP5Flash>:
#include <stdio.h>
#include <string.h>

extern float g_swo_test;

Print::Print(Flash *flash)
 8023cfc:	b480      	push	{r7}
 8023cfe:	b083      	sub	sp, #12
 8023d00:	af00      	add	r7, sp, #0
 8023d02:	6078      	str	r0, [r7, #4]
 8023d04:	6039      	str	r1, [r7, #0]
{
    flash_ = flash;
 8023d06:	687b      	ldr	r3, [r7, #4]
 8023d08:	f503 3385 	add.w	r3, r3, #68096	; 0x10a00
 8023d0c:	3368      	adds	r3, #104	; 0x68
 8023d0e:	683a      	ldr	r2, [r7, #0]
 8023d10:	601a      	str	r2, [r3, #0]
}
 8023d12:	687b      	ldr	r3, [r7, #4]
 8023d14:	4618      	mov	r0, r3
 8023d16:	370c      	adds	r7, #12
 8023d18:	46bd      	mov	sp, r7
 8023d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023d1e:	4770      	bx	lr

08023d20 <_ZN5Print3LogEv>:
{
    printf("Hello, world!\r\n");
}

void Print::Log()
{
 8023d20:	b580      	push	{r7, lr}
 8023d22:	b082      	sub	sp, #8
 8023d24:	af00      	add	r7, sp, #0
 8023d26:	6078      	str	r0, [r7, #4]
    printf("<<< Distance Log >>>\n");
 8023d28:	4807      	ldr	r0, [pc, #28]	; (8023d48 <_ZN5Print3LogEv+0x28>)
 8023d2a:	f006 ffa9 	bl	802ac80 <puts>
    DistanceLog();
 8023d2e:	6878      	ldr	r0, [r7, #4]
 8023d30:	f000 f80e 	bl	8023d50 <_ZN5Print11DistanceLogEv>
    printf("\n\n\n\n\n\n\n\n");
 8023d34:	4805      	ldr	r0, [pc, #20]	; (8023d4c <_ZN5Print3LogEv+0x2c>)
 8023d36:	f006 ffa3 	bl	802ac80 <puts>
    RadianLog();
 8023d3a:	6878      	ldr	r0, [r7, #4]
 8023d3c:	f000 f858 	bl	8023df0 <_ZN5Print9RadianLogEv>
}
 8023d40:	bf00      	nop
 8023d42:	3708      	adds	r7, #8
 8023d44:	46bd      	mov	sp, r7
 8023d46:	bd80      	pop	{r7, pc}
 8023d48:	0802ca08 	.word	0x0802ca08
 8023d4c:	0802ca20 	.word	0x0802ca20

08023d50 <_ZN5Print11DistanceLogEv>:

    return result;
}

void Print::DistanceLog()
{
 8023d50:	b590      	push	{r4, r7, lr}
 8023d52:	b087      	sub	sp, #28
 8023d54:	af00      	add	r7, sp, #0
 8023d56:	6078      	str	r0, [r7, #4]
    uint32_t address = SECTOR_2_ADDRESS_HEAD;
 8023d58:	4b21      	ldr	r3, [pc, #132]	; (8023de0 <_ZN5Print11DistanceLogEv+0x90>)
 8023d5a:	617b      	str	r3, [r7, #20]
    int32_t int_data = 666666;
 8023d5c:	4b21      	ldr	r3, [pc, #132]	; (8023de4 <_ZN5Print11DistanceLogEv+0x94>)
 8023d5e:	60bb      	str	r3, [r7, #8]
    float data = 66.6666;
 8023d60:	4b21      	ldr	r3, [pc, #132]	; (8023de8 <_ZN5Print11DistanceLogEv+0x98>)
 8023d62:	60fb      	str	r3, [r7, #12]

    for(uint16_t index = 0; index < LOG_LENGTH; index++)
 8023d64:	2300      	movs	r3, #0
 8023d66:	827b      	strh	r3, [r7, #18]
 8023d68:	8a7b      	ldrh	r3, [r7, #18]
 8023d6a:	f641 0237 	movw	r2, #6199	; 0x1837
 8023d6e:	4293      	cmp	r3, r2
 8023d70:	d82c      	bhi.n	8023dcc <_ZN5Print11DistanceLogEv+0x7c>
    {
        flash_->Load(&int_data, address, 4); // suspicious
 8023d72:	687b      	ldr	r3, [r7, #4]
 8023d74:	f503 3385 	add.w	r3, r3, #68096	; 0x10a00
 8023d78:	3368      	adds	r3, #104	; 0x68
 8023d7a:	6818      	ldr	r0, [r3, #0]
 8023d7c:	f107 0108 	add.w	r1, r7, #8
 8023d80:	2304      	movs	r3, #4
 8023d82:	697a      	ldr	r2, [r7, #20]
 8023d84:	f7fd fa05 	bl	8021192 <_ZN5Flash4LoadEPvmm>

        data = int_data * 0.00001;
 8023d88:	68bb      	ldr	r3, [r7, #8]
 8023d8a:	4618      	mov	r0, r3
 8023d8c:	f7fc fb02 	bl	8020394 <__aeabi_i2d>
 8023d90:	a311      	add	r3, pc, #68	; (adr r3, 8023dd8 <_ZN5Print11DistanceLogEv+0x88>)
 8023d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023d96:	f7fc fb67 	bl	8020468 <__aeabi_dmul>
 8023d9a:	4603      	mov	r3, r0
 8023d9c:	460c      	mov	r4, r1
 8023d9e:	4618      	mov	r0, r3
 8023da0:	4621      	mov	r1, r4
 8023da2:	f7fc fe39 	bl	8020a18 <__aeabi_d2f>
 8023da6:	4603      	mov	r3, r0
 8023da8:	60fb      	str	r3, [r7, #12]

        printf("%f\r\n", data);
 8023daa:	68f8      	ldr	r0, [r7, #12]
 8023dac:	f7fc fb04 	bl	80203b8 <__aeabi_f2d>
 8023db0:	4603      	mov	r3, r0
 8023db2:	460c      	mov	r4, r1
 8023db4:	461a      	mov	r2, r3
 8023db6:	4623      	mov	r3, r4
 8023db8:	480c      	ldr	r0, [pc, #48]	; (8023dec <_ZN5Print11DistanceLogEv+0x9c>)
 8023dba:	f006 feed 	bl	802ab98 <iprintf>

        address += 4;
 8023dbe:	697b      	ldr	r3, [r7, #20]
 8023dc0:	3304      	adds	r3, #4
 8023dc2:	617b      	str	r3, [r7, #20]
    for(uint16_t index = 0; index < LOG_LENGTH; index++)
 8023dc4:	8a7b      	ldrh	r3, [r7, #18]
 8023dc6:	3301      	adds	r3, #1
 8023dc8:	827b      	strh	r3, [r7, #18]
 8023dca:	e7cd      	b.n	8023d68 <_ZN5Print11DistanceLogEv+0x18>
    }
}
 8023dcc:	bf00      	nop
 8023dce:	371c      	adds	r7, #28
 8023dd0:	46bd      	mov	sp, r7
 8023dd2:	bd90      	pop	{r4, r7, pc}
 8023dd4:	f3af 8000 	nop.w
 8023dd8:	88e368f1 	.word	0x88e368f1
 8023ddc:	3ee4f8b5 	.word	0x3ee4f8b5
 8023de0:	08008000 	.word	0x08008000
 8023de4:	000a2c2a 	.word	0x000a2c2a
 8023de8:	4285554d 	.word	0x4285554d
 8023dec:	0802cab8 	.word	0x0802cab8

08023df0 <_ZN5Print9RadianLogEv>:

void Print::RadianLog()
{
 8023df0:	b590      	push	{r4, r7, lr}
 8023df2:	b087      	sub	sp, #28
 8023df4:	af00      	add	r7, sp, #0
 8023df6:	6078      	str	r0, [r7, #4]
    uint32_t address = SECTOR_3_ADDRESS_HEAD;
 8023df8:	4b21      	ldr	r3, [pc, #132]	; (8023e80 <_ZN5Print9RadianLogEv+0x90>)
 8023dfa:	617b      	str	r3, [r7, #20]
    int32_t int_data = 666666;
 8023dfc:	4b21      	ldr	r3, [pc, #132]	; (8023e84 <_ZN5Print9RadianLogEv+0x94>)
 8023dfe:	60bb      	str	r3, [r7, #8]
    float data = 66.6666;
 8023e00:	4b21      	ldr	r3, [pc, #132]	; (8023e88 <_ZN5Print9RadianLogEv+0x98>)
 8023e02:	60fb      	str	r3, [r7, #12]

    for(uint16_t index = 0; index < LOG_LENGTH; index++)
 8023e04:	2300      	movs	r3, #0
 8023e06:	827b      	strh	r3, [r7, #18]
 8023e08:	8a7b      	ldrh	r3, [r7, #18]
 8023e0a:	f641 0237 	movw	r2, #6199	; 0x1837
 8023e0e:	4293      	cmp	r3, r2
 8023e10:	d82c      	bhi.n	8023e6c <_ZN5Print9RadianLogEv+0x7c>
    {
        flash_->Load(&int_data, address, 4); // suspicious
 8023e12:	687b      	ldr	r3, [r7, #4]
 8023e14:	f503 3385 	add.w	r3, r3, #68096	; 0x10a00
 8023e18:	3368      	adds	r3, #104	; 0x68
 8023e1a:	6818      	ldr	r0, [r3, #0]
 8023e1c:	f107 0108 	add.w	r1, r7, #8
 8023e20:	2304      	movs	r3, #4
 8023e22:	697a      	ldr	r2, [r7, #20]
 8023e24:	f7fd f9b5 	bl	8021192 <_ZN5Flash4LoadEPvmm>

        data = int_data * 0.00001;
 8023e28:	68bb      	ldr	r3, [r7, #8]
 8023e2a:	4618      	mov	r0, r3
 8023e2c:	f7fc fab2 	bl	8020394 <__aeabi_i2d>
 8023e30:	a311      	add	r3, pc, #68	; (adr r3, 8023e78 <_ZN5Print9RadianLogEv+0x88>)
 8023e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8023e36:	f7fc fb17 	bl	8020468 <__aeabi_dmul>
 8023e3a:	4603      	mov	r3, r0
 8023e3c:	460c      	mov	r4, r1
 8023e3e:	4618      	mov	r0, r3
 8023e40:	4621      	mov	r1, r4
 8023e42:	f7fc fde9 	bl	8020a18 <__aeabi_d2f>
 8023e46:	4603      	mov	r3, r0
 8023e48:	60fb      	str	r3, [r7, #12]

        //printf("%d\r\n", int_data);
        printf("%f\r\n", data);
 8023e4a:	68f8      	ldr	r0, [r7, #12]
 8023e4c:	f7fc fab4 	bl	80203b8 <__aeabi_f2d>
 8023e50:	4603      	mov	r3, r0
 8023e52:	460c      	mov	r4, r1
 8023e54:	461a      	mov	r2, r3
 8023e56:	4623      	mov	r3, r4
 8023e58:	480c      	ldr	r0, [pc, #48]	; (8023e8c <_ZN5Print9RadianLogEv+0x9c>)
 8023e5a:	f006 fe9d 	bl	802ab98 <iprintf>

        address += 4;
 8023e5e:	697b      	ldr	r3, [r7, #20]
 8023e60:	3304      	adds	r3, #4
 8023e62:	617b      	str	r3, [r7, #20]
    for(uint16_t index = 0; index < LOG_LENGTH; index++)
 8023e64:	8a7b      	ldrh	r3, [r7, #18]
 8023e66:	3301      	adds	r3, #1
 8023e68:	827b      	strh	r3, [r7, #18]
 8023e6a:	e7cd      	b.n	8023e08 <_ZN5Print9RadianLogEv+0x18>
    }
}
 8023e6c:	bf00      	nop
 8023e6e:	371c      	adds	r7, #28
 8023e70:	46bd      	mov	sp, r7
 8023e72:	bd90      	pop	{r4, r7, pc}
 8023e74:	f3af 8000 	nop.w
 8023e78:	88e368f1 	.word	0x88e368f1
 8023e7c:	3ee4f8b5 	.word	0x3ee4f8b5
 8023e80:	0800c000 	.word	0x0800c000
 8023e84:	000a2c2a 	.word	0x000a2c2a
 8023e88:	4285554d 	.word	0x4285554d
 8023e8c:	0802cab8 	.word	0x0802cab8

08023e90 <_ZN12RotarySwitch5StateEv>:
#include "rotary_switch.hpp"

uint8_t RotarySwitch::State()
{
 8023e90:	b580      	push	{r7, lr}
 8023e92:	b084      	sub	sp, #16
 8023e94:	af00      	add	r7, sp, #0
 8023e96:	6078      	str	r0, [r7, #4]
    uint8_t switch_state = 0x00;
 8023e98:	2300      	movs	r3, #0
 8023e9a:	73fb      	strb	r3, [r7, #15]

    if(PIN_1 == 0) switch_state |= 0x01;
 8023e9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8023ea0:	4821      	ldr	r0, [pc, #132]	; (8023f28 <_ZN12RotarySwitch5StateEv+0x98>)
 8023ea2:	f003 fec7 	bl	8027c34 <HAL_GPIO_ReadPin>
 8023ea6:	4603      	mov	r3, r0
 8023ea8:	2b00      	cmp	r3, #0
 8023eaa:	bf0c      	ite	eq
 8023eac:	2301      	moveq	r3, #1
 8023eae:	2300      	movne	r3, #0
 8023eb0:	b2db      	uxtb	r3, r3
 8023eb2:	2b00      	cmp	r3, #0
 8023eb4:	d003      	beq.n	8023ebe <_ZN12RotarySwitch5StateEv+0x2e>
 8023eb6:	7bfb      	ldrb	r3, [r7, #15]
 8023eb8:	f043 0301 	orr.w	r3, r3, #1
 8023ebc:	73fb      	strb	r3, [r7, #15]
    if(PIN_2 == 0) switch_state |= 0x02;
 8023ebe:	2104      	movs	r1, #4
 8023ec0:	481a      	ldr	r0, [pc, #104]	; (8023f2c <_ZN12RotarySwitch5StateEv+0x9c>)
 8023ec2:	f003 feb7 	bl	8027c34 <HAL_GPIO_ReadPin>
 8023ec6:	4603      	mov	r3, r0
 8023ec8:	2b00      	cmp	r3, #0
 8023eca:	bf0c      	ite	eq
 8023ecc:	2301      	moveq	r3, #1
 8023ece:	2300      	movne	r3, #0
 8023ed0:	b2db      	uxtb	r3, r3
 8023ed2:	2b00      	cmp	r3, #0
 8023ed4:	d003      	beq.n	8023ede <_ZN12RotarySwitch5StateEv+0x4e>
 8023ed6:	7bfb      	ldrb	r3, [r7, #15]
 8023ed8:	f043 0302 	orr.w	r3, r3, #2
 8023edc:	73fb      	strb	r3, [r7, #15]
    if(PIN_4 == 0) switch_state |= 0x04;
 8023ede:	2102      	movs	r1, #2
 8023ee0:	4812      	ldr	r0, [pc, #72]	; (8023f2c <_ZN12RotarySwitch5StateEv+0x9c>)
 8023ee2:	f003 fea7 	bl	8027c34 <HAL_GPIO_ReadPin>
 8023ee6:	4603      	mov	r3, r0
 8023ee8:	2b00      	cmp	r3, #0
 8023eea:	bf0c      	ite	eq
 8023eec:	2301      	moveq	r3, #1
 8023eee:	2300      	movne	r3, #0
 8023ef0:	b2db      	uxtb	r3, r3
 8023ef2:	2b00      	cmp	r3, #0
 8023ef4:	d003      	beq.n	8023efe <_ZN12RotarySwitch5StateEv+0x6e>
 8023ef6:	7bfb      	ldrb	r3, [r7, #15]
 8023ef8:	f043 0304 	orr.w	r3, r3, #4
 8023efc:	73fb      	strb	r3, [r7, #15]
    if(PIN_8 == 0) switch_state |= 0x08;
 8023efe:	2101      	movs	r1, #1
 8023f00:	480a      	ldr	r0, [pc, #40]	; (8023f2c <_ZN12RotarySwitch5StateEv+0x9c>)
 8023f02:	f003 fe97 	bl	8027c34 <HAL_GPIO_ReadPin>
 8023f06:	4603      	mov	r3, r0
 8023f08:	2b00      	cmp	r3, #0
 8023f0a:	bf0c      	ite	eq
 8023f0c:	2301      	moveq	r3, #1
 8023f0e:	2300      	movne	r3, #0
 8023f10:	b2db      	uxtb	r3, r3
 8023f12:	2b00      	cmp	r3, #0
 8023f14:	d003      	beq.n	8023f1e <_ZN12RotarySwitch5StateEv+0x8e>
 8023f16:	7bfb      	ldrb	r3, [r7, #15]
 8023f18:	f043 0308 	orr.w	r3, r3, #8
 8023f1c:	73fb      	strb	r3, [r7, #15]

    return switch_state;
 8023f1e:	7bfb      	ldrb	r3, [r7, #15]
 8023f20:	4618      	mov	r0, r3
 8023f22:	3710      	adds	r7, #16
 8023f24:	46bd      	mov	sp, r7
 8023f26:	bd80      	pop	{r7, pc}
 8023f28:	40020000 	.word	0x40020000
 8023f2c:	40020400 	.word	0x40020400

08023f30 <_ZN3RunC1EP7EncoderP5FlashP8Iim42652P3ImuP3LedP10LineSensorP9LineTraceP6LoggerP5MotorP5PrintP12RotarySwitchP10SideSensorP15VelocityControl>:
#include "run.hpp"
#include "declare_extern.h"

Run::Run(Encoder *encoder,
 8023f30:	b480      	push	{r7}
 8023f32:	b085      	sub	sp, #20
 8023f34:	af00      	add	r7, sp, #0
 8023f36:	60f8      	str	r0, [r7, #12]
 8023f38:	60b9      	str	r1, [r7, #8]
 8023f3a:	607a      	str	r2, [r7, #4]
 8023f3c:	603b      	str	r3, [r7, #0]
           , run_mode_changed_internal_(false)
           , switch_interval_wait_timer_(0)
           , switch_interval_wait_enable_(true)
           , switch_interval_led_enable_(true)
           , mode_complete_(true)
           , store_log_failed_(true)
 8023f3e:	68fb      	ldr	r3, [r7, #12]
 8023f40:	2200      	movs	r2, #0
 8023f42:	701a      	strb	r2, [r3, #0]
 8023f44:	68fb      	ldr	r3, [r7, #12]
 8023f46:	2200      	movs	r2, #0
 8023f48:	705a      	strb	r2, [r3, #1]
 8023f4a:	68fb      	ldr	r3, [r7, #12]
 8023f4c:	2200      	movs	r2, #0
 8023f4e:	709a      	strb	r2, [r3, #2]
 8023f50:	68fb      	ldr	r3, [r7, #12]
 8023f52:	2201      	movs	r2, #1
 8023f54:	70da      	strb	r2, [r3, #3]
 8023f56:	68fb      	ldr	r3, [r7, #12]
 8023f58:	2201      	movs	r2, #1
 8023f5a:	711a      	strb	r2, [r3, #4]
 8023f5c:	68fb      	ldr	r3, [r7, #12]
 8023f5e:	2201      	movs	r2, #1
 8023f60:	715a      	strb	r2, [r3, #5]
 8023f62:	68fb      	ldr	r3, [r7, #12]
 8023f64:	2201      	movs	r2, #1
 8023f66:	719a      	strb	r2, [r3, #6]
{
    encoder_          = encoder;
 8023f68:	68fb      	ldr	r3, [r7, #12]
 8023f6a:	68ba      	ldr	r2, [r7, #8]
 8023f6c:	609a      	str	r2, [r3, #8]
    flash_            = flash;
 8023f6e:	68fb      	ldr	r3, [r7, #12]
 8023f70:	687a      	ldr	r2, [r7, #4]
 8023f72:	60da      	str	r2, [r3, #12]
    iim_42652_        = iim_42652;
 8023f74:	68fb      	ldr	r3, [r7, #12]
 8023f76:	683a      	ldr	r2, [r7, #0]
 8023f78:	611a      	str	r2, [r3, #16]
    imu_              = imu;
 8023f7a:	68fb      	ldr	r3, [r7, #12]
 8023f7c:	69ba      	ldr	r2, [r7, #24]
 8023f7e:	615a      	str	r2, [r3, #20]
    led_              = led;
 8023f80:	68fb      	ldr	r3, [r7, #12]
 8023f82:	69fa      	ldr	r2, [r7, #28]
 8023f84:	619a      	str	r2, [r3, #24]
    line_sensor_      = line_sensor;
 8023f86:	68fb      	ldr	r3, [r7, #12]
 8023f88:	6a3a      	ldr	r2, [r7, #32]
 8023f8a:	61da      	str	r2, [r3, #28]
    line_trace_       = line_trace;
 8023f8c:	68fb      	ldr	r3, [r7, #12]
 8023f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8023f90:	621a      	str	r2, [r3, #32]
    logger_           = logger;
 8023f92:	68fb      	ldr	r3, [r7, #12]
 8023f94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8023f96:	625a      	str	r2, [r3, #36]	; 0x24
    motor_            = motor;
 8023f98:	68fb      	ldr	r3, [r7, #12]
 8023f9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8023f9c:	629a      	str	r2, [r3, #40]	; 0x28
    print_            = print;
 8023f9e:	68fb      	ldr	r3, [r7, #12]
 8023fa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8023fa2:	62da      	str	r2, [r3, #44]	; 0x2c
    rotary_switch_    = rotary_switch;
 8023fa4:	68fb      	ldr	r3, [r7, #12]
 8023fa6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8023fa8:	631a      	str	r2, [r3, #48]	; 0x30
    side_sensor_      = side_sensor;
 8023faa:	68fb      	ldr	r3, [r7, #12]
 8023fac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8023fae:	635a      	str	r2, [r3, #52]	; 0x34
    velocity_control_ = velocity_control;
 8023fb0:	68fb      	ldr	r3, [r7, #12]
 8023fb2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8023fb4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8023fb6:	68fb      	ldr	r3, [r7, #12]
 8023fb8:	4618      	mov	r0, r3
 8023fba:	3714      	adds	r7, #20
 8023fbc:	46bd      	mov	sp, r7
 8023fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023fc2:	4770      	bx	lr

08023fc4 <_ZN3Run4InitEv>:

void Run::Init()
{
 8023fc4:	b580      	push	{r7, lr}
 8023fc6:	b084      	sub	sp, #16
 8023fc8:	af00      	add	r7, sp, #0
 8023fca:	6078      	str	r0, [r7, #4]
    line_sensor_->Init();
 8023fcc:	687b      	ldr	r3, [r7, #4]
 8023fce:	69db      	ldr	r3, [r3, #28]
 8023fd0:	4618      	mov	r0, r3
 8023fd2:	f7fd fe51 	bl	8021c78 <_ZN10LineSensor4InitEv>
    encoder_->Init();
 8023fd6:	687b      	ldr	r3, [r7, #4]
 8023fd8:	689b      	ldr	r3, [r3, #8]
 8023fda:	4618      	mov	r0, r3
 8023fdc:	f7fc ff04 	bl	8020de8 <_ZN7Encoder4InitEv>
    motor_->Init();
 8023fe0:	687b      	ldr	r3, [r7, #4]
 8023fe2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023fe4:	4618      	mov	r0, r3
 8023fe6:	f7ff fd1d 	bl	8023a24 <_ZN5Motor4InitEv>
    uint8_t imu_init = iim_42652_->Init();
 8023fea:	687b      	ldr	r3, [r7, #4]
 8023fec:	691b      	ldr	r3, [r3, #16]
 8023fee:	4618      	mov	r0, r3
 8023ff0:	f7fd f9d4 	bl	802139c <_ZN8Iim426524InitEv>
 8023ff4:	4603      	mov	r3, r0
 8023ff6:	73bb      	strb	r3, [r7, #14]

    bool flash_erase = true;
 8023ff8:	2301      	movs	r3, #1
 8023ffa:	73fb      	strb	r3, [r7, #15]
    uint8_t switch_state = rotary_switch_->State();
 8023ffc:	687b      	ldr	r3, [r7, #4]
 8023ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024000:	4618      	mov	r0, r3
 8024002:	f7ff ff45 	bl	8023e90 <_ZN12RotarySwitch5StateEv>
 8024006:	4603      	mov	r3, r0
 8024008:	737b      	strb	r3, [r7, #13]

    if(switch_state == 0x0F)
 802400a:	7b7b      	ldrb	r3, [r7, #13]
 802400c:	2b0f      	cmp	r3, #15
 802400e:	d114      	bne.n	802403a <_ZN3Run4InitEv+0x76>
    {
        led_->Blink(3, 'R', 'X');
 8024010:	687b      	ldr	r3, [r7, #4]
 8024012:	6998      	ldr	r0, [r3, #24]
 8024014:	2358      	movs	r3, #88	; 0x58
 8024016:	2252      	movs	r2, #82	; 0x52
 8024018:	2103      	movs	r1, #3
 802401a:	f7fd fd21 	bl	8021a60 <_ZN3Led5BlinkEhcc>
        if(!flash_->Clear()) flash_erase = false;
 802401e:	687b      	ldr	r3, [r7, #4]
 8024020:	68db      	ldr	r3, [r3, #12]
 8024022:	4618      	mov	r0, r3
 8024024:	f7fc ffe4 	bl	8020ff0 <_ZN5Flash5ClearEv>
 8024028:	4603      	mov	r3, r0
 802402a:	f083 0301 	eor.w	r3, r3, #1
 802402e:	b2db      	uxtb	r3, r3
 8024030:	2b00      	cmp	r3, #0
 8024032:	d012      	beq.n	802405a <_ZN3Run4InitEv+0x96>
 8024034:	2300      	movs	r3, #0
 8024036:	73fb      	strb	r3, [r7, #15]
 8024038:	e00f      	b.n	802405a <_ZN3Run4InitEv+0x96>
    }
    else if(switch_state == 0x0B)
 802403a:	7b7b      	ldrb	r3, [r7, #13]
 802403c:	2b0b      	cmp	r3, #11
 802403e:	d10c      	bne.n	802405a <_ZN3Run4InitEv+0x96>
    {
        led_->Blink(3, 'M', 'X');
 8024040:	687b      	ldr	r3, [r7, #4]
 8024042:	6998      	ldr	r0, [r3, #24]
 8024044:	2358      	movs	r3, #88	; 0x58
 8024046:	224d      	movs	r2, #77	; 0x4d
 8024048:	2103      	movs	r1, #3
 802404a:	f7fd fd09 	bl	8021a60 <_ZN3Led5BlinkEhcc>
        print_->Log();
 802404e:	687b      	ldr	r3, [r7, #4]
 8024050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8024052:	4618      	mov	r0, r3
 8024054:	f7ff fe64 	bl	8023d20 <_ZN5Print3LogEv>
        return;
 8024058:	e02e      	b.n	80240b8 <_ZN3Run4InitEv+0xf4>
    }

#ifdef DEBUG_MODE
    g_imu_init = imu_init;
 802405a:	4a19      	ldr	r2, [pc, #100]	; (80240c0 <_ZN3Run4InitEv+0xfc>)
 802405c:	7bbb      	ldrb	r3, [r7, #14]
 802405e:	7013      	strb	r3, [r2, #0]
    g_flash_erase = flash_erase;
 8024060:	7bfa      	ldrb	r2, [r7, #15]
 8024062:	4b18      	ldr	r3, [pc, #96]	; (80240c4 <_ZN3Run4InitEv+0x100>)
 8024064:	701a      	strb	r2, [r3, #0]
    g_switch_state = switch_state;
 8024066:	4a18      	ldr	r2, [pc, #96]	; (80240c8 <_ZN3Run4InitEv+0x104>)
 8024068:	7b7b      	ldrb	r3, [r7, #13]
 802406a:	7013      	strb	r3, [r2, #0]
#endif // DEBUG_MODE

    if(flash_erase && imu_init == 0x09)
 802406c:	7bfb      	ldrb	r3, [r7, #15]
 802406e:	2b00      	cmp	r3, #0
 8024070:	d012      	beq.n	8024098 <_ZN3Run4InitEv+0xd4>
 8024072:	7bbb      	ldrb	r3, [r7, #14]
 8024074:	2b09      	cmp	r3, #9
 8024076:	d10f      	bne.n	8024098 <_ZN3Run4InitEv+0xd4>
    {
        led_->Rainbow(1);
 8024078:	687b      	ldr	r3, [r7, #4]
 802407a:	699b      	ldr	r3, [r3, #24]
 802407c:	2101      	movs	r1, #1
 802407e:	4618      	mov	r0, r3
 8024080:	f7fd fd1b 	bl	8021aba <_ZN3Led7RainbowEh>
        HAL_TIM_Base_Start_IT(&htim2);
 8024084:	4811      	ldr	r0, [pc, #68]	; (80240cc <_ZN3Run4InitEv+0x108>)
 8024086:	f005 f8e6 	bl	8029256 <HAL_TIM_Base_Start_IT>
        HAL_TIM_Base_Start_IT(&htim6);
 802408a:	4811      	ldr	r0, [pc, #68]	; (80240d0 <_ZN3Run4InitEv+0x10c>)
 802408c:	f005 f8e3 	bl	8029256 <HAL_TIM_Base_Start_IT>
        HAL_TIM_Base_Start_IT(&htim7);
 8024090:	4810      	ldr	r0, [pc, #64]	; (80240d4 <_ZN3Run4InitEv+0x110>)
 8024092:	f005 f8e0 	bl	8029256 <HAL_TIM_Base_Start_IT>
 8024096:	e00f      	b.n	80240b8 <_ZN3Run4InitEv+0xf4>
    }
    else if(flash_erase) led_->ColorOrder('Y');
 8024098:	7bfb      	ldrb	r3, [r7, #15]
 802409a:	2b00      	cmp	r3, #0
 802409c:	d006      	beq.n	80240ac <_ZN3Run4InitEv+0xe8>
 802409e:	687b      	ldr	r3, [r7, #4]
 80240a0:	699b      	ldr	r3, [r3, #24]
 80240a2:	2159      	movs	r1, #89	; 0x59
 80240a4:	4618      	mov	r0, r3
 80240a6:	f7fd fbff 	bl	80218a8 <_ZN3Led10ColorOrderEc>
 80240aa:	e005      	b.n	80240b8 <_ZN3Run4InitEv+0xf4>
    else led_->ColorOrder('R');
 80240ac:	687b      	ldr	r3, [r7, #4]
 80240ae:	699b      	ldr	r3, [r3, #24]
 80240b0:	2152      	movs	r1, #82	; 0x52
 80240b2:	4618      	mov	r0, r3
 80240b4:	f7fd fbf8 	bl	80218a8 <_ZN3Led10ColorOrderEc>
}
 80240b8:	3710      	adds	r7, #16
 80240ba:	46bd      	mov	sp, r7
 80240bc:	bd80      	pop	{r7, pc}
 80240be:	bf00      	nop
 80240c0:	20000407 	.word	0x20000407
 80240c4:	20000479 	.word	0x20000479
 80240c8:	20000478 	.word	0x20000478
 80240cc:	20011460 	.word	0x20011460
 80240d0:	200113e0 	.word	0x200113e0
 80240d4:	200114e0 	.word	0x200114e0

080240d8 <_ZN3Run6Timer7Ev>:

void Run::Timer7()
{
 80240d8:	b580      	push	{r7, lr}
 80240da:	b082      	sub	sp, #8
 80240dc:	af00      	add	r7, sp, #0
 80240de:	6078      	str	r0, [r7, #4]
    line_sensor_->StoreConsecutiveBuff();
 80240e0:	687b      	ldr	r3, [r7, #4]
 80240e2:	69db      	ldr	r3, [r3, #28]
 80240e4:	4618      	mov	r0, r3
 80240e6:	f7fd fe01 	bl	8021cec <_ZN10LineSensor20StoreConsecutiveBuffEv>
}
 80240ea:	bf00      	nop
 80240ec:	3708      	adds	r7, #8
 80240ee:	46bd      	mov	sp, r7
 80240f0:	bd80      	pop	{r7, pc}
	...

080240f4 <_ZN3Run6Timer2Ev>:

void Run::Timer2()
{
 80240f4:	b580      	push	{r7, lr}
 80240f6:	b084      	sub	sp, #16
 80240f8:	af00      	add	r7, sp, #0
 80240fa:	6078      	str	r0, [r7, #4]
    uint8_t switch_state = rotary_switch_->State();
 80240fc:	687b      	ldr	r3, [r7, #4]
 80240fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8024100:	4618      	mov	r0, r3
 8024102:	f7ff fec5 	bl	8023e90 <_ZN12RotarySwitch5StateEv>
 8024106:	4603      	mov	r3, r0
 8024108:	73fb      	strb	r3, [r7, #15]
    static uint8_t pre_switch_state = switch_state;
 802410a:	4b2c      	ldr	r3, [pc, #176]	; (80241bc <_ZN3Run6Timer2Ev+0xc8>)
 802410c:	781b      	ldrb	r3, [r3, #0]
 802410e:	f3bf 8f5b 	dmb	ish
 8024112:	b2db      	uxtb	r3, r3
 8024114:	f003 0301 	and.w	r3, r3, #1
 8024118:	2b00      	cmp	r3, #0
 802411a:	bf0c      	ite	eq
 802411c:	2301      	moveq	r3, #1
 802411e:	2300      	movne	r3, #0
 8024120:	b2db      	uxtb	r3, r3
 8024122:	2b00      	cmp	r3, #0
 8024124:	d010      	beq.n	8024148 <_ZN3Run6Timer2Ev+0x54>
 8024126:	4825      	ldr	r0, [pc, #148]	; (80241bc <_ZN3Run6Timer2Ev+0xc8>)
 8024128:	f006 f88c 	bl	802a244 <__cxa_guard_acquire>
 802412c:	4603      	mov	r3, r0
 802412e:	2b00      	cmp	r3, #0
 8024130:	bf14      	ite	ne
 8024132:	2301      	movne	r3, #1
 8024134:	2300      	moveq	r3, #0
 8024136:	b2db      	uxtb	r3, r3
 8024138:	2b00      	cmp	r3, #0
 802413a:	d005      	beq.n	8024148 <_ZN3Run6Timer2Ev+0x54>
 802413c:	4a20      	ldr	r2, [pc, #128]	; (80241c0 <_ZN3Run6Timer2Ev+0xcc>)
 802413e:	7bfb      	ldrb	r3, [r7, #15]
 8024140:	7013      	strb	r3, [r2, #0]
 8024142:	481e      	ldr	r0, [pc, #120]	; (80241bc <_ZN3Run6Timer2Ev+0xc8>)
 8024144:	f006 f88a 	bl	802a25c <__cxa_guard_release>
    static bool interval_enable = true;

#ifdef DEBUG_MODE
    g_switch_state = switch_state;
 8024148:	4a1e      	ldr	r2, [pc, #120]	; (80241c4 <_ZN3Run6Timer2Ev+0xd0>)
 802414a:	7bfb      	ldrb	r3, [r7, #15]
 802414c:	7013      	strb	r3, [r2, #0]
    g_interval_enable = interval_enable;
 802414e:	4b1e      	ldr	r3, [pc, #120]	; (80241c8 <_ZN3Run6Timer2Ev+0xd4>)
 8024150:	781a      	ldrb	r2, [r3, #0]
 8024152:	4b1e      	ldr	r3, [pc, #120]	; (80241cc <_ZN3Run6Timer2Ev+0xd8>)
 8024154:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE

    if(switch_state != pre_switch_state)
 8024156:	4b1a      	ldr	r3, [pc, #104]	; (80241c0 <_ZN3Run6Timer2Ev+0xcc>)
 8024158:	781b      	ldrb	r3, [r3, #0]
 802415a:	7bfa      	ldrb	r2, [r7, #15]
 802415c:	429a      	cmp	r2, r3
 802415e:	d00f      	beq.n	8024180 <_ZN3Run6Timer2Ev+0x8c>
    {
        SetRunMode(STANDBY);
 8024160:	2100      	movs	r1, #0
 8024162:	6878      	ldr	r0, [r7, #4]
 8024164:	f000 f894 	bl	8024290 <_ZN3Run10SetRunModeEh>
        WhenSwitchChange();
 8024168:	6878      	ldr	r0, [r7, #4]
 802416a:	f000 f8b9 	bl	80242e0 <_ZN3Run16WhenSwitchChangeEv>
        led_->ResetInterrupt();
 802416e:	687b      	ldr	r3, [r7, #4]
 8024170:	699b      	ldr	r3, [r3, #24]
 8024172:	4618      	mov	r0, r3
 8024174:	f7fd fd2f 	bl	8021bd6 <_ZN3Led14ResetInterruptEv>
        interval_enable = true;
 8024178:	4b13      	ldr	r3, [pc, #76]	; (80241c8 <_ZN3Run6Timer2Ev+0xd4>)
 802417a:	2201      	movs	r2, #1
 802417c:	701a      	strb	r2, [r3, #0]
 802417e:	e016      	b.n	80241ae <_ZN3Run6Timer2Ev+0xba>
    }
    else if(interval_enable)
 8024180:	4b11      	ldr	r3, [pc, #68]	; (80241c8 <_ZN3Run6Timer2Ev+0xd4>)
 8024182:	781b      	ldrb	r3, [r3, #0]
 8024184:	2b00      	cmp	r3, #0
 8024186:	d00d      	beq.n	80241a4 <_ZN3Run6Timer2Ev+0xb0>
    {
        SetRunMode(STANDBY);
 8024188:	2100      	movs	r1, #0
 802418a:	6878      	ldr	r0, [r7, #4]
 802418c:	f000 f880 	bl	8024290 <_ZN3Run10SetRunModeEh>
        interval_enable = SwitchChangeInterval(switch_state);
 8024190:	7bfb      	ldrb	r3, [r7, #15]
 8024192:	4619      	mov	r1, r3
 8024194:	6878      	ldr	r0, [r7, #4]
 8024196:	f000 f8b9 	bl	802430c <_ZN3Run20SwitchChangeIntervalEh>
 802419a:	4603      	mov	r3, r0
 802419c:	461a      	mov	r2, r3
 802419e:	4b0a      	ldr	r3, [pc, #40]	; (80241c8 <_ZN3Run6Timer2Ev+0xd4>)
 80241a0:	701a      	strb	r2, [r3, #0]
 80241a2:	e004      	b.n	80241ae <_ZN3Run6Timer2Ev+0xba>
    }
    else UpdateRunMode(switch_state);
 80241a4:	7bfb      	ldrb	r3, [r7, #15]
 80241a6:	4619      	mov	r1, r3
 80241a8:	6878      	ldr	r0, [r7, #4]
 80241aa:	f000 f811 	bl	80241d0 <_ZN3Run13UpdateRunModeEh>

    pre_switch_state = switch_state;
 80241ae:	4a04      	ldr	r2, [pc, #16]	; (80241c0 <_ZN3Run6Timer2Ev+0xcc>)
 80241b0:	7bfb      	ldrb	r3, [r7, #15]
 80241b2:	7013      	strb	r3, [r2, #0]
}
 80241b4:	bf00      	nop
 80241b6:	3710      	adds	r7, #16
 80241b8:	46bd      	mov	sp, r7
 80241ba:	bd80      	pop	{r7, pc}
 80241bc:	2000047c 	.word	0x2000047c
 80241c0:	2000047a 	.word	0x2000047a
 80241c4:	20000478 	.word	0x20000478
 80241c8:	20000001 	.word	0x20000001
 80241cc:	20000000 	.word	0x20000000

080241d0 <_ZN3Run13UpdateRunModeEh>:

void Run::UpdateRunMode(uint8_t switch_state)
{
 80241d0:	b580      	push	{r7, lr}
 80241d2:	b082      	sub	sp, #8
 80241d4:	af00      	add	r7, sp, #0
 80241d6:	6078      	str	r0, [r7, #4]
 80241d8:	460b      	mov	r3, r1
 80241da:	70fb      	strb	r3, [r7, #3]
    if(run_mode_changed_internal_) return;
 80241dc:	687b      	ldr	r3, [r7, #4]
 80241de:	785b      	ldrb	r3, [r3, #1]
 80241e0:	2b00      	cmp	r3, #0
 80241e2:	d151      	bne.n	8024288 <_ZN3Run13UpdateRunModeEh+0xb8>

    switch(switch_state)
 80241e4:	78fb      	ldrb	r3, [r7, #3]
 80241e6:	3b01      	subs	r3, #1
 80241e8:	2b0d      	cmp	r3, #13
 80241ea:	d847      	bhi.n	802427c <_ZN3Run13UpdateRunModeEh+0xac>
 80241ec:	a201      	add	r2, pc, #4	; (adr r2, 80241f4 <_ZN3Run13UpdateRunModeEh+0x24>)
 80241ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80241f2:	bf00      	nop
 80241f4:	08024237 	.word	0x08024237
 80241f8:	0802422d 	.word	0x0802422d
 80241fc:	0802427d 	.word	0x0802427d
 8024200:	08024273 	.word	0x08024273
 8024204:	0802427d 	.word	0x0802427d
 8024208:	08024269 	.word	0x08024269
 802420c:	0802427d 	.word	0x0802427d
 8024210:	0802425f 	.word	0x0802425f
 8024214:	0802427d 	.word	0x0802427d
 8024218:	08024255 	.word	0x08024255
 802421c:	0802427d 	.word	0x0802427d
 8024220:	0802424b 	.word	0x0802424b
 8024224:	0802427d 	.word	0x0802427d
 8024228:	08024241 	.word	0x08024241
    {
#ifdef DEBUG_MODE
        case 0x02: SetRunMode(LINE_TRACE_DEBUG); break;
 802422c:	2102      	movs	r1, #2
 802422e:	6878      	ldr	r0, [r7, #4]
 8024230:	f000 f82e 	bl	8024290 <_ZN3Run10SetRunModeEh>
 8024234:	e029      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
        case 0x01: SetRunMode(VELOCITY_CONTROL_DEBUG); break;
 8024236:	2101      	movs	r1, #1
 8024238:	6878      	ldr	r0, [r7, #4]
 802423a:	f000 f829 	bl	8024290 <_ZN3Run10SetRunModeEh>
 802423e:	e024      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
#else // DEBUG_MODE
        case 0x02: SetRunMode(LINE_TRACE); break;
        case 0x01: SetRunMode(VELOCITY_CONTROL); break;
#endif // DEBUG_MODE

        case 0x0E: SetRunMode(READY); break;
 8024240:	210e      	movs	r1, #14
 8024242:	6878      	ldr	r0, [r7, #4]
 8024244:	f000 f824 	bl	8024290 <_ZN3Run10SetRunModeEh>
 8024248:	e01f      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
        case 0x0C: SetRunMode(DEV); break;
 802424a:	210c      	movs	r1, #12
 802424c:	6878      	ldr	r0, [r7, #4]
 802424e:	f000 f81f 	bl	8024290 <_ZN3Run10SetRunModeEh>
 8024252:	e01a      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
        case 0x0A: SetRunMode(DEV_ACCEL); break;
 8024254:	210a      	movs	r1, #10
 8024256:	6878      	ldr	r0, [r7, #4]
 8024258:	f000 f81a 	bl	8024290 <_ZN3Run10SetRunModeEh>
 802425c:	e015      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
        case 0x08: SetRunMode(THIRD_RUN); break;
 802425e:	2108      	movs	r1, #8
 8024260:	6878      	ldr	r0, [r7, #4]
 8024262:	f000 f815 	bl	8024290 <_ZN3Run10SetRunModeEh>
 8024266:	e010      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
        case 0x06: SetRunMode(FORTH_RUN); break;
 8024268:	2106      	movs	r1, #6
 802426a:	6878      	ldr	r0, [r7, #4]
 802426c:	f000 f810 	bl	8024290 <_ZN3Run10SetRunModeEh>
 8024270:	e00b      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
        case 0x04: SetRunMode(FIFTH_RUN); break;
 8024272:	2104      	movs	r1, #4
 8024274:	6878      	ldr	r0, [r7, #4]
 8024276:	f000 f80b 	bl	8024290 <_ZN3Run10SetRunModeEh>
 802427a:	e006      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
        default:   SetRunMode(STANDBY); break;
 802427c:	2100      	movs	r1, #0
 802427e:	6878      	ldr	r0, [r7, #4]
 8024280:	f000 f806 	bl	8024290 <_ZN3Run10SetRunModeEh>
 8024284:	bf00      	nop
 8024286:	e000      	b.n	802428a <_ZN3Run13UpdateRunModeEh+0xba>
    if(run_mode_changed_internal_) return;
 8024288:	bf00      	nop
    }
}
 802428a:	3708      	adds	r7, #8
 802428c:	46bd      	mov	sp, r7
 802428e:	bd80      	pop	{r7, pc}

08024290 <_ZN3Run10SetRunModeEh>:

void Run::SetRunMode(uint8_t mode)
{
 8024290:	b480      	push	{r7}
 8024292:	b083      	sub	sp, #12
 8024294:	af00      	add	r7, sp, #0
 8024296:	6078      	str	r0, [r7, #4]
 8024298:	460b      	mov	r3, r1
 802429a:	70fb      	strb	r3, [r7, #3]
    run_mode_ = mode;
 802429c:	687b      	ldr	r3, [r7, #4]
 802429e:	78fa      	ldrb	r2, [r7, #3]
 80242a0:	701a      	strb	r2, [r3, #0]
}
 80242a2:	bf00      	nop
 80242a4:	370c      	adds	r7, #12
 80242a6:	46bd      	mov	sp, r7
 80242a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242ac:	4770      	bx	lr
	...

080242b0 <_ZN3Run25SetRunModeChangedInternalEb>:

void Run::SetRunModeChangedInternal(bool boolean)
{
 80242b0:	b480      	push	{r7}
 80242b2:	b083      	sub	sp, #12
 80242b4:	af00      	add	r7, sp, #0
 80242b6:	6078      	str	r0, [r7, #4]
 80242b8:	460b      	mov	r3, r1
 80242ba:	70fb      	strb	r3, [r7, #3]
    run_mode_changed_internal_ = boolean;
 80242bc:	687b      	ldr	r3, [r7, #4]
 80242be:	78fa      	ldrb	r2, [r7, #3]
 80242c0:	705a      	strb	r2, [r3, #1]

#ifdef DEBUG_MODE
    g_run_mode_changed_internal_cnt++;
 80242c2:	4b06      	ldr	r3, [pc, #24]	; (80242dc <_ZN3Run25SetRunModeChangedInternalEb+0x2c>)
 80242c4:	781b      	ldrb	r3, [r3, #0]
 80242c6:	3301      	adds	r3, #1
 80242c8:	b2da      	uxtb	r2, r3
 80242ca:	4b04      	ldr	r3, [pc, #16]	; (80242dc <_ZN3Run25SetRunModeChangedInternalEb+0x2c>)
 80242cc:	701a      	strb	r2, [r3, #0]
#endif // DEBUG_MODE
}
 80242ce:	bf00      	nop
 80242d0:	370c      	adds	r7, #12
 80242d2:	46bd      	mov	sp, r7
 80242d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242d8:	4770      	bx	lr
 80242da:	bf00      	nop
 80242dc:	20000268 	.word	0x20000268

080242e0 <_ZN3Run16WhenSwitchChangeEv>:

void Run::WhenSwitchChange()
{
 80242e0:	b580      	push	{r7, lr}
 80242e2:	b082      	sub	sp, #8
 80242e4:	af00      	add	r7, sp, #0
 80242e6:	6078      	str	r0, [r7, #4]
    SetRunModeChangedInternal(false);
 80242e8:	2100      	movs	r1, #0
 80242ea:	6878      	ldr	r0, [r7, #4]
 80242ec:	f7ff ffe0 	bl	80242b0 <_ZN3Run25SetRunModeChangedInternalEb>
    switch_interval_led_enable_ = true;
 80242f0:	687b      	ldr	r3, [r7, #4]
 80242f2:	2201      	movs	r2, #1
 80242f4:	711a      	strb	r2, [r3, #4]
    switch_interval_wait_enable_ = true;
 80242f6:	687b      	ldr	r3, [r7, #4]
 80242f8:	2201      	movs	r2, #1
 80242fa:	70da      	strb	r2, [r3, #3]
    switch_interval_wait_timer_ = 0;
 80242fc:	687b      	ldr	r3, [r7, #4]
 80242fe:	2200      	movs	r2, #0
 8024300:	709a      	strb	r2, [r3, #2]
}
 8024302:	bf00      	nop
 8024304:	3708      	adds	r7, #8
 8024306:	46bd      	mov	sp, r7
 8024308:	bd80      	pop	{r7, pc}
	...

0802430c <_ZN3Run20SwitchChangeIntervalEh>:

bool Run::SwitchChangeInterval(uint8_t switch_state)
{
 802430c:	b580      	push	{r7, lr}
 802430e:	b084      	sub	sp, #16
 8024310:	af00      	add	r7, sp, #0
 8024312:	6078      	str	r0, [r7, #4]
 8024314:	460b      	mov	r3, r1
 8024316:	70fb      	strb	r3, [r7, #3]
    uint8_t wait_timer = switch_interval_wait_timer_;
 8024318:	687b      	ldr	r3, [r7, #4]
 802431a:	789b      	ldrb	r3, [r3, #2]
 802431c:	73fb      	strb	r3, [r7, #15]
    bool wait_enable = switch_interval_wait_enable_;
 802431e:	687b      	ldr	r3, [r7, #4]
 8024320:	78db      	ldrb	r3, [r3, #3]
 8024322:	73bb      	strb	r3, [r7, #14]
    bool led_enable = switch_interval_led_enable_;
 8024324:	687b      	ldr	r3, [r7, #4]
 8024326:	791b      	ldrb	r3, [r3, #4]
 8024328:	737b      	strb	r3, [r7, #13]
    bool interval_continue = true;
 802432a:	2301      	movs	r3, #1
 802432c:	733b      	strb	r3, [r7, #12]

    if(led_enable)
 802432e:	7b7b      	ldrb	r3, [r7, #13]
 8024330:	2b00      	cmp	r3, #0
 8024332:	f000 808a 	beq.w	802444a <_ZN3Run20SwitchChangeIntervalEh+0x13e>
    {
        switch(switch_state)
 8024336:	78fb      	ldrb	r3, [r7, #3]
 8024338:	3b01      	subs	r3, #1
 802433a:	2b0e      	cmp	r3, #14
 802433c:	d87a      	bhi.n	8024434 <_ZN3Run20SwitchChangeIntervalEh+0x128>
 802433e:	a201      	add	r2, pc, #4	; (adr r2, 8024344 <_ZN3Run20SwitchChangeIntervalEh+0x38>)
 8024340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024344:	080243e5 	.word	0x080243e5
 8024348:	080243f9 	.word	0x080243f9
 802434c:	08024435 	.word	0x08024435
 8024350:	08024435 	.word	0x08024435
 8024354:	08024435 	.word	0x08024435
 8024358:	08024435 	.word	0x08024435
 802435c:	0802440d 	.word	0x0802440d
 8024360:	08024421 	.word	0x08024421
 8024364:	08024435 	.word	0x08024435
 8024368:	08024381 	.word	0x08024381
 802436c:	08024395 	.word	0x08024395
 8024370:	080243a9 	.word	0x080243a9
 8024374:	080243bd 	.word	0x080243bd
 8024378:	08024435 	.word	0x08024435
 802437c:	080243d1 	.word	0x080243d1
        {
#ifdef DEBUG_MODE
            case 0x0A: led_enable = led_->BlinkInterrupt(3, 'G', 'B'); break;
 8024380:	687b      	ldr	r3, [r7, #4]
 8024382:	6998      	ldr	r0, [r3, #24]
 8024384:	2342      	movs	r3, #66	; 0x42
 8024386:	2247      	movs	r2, #71	; 0x47
 8024388:	2103      	movs	r1, #3
 802438a:	f7fd fbda 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 802438e:	4603      	mov	r3, r0
 8024390:	737b      	strb	r3, [r7, #13]
 8024392:	e06b      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
            case 0x0B: led_enable = led_->BlinkInterrupt(3, 'G', 'Y'); break;
 8024394:	687b      	ldr	r3, [r7, #4]
 8024396:	6998      	ldr	r0, [r3, #24]
 8024398:	2359      	movs	r3, #89	; 0x59
 802439a:	2247      	movs	r2, #71	; 0x47
 802439c:	2103      	movs	r1, #3
 802439e:	f7fd fbd0 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 80243a2:	4603      	mov	r3, r0
 80243a4:	737b      	strb	r3, [r7, #13]
 80243a6:	e061      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
#endif // DEBUG_MODE

            case 0x0C: led_enable = led_->BlinkInterrupt(3, 'B', 'M'); break;
 80243a8:	687b      	ldr	r3, [r7, #4]
 80243aa:	6998      	ldr	r0, [r3, #24]
 80243ac:	234d      	movs	r3, #77	; 0x4d
 80243ae:	2242      	movs	r2, #66	; 0x42
 80243b0:	2103      	movs	r1, #3
 80243b2:	f7fd fbc6 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 80243b6:	4603      	mov	r3, r0
 80243b8:	737b      	strb	r3, [r7, #13]
 80243ba:	e057      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
            case 0x0D: led_enable = led_->BlinkInterrupt(3, 'G', 'X'); break;
 80243bc:	687b      	ldr	r3, [r7, #4]
 80243be:	6998      	ldr	r0, [r3, #24]
 80243c0:	2358      	movs	r3, #88	; 0x58
 80243c2:	2247      	movs	r2, #71	; 0x47
 80243c4:	2103      	movs	r1, #3
 80243c6:	f7fd fbbc 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 80243ca:	4603      	mov	r3, r0
 80243cc:	737b      	strb	r3, [r7, #13]
 80243ce:	e04d      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
            case 0x0F: led_enable = led_->BlinkInterrupt(3, 'Y', 'X'); break;
 80243d0:	687b      	ldr	r3, [r7, #4]
 80243d2:	6998      	ldr	r0, [r3, #24]
 80243d4:	2358      	movs	r3, #88	; 0x58
 80243d6:	2259      	movs	r2, #89	; 0x59
 80243d8:	2103      	movs	r1, #3
 80243da:	f7fd fbb2 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 80243de:	4603      	mov	r3, r0
 80243e0:	737b      	strb	r3, [r7, #13]
 80243e2:	e043      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
            case 0x01: led_enable = led_->BlinkInterrupt(3, 'B', 'X'); break;
 80243e4:	687b      	ldr	r3, [r7, #4]
 80243e6:	6998      	ldr	r0, [r3, #24]
 80243e8:	2358      	movs	r3, #88	; 0x58
 80243ea:	2242      	movs	r2, #66	; 0x42
 80243ec:	2103      	movs	r1, #3
 80243ee:	f7fd fba8 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 80243f2:	4603      	mov	r3, r0
 80243f4:	737b      	strb	r3, [r7, #13]
 80243f6:	e039      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
            case 0x02: led_enable = led_->BlinkInterrupt(3, 'M', 'X'); break;
 80243f8:	687b      	ldr	r3, [r7, #4]
 80243fa:	6998      	ldr	r0, [r3, #24]
 80243fc:	2358      	movs	r3, #88	; 0x58
 80243fe:	224d      	movs	r2, #77	; 0x4d
 8024400:	2103      	movs	r1, #3
 8024402:	f7fd fb9e 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 8024406:	4603      	mov	r3, r0
 8024408:	737b      	strb	r3, [r7, #13]
 802440a:	e02f      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
            case 0x07: led_enable = led_->BlinkInterrupt(3, 'G', 'B'); break;
 802440c:	687b      	ldr	r3, [r7, #4]
 802440e:	6998      	ldr	r0, [r3, #24]
 8024410:	2342      	movs	r3, #66	; 0x42
 8024412:	2247      	movs	r2, #71	; 0x47
 8024414:	2103      	movs	r1, #3
 8024416:	f7fd fb94 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 802441a:	4603      	mov	r3, r0
 802441c:	737b      	strb	r3, [r7, #13]
 802441e:	e025      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
            case 0x08: led_enable = led_->BlinkInterrupt(3, 'G', 'Y'); break;
 8024420:	687b      	ldr	r3, [r7, #4]
 8024422:	6998      	ldr	r0, [r3, #24]
 8024424:	2359      	movs	r3, #89	; 0x59
 8024426:	2247      	movs	r2, #71	; 0x47
 8024428:	2103      	movs	r1, #3
 802442a:	f7fd fb8a 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 802442e:	4603      	mov	r3, r0
 8024430:	737b      	strb	r3, [r7, #13]
 8024432:	e01b      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
            default:   led_enable = led_->BlinkInterrupt(3, 'X', 'W'); break;
 8024434:	687b      	ldr	r3, [r7, #4]
 8024436:	6998      	ldr	r0, [r3, #24]
 8024438:	2357      	movs	r3, #87	; 0x57
 802443a:	2258      	movs	r2, #88	; 0x58
 802443c:	2103      	movs	r1, #3
 802443e:	f7fd fb80 	bl	8021b42 <_ZN3Led14BlinkInterruptEhcc>
 8024442:	4603      	mov	r3, r0
 8024444:	737b      	strb	r3, [r7, #13]
 8024446:	bf00      	nop
 8024448:	e010      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
        }
    }
    else if(wait_enable)
 802444a:	7bbb      	ldrb	r3, [r7, #14]
 802444c:	2b00      	cmp	r3, #0
 802444e:	d00b      	beq.n	8024468 <_ZN3Run20SwitchChangeIntervalEh+0x15c>
    {
        if(wait_timer < SWITCH_INTERVAL_WAIT_TIME)
 8024450:	7bfb      	ldrb	r3, [r7, #15]
 8024452:	2bc7      	cmp	r3, #199	; 0xc7
 8024454:	d805      	bhi.n	8024462 <_ZN3Run20SwitchChangeIntervalEh+0x156>
        {
            wait_timer++;
 8024456:	7bfb      	ldrb	r3, [r7, #15]
 8024458:	3301      	adds	r3, #1
 802445a:	73fb      	strb	r3, [r7, #15]
            wait_enable = true;
 802445c:	2301      	movs	r3, #1
 802445e:	73bb      	strb	r3, [r7, #14]
 8024460:	e004      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
        }
        else wait_enable = false;
 8024462:	2300      	movs	r3, #0
 8024464:	73bb      	strb	r3, [r7, #14]
 8024466:	e001      	b.n	802446c <_ZN3Run20SwitchChangeIntervalEh+0x160>
    }
    else interval_continue = false;
 8024468:	2300      	movs	r3, #0
 802446a:	733b      	strb	r3, [r7, #12]
    
    switch_interval_led_enable_ = led_enable;
 802446c:	687b      	ldr	r3, [r7, #4]
 802446e:	7b7a      	ldrb	r2, [r7, #13]
 8024470:	711a      	strb	r2, [r3, #4]
    switch_interval_wait_enable_ = wait_enable;
 8024472:	687b      	ldr	r3, [r7, #4]
 8024474:	7bba      	ldrb	r2, [r7, #14]
 8024476:	70da      	strb	r2, [r3, #3]
    switch_interval_wait_timer_ = wait_timer;
 8024478:	687b      	ldr	r3, [r7, #4]
 802447a:	7bfa      	ldrb	r2, [r7, #15]
 802447c:	709a      	strb	r2, [r3, #2]

    return interval_continue;
 802447e:	7b3b      	ldrb	r3, [r7, #12]
}
 8024480:	4618      	mov	r0, r3
 8024482:	3710      	adds	r7, #16
 8024484:	46bd      	mov	sp, r7
 8024486:	bd80      	pop	{r7, pc}

08024488 <_ZN3Run13EmergencyStopEv>:

bool Run::EmergencyStop()
{
 8024488:	b580      	push	{r7, lr}
 802448a:	b084      	sub	sp, #16
 802448c:	af00      	add	r7, sp, #0
 802448e:	6078      	str	r0, [r7, #4]
    static uint8_t emergency_timer = 0;
    bool line_emergency = line_sensor_->GetEmergencyStopFlag();
 8024490:	687b      	ldr	r3, [r7, #4]
 8024492:	69db      	ldr	r3, [r3, #28]
 8024494:	4618      	mov	r0, r3
 8024496:	f7fd fe6f 	bl	8022178 <_ZN10LineSensor20GetEmergencyStopFlagEv>
 802449a:	4603      	mov	r3, r0
 802449c:	73fb      	strb	r3, [r7, #15]

    if(emergency_timer >= EMERGENCY_STOP_TIME)
 802449e:	4b0e      	ldr	r3, [pc, #56]	; (80244d8 <_ZN3Run13EmergencyStopEv+0x50>)
 80244a0:	781b      	ldrb	r3, [r3, #0]
 80244a2:	2b04      	cmp	r3, #4
 80244a4:	d905      	bls.n	80244b2 <_ZN3Run13EmergencyStopEv+0x2a>
    {
        SetRunMode(EMERGENCY);
 80244a6:	21ee      	movs	r1, #238	; 0xee
 80244a8:	6878      	ldr	r0, [r7, #4]
 80244aa:	f7ff fef1 	bl	8024290 <_ZN3Run10SetRunModeEh>
        return true;
 80244ae:	2301      	movs	r3, #1
 80244b0:	e00d      	b.n	80244ce <_ZN3Run13EmergencyStopEv+0x46>
    }
    else if(line_emergency) emergency_timer++;
 80244b2:	7bfb      	ldrb	r3, [r7, #15]
 80244b4:	2b00      	cmp	r3, #0
 80244b6:	d006      	beq.n	80244c6 <_ZN3Run13EmergencyStopEv+0x3e>
 80244b8:	4b07      	ldr	r3, [pc, #28]	; (80244d8 <_ZN3Run13EmergencyStopEv+0x50>)
 80244ba:	781b      	ldrb	r3, [r3, #0]
 80244bc:	3301      	adds	r3, #1
 80244be:	b2da      	uxtb	r2, r3
 80244c0:	4b05      	ldr	r3, [pc, #20]	; (80244d8 <_ZN3Run13EmergencyStopEv+0x50>)
 80244c2:	701a      	strb	r2, [r3, #0]
 80244c4:	e002      	b.n	80244cc <_ZN3Run13EmergencyStopEv+0x44>
    else emergency_timer = 0;
 80244c6:	4b04      	ldr	r3, [pc, #16]	; (80244d8 <_ZN3Run13EmergencyStopEv+0x50>)
 80244c8:	2200      	movs	r2, #0
 80244ca:	701a      	strb	r2, [r3, #0]

    return false;
 80244cc:	2300      	movs	r3, #0
}
 80244ce:	4618      	mov	r0, r3
 80244d0:	3710      	adds	r7, #16
 80244d2:	46bd      	mov	sp, r7
 80244d4:	bd80      	pop	{r7, pc}
 80244d6:	bf00      	nop
 80244d8:	20000480 	.word	0x20000480

080244dc <_ZN3Run7RunModeEv>:

void Run::RunMode()
{
 80244dc:	b580      	push	{r7, lr}
 80244de:	b082      	sub	sp, #8
 80244e0:	af00      	add	r7, sp, #0
 80244e2:	6078      	str	r0, [r7, #4]
    switch(run_mode_)
 80244e4:	687b      	ldr	r3, [r7, #4]
 80244e6:	781b      	ldrb	r3, [r3, #0]
 80244e8:	2b0e      	cmp	r3, #14
 80244ea:	d02f      	beq.n	802454c <_ZN3Run7RunModeEv+0x70>
 80244ec:	2b0e      	cmp	r3, #14
 80244ee:	dc0d      	bgt.n	802450c <_ZN3Run7RunModeEv+0x30>
 80244f0:	2b02      	cmp	r3, #2
 80244f2:	d01b      	beq.n	802452c <_ZN3Run7RunModeEv+0x50>
 80244f4:	2b02      	cmp	r3, #2
 80244f6:	dc04      	bgt.n	8024502 <_ZN3Run7RunModeEv+0x26>
 80244f8:	2b00      	cmp	r3, #0
 80244fa:	d023      	beq.n	8024544 <_ZN3Run7RunModeEv+0x68>
 80244fc:	2b01      	cmp	r3, #1
 80244fe:	d019      	beq.n	8024534 <_ZN3Run7RunModeEv+0x58>
 8024500:	e044      	b.n	802458c <_ZN3Run7RunModeEv+0xb0>
 8024502:	2b0a      	cmp	r3, #10
 8024504:	d02a      	beq.n	802455c <_ZN3Run7RunModeEv+0x80>
 8024506:	2b0c      	cmp	r3, #12
 8024508:	d024      	beq.n	8024554 <_ZN3Run7RunModeEv+0x78>
 802450a:	e03f      	b.n	802458c <_ZN3Run7RunModeEv+0xb0>
 802450c:	2bca      	cmp	r3, #202	; 0xca
 802450e:	d029      	beq.n	8024564 <_ZN3Run7RunModeEv+0x88>
 8024510:	2bca      	cmp	r3, #202	; 0xca
 8024512:	dc04      	bgt.n	802451e <_ZN3Run7RunModeEv+0x42>
 8024514:	2b1f      	cmp	r3, #31
 8024516:	d029      	beq.n	802456c <_ZN3Run7RunModeEv+0x90>
 8024518:	2b2f      	cmp	r3, #47	; 0x2f
 802451a:	d02f      	beq.n	802457c <_ZN3Run7RunModeEv+0xa0>
 802451c:	e036      	b.n	802458c <_ZN3Run7RunModeEv+0xb0>
 802451e:	2bf1      	cmp	r3, #241	; 0xf1
 8024520:	d028      	beq.n	8024574 <_ZN3Run7RunModeEv+0x98>
 8024522:	2bf2      	cmp	r3, #242	; 0xf2
 8024524:	d02e      	beq.n	8024584 <_ZN3Run7RunModeEv+0xa8>
 8024526:	2bee      	cmp	r3, #238	; 0xee
 8024528:	d008      	beq.n	802453c <_ZN3Run7RunModeEv+0x60>
 802452a:	e02f      	b.n	802458c <_ZN3Run7RunModeEv+0xb0>
    {
#ifdef DEBUG_MODE
        case LINE_TRACE_DEBUG: ModeLineTraceDebug(); break;
 802452c:	6878      	ldr	r0, [r7, #4]
 802452e:	f000 fb37 	bl	8024ba0 <_ZN3Run18ModeLineTraceDebugEv>
 8024532:	e02f      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case VELOCITY_CONTROL_DEBUG: ModeVelocityControlDebug(); break;
 8024534:	6878      	ldr	r0, [r7, #4]
 8024536:	f000 fb09 	bl	8024b4c <_ZN3Run24ModeVelocityControlDebugEv>
 802453a:	e02b      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
#else // DEBUG_MODE
        case LINE_TRACE: ModeLineTrace(); break;
        case VELOCITY_CONTROL: ModeVelocityControl(); break;
#endif // DEBUG_MODE

        case EMERGENCY: ModeEmergency(); break;
 802453c:	6878      	ldr	r0, [r7, #4]
 802453e:	f000 f831 	bl	80245a4 <_ZN3Run13ModeEmergencyEv>
 8024542:	e027      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case STANDBY: ModeStandby(); break;
 8024544:	6878      	ldr	r0, [r7, #4]
 8024546:	f000 f879 	bl	802463c <_ZN3Run11ModeStandbyEv>
 802454a:	e023      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case READY: ModeReady(); break;
 802454c:	6878      	ldr	r0, [r7, #4]
 802454e:	f000 f853 	bl	80245f8 <_ZN3Run9ModeReadyEv>
 8024552:	e01f      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case DEV: ModeDevelopment(); break;
 8024554:	6878      	ldr	r0, [r7, #4]
 8024556:	f000 f885 	bl	8024664 <_ZN3Run15ModeDevelopmentEv>
 802455a:	e01b      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case DEV_ACCEL: ModeDevAccel(); break;
 802455c:	6878      	ldr	r0, [r7, #4]
 802455e:	f000 f8db 	bl	8024718 <_ZN3Run12ModeDevAccelEv>
 8024562:	e017      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case DEV_GOAL: ModeDevGoal(); break;
 8024564:	6878      	ldr	r0, [r7, #4]
 8024566:	f000 f9f9 	bl	802495c <_ZN3Run11ModeDevGoalEv>
 802456a:	e013      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case FIRST_RUN: ModeFirstRun(); break;
 802456c:	6878      	ldr	r0, [r7, #4]
 802456e:	f000 fa0f 	bl	8024990 <_ZN3Run12ModeFirstRunEv>
 8024572:	e00f      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case FIRST_GOAL: ModeFirstGoal(); break;
 8024574:	6878      	ldr	r0, [r7, #4]
 8024576:	f000 fa57 	bl	8024a28 <_ZN3Run13ModeFirstGoalEv>
 802457a:	e00b      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case SECOND_RUN: ModeSecondRun(); break;
 802457c:	6878      	ldr	r0, [r7, #4]
 802457e:	f000 fa77 	bl	8024a70 <_ZN3Run13ModeSecondRunEv>
 8024582:	e007      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        case SECOND_GOAL: ModeSecondGoal(); break;
 8024584:	6878      	ldr	r0, [r7, #4]
 8024586:	f000 fac7 	bl	8024b18 <_ZN3Run14ModeSecondGoalEv>
 802458a:	e003      	b.n	8024594 <_ZN3Run7RunModeEv+0xb8>
        default: ModeStandby(); break;
 802458c:	6878      	ldr	r0, [r7, #4]
 802458e:	f000 f855 	bl	802463c <_ZN3Run11ModeStandbyEv>
 8024592:	bf00      	nop
    }

    mode_complete_ = true;
 8024594:	687b      	ldr	r3, [r7, #4]
 8024596:	2201      	movs	r2, #1
 8024598:	715a      	strb	r2, [r3, #5]
}
 802459a:	bf00      	nop
 802459c:	3708      	adds	r7, #8
 802459e:	46bd      	mov	sp, r7
 80245a0:	bd80      	pop	{r7, pc}
	...

080245a4 <_ZN3Run13ModeEmergencyEv>:

void Run::ModeEmergency()
{
 80245a4:	b580      	push	{r7, lr}
 80245a6:	b084      	sub	sp, #16
 80245a8:	af00      	add	r7, sp, #0
 80245aa:	6078      	str	r0, [r7, #4]
    motor_->Drive(0, 0);
 80245ac:	687b      	ldr	r3, [r7, #4]
 80245ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80245b0:	eddf 0a10 	vldr	s1, [pc, #64]	; 80245f4 <_ZN3Run13ModeEmergencyEv+0x50>
 80245b4:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80245f4 <_ZN3Run13ModeEmergencyEv+0x50>
 80245b8:	4618      	mov	r0, r3
 80245ba:	f7ff fa65 	bl	8023a88 <_ZN5Motor5DriveEff>

    bool result = logger_->GetSuccessEmergencyCodeStore();
 80245be:	687b      	ldr	r3, [r7, #4]
 80245c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80245c2:	4618      	mov	r0, r3
 80245c4:	f7fe fa96 	bl	8022af4 <_ZN6Logger28GetSuccessEmergencyCodeStoreEv>
 80245c8:	4603      	mov	r3, r0
 80245ca:	73fb      	strb	r3, [r7, #15]
    if(result) led_->ColorOrder('R');
 80245cc:	7bfb      	ldrb	r3, [r7, #15]
 80245ce:	2b00      	cmp	r3, #0
 80245d0:	d006      	beq.n	80245e0 <_ZN3Run13ModeEmergencyEv+0x3c>
 80245d2:	687b      	ldr	r3, [r7, #4]
 80245d4:	699b      	ldr	r3, [r3, #24]
 80245d6:	2152      	movs	r1, #82	; 0x52
 80245d8:	4618      	mov	r0, r3
 80245da:	f7fd f965 	bl	80218a8 <_ZN3Led10ColorOrderEc>
    else led_->ColorOrder('G');
}
 80245de:	e005      	b.n	80245ec <_ZN3Run13ModeEmergencyEv+0x48>
    else led_->ColorOrder('G');
 80245e0:	687b      	ldr	r3, [r7, #4]
 80245e2:	699b      	ldr	r3, [r3, #24]
 80245e4:	2147      	movs	r1, #71	; 0x47
 80245e6:	4618      	mov	r0, r3
 80245e8:	f7fd f95e 	bl	80218a8 <_ZN3Led10ColorOrderEc>
}
 80245ec:	bf00      	nop
 80245ee:	3710      	adds	r7, #16
 80245f0:	46bd      	mov	sp, r7
 80245f2:	bd80      	pop	{r7, pc}
 80245f4:	00000000 	.word	0x00000000

080245f8 <_ZN3Run9ModeReadyEv>:

void Run::ModeReady()
{
 80245f8:	b580      	push	{r7, lr}
 80245fa:	b082      	sub	sp, #8
 80245fc:	af00      	add	r7, sp, #0
 80245fe:	6078      	str	r0, [r7, #4]
    line_sensor_->Update();
 8024600:	687b      	ldr	r3, [r7, #4]
 8024602:	69db      	ldr	r3, [r3, #28]
 8024604:	4618      	mov	r0, r3
 8024606:	f7fd fc79 	bl	8021efc <_ZN10LineSensor6UpdateEv>
    if(line_sensor_->CheckCalibration()) led_->ColorOrder('X');
 802460a:	687b      	ldr	r3, [r7, #4]
 802460c:	69db      	ldr	r3, [r3, #28]
 802460e:	4618      	mov	r0, r3
 8024610:	f7fd fdc0 	bl	8022194 <_ZN10LineSensor16CheckCalibrationEv>
 8024614:	4603      	mov	r3, r0
 8024616:	2b00      	cmp	r3, #0
 8024618:	d006      	beq.n	8024628 <_ZN3Run9ModeReadyEv+0x30>
 802461a:	687b      	ldr	r3, [r7, #4]
 802461c:	699b      	ldr	r3, [r3, #24]
 802461e:	2158      	movs	r1, #88	; 0x58
 8024620:	4618      	mov	r0, r3
 8024622:	f7fd f941 	bl	80218a8 <_ZN3Led10ColorOrderEc>
    else led_->ColorOrder('R');
}
 8024626:	e005      	b.n	8024634 <_ZN3Run9ModeReadyEv+0x3c>
    else led_->ColorOrder('R');
 8024628:	687b      	ldr	r3, [r7, #4]
 802462a:	699b      	ldr	r3, [r3, #24]
 802462c:	2152      	movs	r1, #82	; 0x52
 802462e:	4618      	mov	r0, r3
 8024630:	f7fd f93a 	bl	80218a8 <_ZN3Led10ColorOrderEc>
}
 8024634:	bf00      	nop
 8024636:	3708      	adds	r7, #8
 8024638:	46bd      	mov	sp, r7
 802463a:	bd80      	pop	{r7, pc}

0802463c <_ZN3Run11ModeStandbyEv>:

void Run::ModeStandby()
{
 802463c:	b580      	push	{r7, lr}
 802463e:	b082      	sub	sp, #8
 8024640:	af00      	add	r7, sp, #0
 8024642:	6078      	str	r0, [r7, #4]
    motor_->Drive(0, 0);
 8024644:	687b      	ldr	r3, [r7, #4]
 8024646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024648:	eddf 0a05 	vldr	s1, [pc, #20]	; 8024660 <_ZN3Run11ModeStandbyEv+0x24>
 802464c:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8024660 <_ZN3Run11ModeStandbyEv+0x24>
 8024650:	4618      	mov	r0, r3
 8024652:	f7ff fa19 	bl	8023a88 <_ZN5Motor5DriveEff>
}
 8024656:	bf00      	nop
 8024658:	3708      	adds	r7, #8
 802465a:	46bd      	mov	sp, r7
 802465c:	bd80      	pop	{r7, pc}
 802465e:	bf00      	nop
 8024660:	00000000 	.word	0x00000000

08024664 <_ZN3Run15ModeDevelopmentEv>:
    motor_->Drive(trans_ratio, rotat_ratio);
}
*/

void Run::ModeDevelopment()
{
 8024664:	b580      	push	{r7, lr}
 8024666:	b086      	sub	sp, #24
 8024668:	af00      	add	r7, sp, #0
 802466a:	6078      	str	r0, [r7, #4]
    /* Sensor update */
    encoder_->Update();
 802466c:	687b      	ldr	r3, [r7, #4]
 802466e:	689b      	ldr	r3, [r3, #8]
 8024670:	4618      	mov	r0, r3
 8024672:	f7fc fbed 	bl	8020e50 <_ZN7Encoder6UpdateEv>
    line_sensor_->Update();
 8024676:	687b      	ldr	r3, [r7, #4]
 8024678:	69db      	ldr	r3, [r3, #28]
 802467a:	4618      	mov	r0, r3
 802467c:	f7fd fc3e 	bl	8021efc <_ZN10LineSensor6UpdateEv>
    side_sensor_->Update();
 8024680:	687b      	ldr	r3, [r7, #4]
 8024682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024684:	4618      	mov	r0, r3
 8024686:	f000 fbb9 	bl	8024dfc <_ZN10SideSensor6UpdateEv>
    imu_->Update();
 802468a:	687b      	ldr	r3, [r7, #4]
 802468c:	695b      	ldr	r3, [r3, #20]
 802468e:	4618      	mov	r0, r3
 8024690:	f7fd f846 	bl	8021720 <_ZN3Imu6UpdateEv>
    logger_->Logging();
 8024694:	687b      	ldr	r3, [r7, #4]
 8024696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024698:	4618      	mov	r0, r3
 802469a:	f7fd ff65 	bl	8022568 <_ZN6Logger7LoggingEv>
    /* Emergency stop */
    if(DevEmergencyStop()) return;
 802469e:	6878      	ldr	r0, [r7, #4]
 80246a0:	f000 f886 	bl	80247b0 <_ZN3Run16DevEmergencyStopEv>
 80246a4:	4603      	mov	r3, r0
 80246a6:	2b00      	cmp	r3, #0
 80246a8:	d12f      	bne.n	802470a <_ZN3Run15ModeDevelopmentEv+0xa6>
    /* Motor control */
    uint8_t goal_count = side_sensor_->GetGoalMarkerCount();
 80246aa:	687b      	ldr	r3, [r7, #4]
 80246ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80246ae:	4618      	mov	r0, r3
 80246b0:	f000 fd73 	bl	802519a <_ZN10SideSensor18GetGoalMarkerCountEv>
 80246b4:	4603      	mov	r3, r0
 80246b6:	75fb      	strb	r3, [r7, #23]
    float target_velocity = DevTargetVelocity(goal_count);
 80246b8:	7dfb      	ldrb	r3, [r7, #23]
 80246ba:	4619      	mov	r1, r3
 80246bc:	6878      	ldr	r0, [r7, #4]
 80246be:	f000 f8b9 	bl	8024834 <_ZN3Run17DevTargetVelocityEh>
 80246c2:	ed87 0a04 	vstr	s0, [r7, #16]
    float trans_ratio = velocity_control_->DeterminePidGain(target_velocity);
 80246c6:	687b      	ldr	r3, [r7, #4]
 80246c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80246ca:	ed97 0a04 	vldr	s0, [r7, #16]
 80246ce:	4618      	mov	r0, r3
 80246d0:	f001 faf5 	bl	8025cbe <_ZN15VelocityControl16DeterminePidGainEf>
 80246d4:	ed87 0a03 	vstr	s0, [r7, #12]
    float rotat_ratio = line_trace_->DeterminePidGain(target_velocity);
 80246d8:	687b      	ldr	r3, [r7, #4]
 80246da:	6a1b      	ldr	r3, [r3, #32]
 80246dc:	ed97 0a04 	vldr	s0, [r7, #16]
 80246e0:	4618      	mov	r0, r3
 80246e2:	f7fd fde5 	bl	80222b0 <_ZN9LineTrace16DeterminePidGainEf>
 80246e6:	ed87 0a02 	vstr	s0, [r7, #8]
    motor_->Drive(trans_ratio, rotat_ratio);
 80246ea:	687b      	ldr	r3, [r7, #4]
 80246ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80246ee:	edd7 0a02 	vldr	s1, [r7, #8]
 80246f2:	ed97 0a03 	vldr	s0, [r7, #12]
 80246f6:	4618      	mov	r0, r3
 80246f8:	f7ff f9c6 	bl	8023a88 <_ZN5Motor5DriveEff>
    monitor_count++;
 80246fc:	4b05      	ldr	r3, [pc, #20]	; (8024714 <_ZN3Run15ModeDevelopmentEv+0xb0>)
 80246fe:	881b      	ldrh	r3, [r3, #0]
 8024700:	3301      	adds	r3, #1
 8024702:	b29a      	uxth	r2, r3
 8024704:	4b03      	ldr	r3, [pc, #12]	; (8024714 <_ZN3Run15ModeDevelopmentEv+0xb0>)
 8024706:	801a      	strh	r2, [r3, #0]
 8024708:	e000      	b.n	802470c <_ZN3Run15ModeDevelopmentEv+0xa8>
    if(DevEmergencyStop()) return;
 802470a:	bf00      	nop
}
 802470c:	3718      	adds	r7, #24
 802470e:	46bd      	mov	sp, r7
 8024710:	bd80      	pop	{r7, pc}
 8024712:	bf00      	nop
 8024714:	20011148 	.word	0x20011148

08024718 <_ZN3Run12ModeDevAccelEv>:

void Run::ModeDevAccel()
{
 8024718:	b580      	push	{r7, lr}
 802471a:	b086      	sub	sp, #24
 802471c:	af00      	add	r7, sp, #0
 802471e:	6078      	str	r0, [r7, #4]
    /* Sensor update */
    encoder_->Update();
 8024720:	687b      	ldr	r3, [r7, #4]
 8024722:	689b      	ldr	r3, [r3, #8]
 8024724:	4618      	mov	r0, r3
 8024726:	f7fc fb93 	bl	8020e50 <_ZN7Encoder6UpdateEv>
    line_sensor_->Update();
 802472a:	687b      	ldr	r3, [r7, #4]
 802472c:	69db      	ldr	r3, [r3, #28]
 802472e:	4618      	mov	r0, r3
 8024730:	f7fd fbe4 	bl	8021efc <_ZN10LineSensor6UpdateEv>
    side_sensor_->Update();
 8024734:	687b      	ldr	r3, [r7, #4]
 8024736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024738:	4618      	mov	r0, r3
 802473a:	f000 fb5f 	bl	8024dfc <_ZN10SideSensor6UpdateEv>
    logger_->Loading();
 802473e:	687b      	ldr	r3, [r7, #4]
 8024740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024742:	4618      	mov	r0, r3
 8024744:	f7fe fab6 	bl	8022cb4 <_ZN6Logger7LoadingEv>
    /* Motor control */
    uint8_t goal_count = side_sensor_->GetGoalMarkerCount();
 8024748:	687b      	ldr	r3, [r7, #4]
 802474a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802474c:	4618      	mov	r0, r3
 802474e:	f000 fd24 	bl	802519a <_ZN10SideSensor18GetGoalMarkerCountEv>
 8024752:	4603      	mov	r3, r0
 8024754:	75fb      	strb	r3, [r7, #23]
    float target_velocity = DevAccelTarget(goal_count);
 8024756:	7dfb      	ldrb	r3, [r7, #23]
 8024758:	4619      	mov	r1, r3
 802475a:	6878      	ldr	r0, [r7, #4]
 802475c:	f000 f8b0 	bl	80248c0 <_ZN3Run14DevAccelTargetEh>
 8024760:	ed87 0a04 	vstr	s0, [r7, #16]
    float trans_ratio = velocity_control_->DeterminePidGain(target_velocity);
 8024764:	687b      	ldr	r3, [r7, #4]
 8024766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8024768:	ed97 0a04 	vldr	s0, [r7, #16]
 802476c:	4618      	mov	r0, r3
 802476e:	f001 faa6 	bl	8025cbe <_ZN15VelocityControl16DeterminePidGainEf>
 8024772:	ed87 0a03 	vstr	s0, [r7, #12]
    float rotat_ratio = line_trace_->DeterminePidGain(target_velocity);
 8024776:	687b      	ldr	r3, [r7, #4]
 8024778:	6a1b      	ldr	r3, [r3, #32]
 802477a:	ed97 0a04 	vldr	s0, [r7, #16]
 802477e:	4618      	mov	r0, r3
 8024780:	f7fd fd96 	bl	80222b0 <_ZN9LineTrace16DeterminePidGainEf>
 8024784:	ed87 0a02 	vstr	s0, [r7, #8]
    /* Emergency stop */
    if(DevEmergencyStop()) return;
 8024788:	6878      	ldr	r0, [r7, #4]
 802478a:	f000 f811 	bl	80247b0 <_ZN3Run16DevEmergencyStopEv>
 802478e:	4603      	mov	r3, r0
 8024790:	2b00      	cmp	r3, #0
 8024792:	d109      	bne.n	80247a8 <_ZN3Run12ModeDevAccelEv+0x90>
    motor_->Drive(trans_ratio, rotat_ratio);
 8024794:	687b      	ldr	r3, [r7, #4]
 8024796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024798:	edd7 0a02 	vldr	s1, [r7, #8]
 802479c:	ed97 0a03 	vldr	s0, [r7, #12]
 80247a0:	4618      	mov	r0, r3
 80247a2:	f7ff f971 	bl	8023a88 <_ZN5Motor5DriveEff>
 80247a6:	e000      	b.n	80247aa <_ZN3Run12ModeDevAccelEv+0x92>
    if(DevEmergencyStop()) return;
 80247a8:	bf00      	nop
}
 80247aa:	3718      	adds	r7, #24
 80247ac:	46bd      	mov	sp, r7
 80247ae:	bd80      	pop	{r7, pc}

080247b0 <_ZN3Run16DevEmergencyStopEv>:

bool Run::DevEmergencyStop()
{
 80247b0:	b580      	push	{r7, lr}
 80247b2:	b084      	sub	sp, #16
 80247b4:	af00      	add	r7, sp, #0
 80247b6:	6078      	str	r0, [r7, #4]
    static uint8_t emergency_timer = 0;
    bool line_emergency = line_sensor_->GetEmergencyStopFlag();
 80247b8:	687b      	ldr	r3, [r7, #4]
 80247ba:	69db      	ldr	r3, [r3, #28]
 80247bc:	4618      	mov	r0, r3
 80247be:	f7fd fcdb 	bl	8022178 <_ZN10LineSensor20GetEmergencyStopFlagEv>
 80247c2:	4603      	mov	r3, r0
 80247c4:	73fb      	strb	r3, [r7, #15]
    bool logging_emergency = logger_->GetEmergencyStopFlag();
 80247c6:	687b      	ldr	r3, [r7, #4]
 80247c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80247ca:	4618      	mov	r0, r3
 80247cc:	f7fe f977 	bl	8022abe <_ZN6Logger20GetEmergencyStopFlagEv>
 80247d0:	4603      	mov	r3, r0
 80247d2:	73bb      	strb	r3, [r7, #14]

    if(logging_emergency)
 80247d4:	7bbb      	ldrb	r3, [r7, #14]
 80247d6:	2b00      	cmp	r3, #0
 80247d8:	d009      	beq.n	80247ee <_ZN3Run16DevEmergencyStopEv+0x3e>
    {
        SetRunMode(EMERGENCY);
 80247da:	21ee      	movs	r1, #238	; 0xee
 80247dc:	6878      	ldr	r0, [r7, #4]
 80247de:	f7ff fd57 	bl	8024290 <_ZN3Run10SetRunModeEh>
        SetRunModeChangedInternal(true);
 80247e2:	2101      	movs	r1, #1
 80247e4:	6878      	ldr	r0, [r7, #4]
 80247e6:	f7ff fd63 	bl	80242b0 <_ZN3Run25SetRunModeChangedInternalEb>
        return true;
 80247ea:	2301      	movs	r3, #1
 80247ec:	e01b      	b.n	8024826 <_ZN3Run16DevEmergencyStopEv+0x76>
    }

    if(line_emergency)
 80247ee:	7bfb      	ldrb	r3, [r7, #15]
 80247f0:	2b00      	cmp	r3, #0
 80247f2:	d014      	beq.n	802481e <_ZN3Run16DevEmergencyStopEv+0x6e>
    {
        if(emergency_timer >= EMERGENCY_STOP_TIME)
 80247f4:	4b0e      	ldr	r3, [pc, #56]	; (8024830 <_ZN3Run16DevEmergencyStopEv+0x80>)
 80247f6:	781b      	ldrb	r3, [r3, #0]
 80247f8:	2b04      	cmp	r3, #4
 80247fa:	d909      	bls.n	8024810 <_ZN3Run16DevEmergencyStopEv+0x60>
        {
            SetRunMode(EMERGENCY);
 80247fc:	21ee      	movs	r1, #238	; 0xee
 80247fe:	6878      	ldr	r0, [r7, #4]
 8024800:	f7ff fd46 	bl	8024290 <_ZN3Run10SetRunModeEh>
            SetRunModeChangedInternal(true);
 8024804:	2101      	movs	r1, #1
 8024806:	6878      	ldr	r0, [r7, #4]
 8024808:	f7ff fd52 	bl	80242b0 <_ZN3Run25SetRunModeChangedInternalEb>
            return true;
 802480c:	2301      	movs	r3, #1
 802480e:	e00a      	b.n	8024826 <_ZN3Run16DevEmergencyStopEv+0x76>
        }
        else emergency_timer++;
 8024810:	4b07      	ldr	r3, [pc, #28]	; (8024830 <_ZN3Run16DevEmergencyStopEv+0x80>)
 8024812:	781b      	ldrb	r3, [r3, #0]
 8024814:	3301      	adds	r3, #1
 8024816:	b2da      	uxtb	r2, r3
 8024818:	4b05      	ldr	r3, [pc, #20]	; (8024830 <_ZN3Run16DevEmergencyStopEv+0x80>)
 802481a:	701a      	strb	r2, [r3, #0]
 802481c:	e002      	b.n	8024824 <_ZN3Run16DevEmergencyStopEv+0x74>
    }
    else emergency_timer = 0;
 802481e:	4b04      	ldr	r3, [pc, #16]	; (8024830 <_ZN3Run16DevEmergencyStopEv+0x80>)
 8024820:	2200      	movs	r2, #0
 8024822:	701a      	strb	r2, [r3, #0]

    return false;
 8024824:	2300      	movs	r3, #0
}
 8024826:	4618      	mov	r0, r3
 8024828:	3710      	adds	r7, #16
 802482a:	46bd      	mov	sp, r7
 802482c:	bd80      	pop	{r7, pc}
 802482e:	bf00      	nop
 8024830:	20000481 	.word	0x20000481

08024834 <_ZN3Run17DevTargetVelocityEh>:

float Run::DevTargetVelocity(uint8_t goal_count)
{
 8024834:	b580      	push	{r7, lr}
 8024836:	b084      	sub	sp, #16
 8024838:	af00      	add	r7, sp, #0
 802483a:	6078      	str	r0, [r7, #4]
 802483c:	460b      	mov	r3, r1
 802483e:	70fb      	strb	r3, [r7, #3]
    static uint16_t slow_timer = 0;
    static uint16_t stop_timer = 0;
    float target_velocity;

    switch(goal_count)
 8024840:	78fb      	ldrb	r3, [r7, #3]
 8024842:	3300      	adds	r3, #0
 8024844:	2b01      	cmp	r3, #1
 8024846:	d802      	bhi.n	802484e <_ZN3Run17DevTargetVelocityEh+0x1a>
    {
        case 0:
        case 1: target_velocity = EXPLORE_VELOCITY; break;
 8024848:	4b19      	ldr	r3, [pc, #100]	; (80248b0 <_ZN3Run17DevTargetVelocityEh+0x7c>)
 802484a:	60fb      	str	r3, [r7, #12]
 802484c:	e027      	b.n	802489e <_ZN3Run17DevTargetVelocityEh+0x6a>
        default:

            if(slow_timer < SLOW_DRIVE_TIME)
 802484e:	4b19      	ldr	r3, [pc, #100]	; (80248b4 <_ZN3Run17DevTargetVelocityEh+0x80>)
 8024850:	881b      	ldrh	r3, [r3, #0]
 8024852:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8024856:	d208      	bcs.n	802486a <_ZN3Run17DevTargetVelocityEh+0x36>
            {
                slow_timer++;
 8024858:	4b16      	ldr	r3, [pc, #88]	; (80248b4 <_ZN3Run17DevTargetVelocityEh+0x80>)
 802485a:	881b      	ldrh	r3, [r3, #0]
 802485c:	3301      	adds	r3, #1
 802485e:	b29a      	uxth	r2, r3
 8024860:	4b14      	ldr	r3, [pc, #80]	; (80248b4 <_ZN3Run17DevTargetVelocityEh+0x80>)
 8024862:	801a      	strh	r2, [r3, #0]
                target_velocity = SLOW_DRIVE_VELOCITY;
 8024864:	4b14      	ldr	r3, [pc, #80]	; (80248b8 <_ZN3Run17DevTargetVelocityEh+0x84>)
 8024866:	60fb      	str	r3, [r7, #12]
                    SetRunMode(DEV_GOAL);
                    SetRunModeChangedInternal(true);
                    target_velocity = 0;
                }
            }
            break;
 8024868:	e018      	b.n	802489c <_ZN3Run17DevTargetVelocityEh+0x68>
                if(stop_timer < STOP_TIME)
 802486a:	4b14      	ldr	r3, [pc, #80]	; (80248bc <_ZN3Run17DevTargetVelocityEh+0x88>)
 802486c:	881b      	ldrh	r3, [r3, #0]
 802486e:	2bc7      	cmp	r3, #199	; 0xc7
 8024870:	d809      	bhi.n	8024886 <_ZN3Run17DevTargetVelocityEh+0x52>
                    stop_timer++;
 8024872:	4b12      	ldr	r3, [pc, #72]	; (80248bc <_ZN3Run17DevTargetVelocityEh+0x88>)
 8024874:	881b      	ldrh	r3, [r3, #0]
 8024876:	3301      	adds	r3, #1
 8024878:	b29a      	uxth	r2, r3
 802487a:	4b10      	ldr	r3, [pc, #64]	; (80248bc <_ZN3Run17DevTargetVelocityEh+0x88>)
 802487c:	801a      	strh	r2, [r3, #0]
                    target_velocity = 0;
 802487e:	f04f 0300 	mov.w	r3, #0
 8024882:	60fb      	str	r3, [r7, #12]
            break;
 8024884:	e00a      	b.n	802489c <_ZN3Run17DevTargetVelocityEh+0x68>
                    SetRunMode(DEV_GOAL);
 8024886:	21ca      	movs	r1, #202	; 0xca
 8024888:	6878      	ldr	r0, [r7, #4]
 802488a:	f7ff fd01 	bl	8024290 <_ZN3Run10SetRunModeEh>
                    SetRunModeChangedInternal(true);
 802488e:	2101      	movs	r1, #1
 8024890:	6878      	ldr	r0, [r7, #4]
 8024892:	f7ff fd0d 	bl	80242b0 <_ZN3Run25SetRunModeChangedInternalEb>
                    target_velocity = 0;
 8024896:	f04f 0300 	mov.w	r3, #0
 802489a:	60fb      	str	r3, [r7, #12]
            break;
 802489c:	bf00      	nop
    }

    return target_velocity;
 802489e:	68fb      	ldr	r3, [r7, #12]
 80248a0:	ee07 3a90 	vmov	s15, r3
}
 80248a4:	eeb0 0a67 	vmov.f32	s0, s15
 80248a8:	3710      	adds	r7, #16
 80248aa:	46bd      	mov	sp, r7
 80248ac:	bd80      	pop	{r7, pc}
 80248ae:	bf00      	nop
 80248b0:	3f19999a 	.word	0x3f19999a
 80248b4:	20000482 	.word	0x20000482
 80248b8:	3dcccccd 	.word	0x3dcccccd
 80248bc:	20000484 	.word	0x20000484

080248c0 <_ZN3Run14DevAccelTargetEh>:

float Run::DevAccelTarget(uint8_t goal_count)
{
 80248c0:	b580      	push	{r7, lr}
 80248c2:	b084      	sub	sp, #16
 80248c4:	af00      	add	r7, sp, #0
 80248c6:	6078      	str	r0, [r7, #4]
 80248c8:	460b      	mov	r3, r1
 80248ca:	70fb      	strb	r3, [r7, #3]
    static uint16_t slow_timer = 0;
    static uint16_t stop_timer = 0;
    float target_velocity;

    switch(goal_count)
 80248cc:	78fb      	ldrb	r3, [r7, #3]
 80248ce:	2b00      	cmp	r3, #0
 80248d0:	d002      	beq.n	80248d8 <_ZN3Run14DevAccelTargetEh+0x18>
 80248d2:	2b01      	cmp	r3, #1
 80248d4:	d004      	beq.n	80248e0 <_ZN3Run14DevAccelTargetEh+0x20>
 80248d6:	e00b      	b.n	80248f0 <_ZN3Run14DevAccelTargetEh+0x30>
    {
        case 0: target_velocity = MIN_VELOCITY; break;
 80248d8:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80248dc:	60fb      	str	r3, [r7, #12]
 80248de:	e02f      	b.n	8024940 <_ZN3Run14DevAccelTargetEh+0x80>
        case 1:
            target_velocity = logger_->GetTargetVelocity();
 80248e0:	687b      	ldr	r3, [r7, #4]
 80248e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80248e4:	4618      	mov	r0, r3
 80248e6:	f7fe fa27 	bl	8022d38 <_ZN6Logger17GetTargetVelocityEv>
 80248ea:	ed87 0a03 	vstr	s0, [r7, #12]
            break;
 80248ee:	e027      	b.n	8024940 <_ZN3Run14DevAccelTargetEh+0x80>
        default:

            if(slow_timer < SLOW_DRIVE_TIME)
 80248f0:	4b17      	ldr	r3, [pc, #92]	; (8024950 <_ZN3Run14DevAccelTargetEh+0x90>)
 80248f2:	881b      	ldrh	r3, [r3, #0]
 80248f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80248f8:	d208      	bcs.n	802490c <_ZN3Run14DevAccelTargetEh+0x4c>
            {
                slow_timer++;
 80248fa:	4b15      	ldr	r3, [pc, #84]	; (8024950 <_ZN3Run14DevAccelTargetEh+0x90>)
 80248fc:	881b      	ldrh	r3, [r3, #0]
 80248fe:	3301      	adds	r3, #1
 8024900:	b29a      	uxth	r2, r3
 8024902:	4b13      	ldr	r3, [pc, #76]	; (8024950 <_ZN3Run14DevAccelTargetEh+0x90>)
 8024904:	801a      	strh	r2, [r3, #0]
                target_velocity = SLOW_DRIVE_VELOCITY;
 8024906:	4b13      	ldr	r3, [pc, #76]	; (8024954 <_ZN3Run14DevAccelTargetEh+0x94>)
 8024908:	60fb      	str	r3, [r7, #12]
                    SetRunMode(DEV_GOAL);
                    SetRunModeChangedInternal(true);
                    target_velocity = 0;
                }
            }
            break;
 802490a:	e018      	b.n	802493e <_ZN3Run14DevAccelTargetEh+0x7e>
                if(stop_timer < STOP_TIME)
 802490c:	4b12      	ldr	r3, [pc, #72]	; (8024958 <_ZN3Run14DevAccelTargetEh+0x98>)
 802490e:	881b      	ldrh	r3, [r3, #0]
 8024910:	2bc7      	cmp	r3, #199	; 0xc7
 8024912:	d809      	bhi.n	8024928 <_ZN3Run14DevAccelTargetEh+0x68>
                    stop_timer++;
 8024914:	4b10      	ldr	r3, [pc, #64]	; (8024958 <_ZN3Run14DevAccelTargetEh+0x98>)
 8024916:	881b      	ldrh	r3, [r3, #0]
 8024918:	3301      	adds	r3, #1
 802491a:	b29a      	uxth	r2, r3
 802491c:	4b0e      	ldr	r3, [pc, #56]	; (8024958 <_ZN3Run14DevAccelTargetEh+0x98>)
 802491e:	801a      	strh	r2, [r3, #0]
                    target_velocity = 0;
 8024920:	f04f 0300 	mov.w	r3, #0
 8024924:	60fb      	str	r3, [r7, #12]
            break;
 8024926:	e00a      	b.n	802493e <_ZN3Run14DevAccelTargetEh+0x7e>
                    SetRunMode(DEV_GOAL);
 8024928:	21ca      	movs	r1, #202	; 0xca
 802492a:	6878      	ldr	r0, [r7, #4]
 802492c:	f7ff fcb0 	bl	8024290 <_ZN3Run10SetRunModeEh>
                    SetRunModeChangedInternal(true);
 8024930:	2101      	movs	r1, #1
 8024932:	6878      	ldr	r0, [r7, #4]
 8024934:	f7ff fcbc 	bl	80242b0 <_ZN3Run25SetRunModeChangedInternalEb>
                    target_velocity = 0;
 8024938:	f04f 0300 	mov.w	r3, #0
 802493c:	60fb      	str	r3, [r7, #12]
            break;
 802493e:	bf00      	nop
    }

    return target_velocity;
 8024940:	68fb      	ldr	r3, [r7, #12]
 8024942:	ee07 3a90 	vmov	s15, r3
}
 8024946:	eeb0 0a67 	vmov.f32	s0, s15
 802494a:	3710      	adds	r7, #16
 802494c:	46bd      	mov	sp, r7
 802494e:	bd80      	pop	{r7, pc}
 8024950:	20000486 	.word	0x20000486
 8024954:	3dcccccd 	.word	0x3dcccccd
 8024958:	20000488 	.word	0x20000488

0802495c <_ZN3Run11ModeDevGoalEv>:

void Run::ModeDevGoal()
{
 802495c:	b580      	push	{r7, lr}
 802495e:	b082      	sub	sp, #8
 8024960:	af00      	add	r7, sp, #0
 8024962:	6078      	str	r0, [r7, #4]
    motor_->Drive(0, 0);
 8024964:	687b      	ldr	r3, [r7, #4]
 8024966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024968:	eddf 0a08 	vldr	s1, [pc, #32]	; 802498c <_ZN3Run11ModeDevGoalEv+0x30>
 802496c:	ed9f 0a07 	vldr	s0, [pc, #28]	; 802498c <_ZN3Run11ModeDevGoalEv+0x30>
 8024970:	4618      	mov	r0, r3
 8024972:	f7ff f889 	bl	8023a88 <_ZN5Motor5DriveEff>
    led_->ColorOrder('M');
 8024976:	687b      	ldr	r3, [r7, #4]
 8024978:	699b      	ldr	r3, [r3, #24]
 802497a:	214d      	movs	r1, #77	; 0x4d
 802497c:	4618      	mov	r0, r3
 802497e:	f7fc ff93 	bl	80218a8 <_ZN3Led10ColorOrderEc>
}
 8024982:	bf00      	nop
 8024984:	3708      	adds	r7, #8
 8024986:	46bd      	mov	sp, r7
 8024988:	bd80      	pop	{r7, pc}
 802498a:	bf00      	nop
 802498c:	00000000 	.word	0x00000000

08024990 <_ZN3Run12ModeFirstRunEv>:

void Run::ModeFirstRun()
{
 8024990:	b580      	push	{r7, lr}
 8024992:	b086      	sub	sp, #24
 8024994:	af00      	add	r7, sp, #0
 8024996:	6078      	str	r0, [r7, #4]
    /* Sensor update */
    line_sensor_->Update();
 8024998:	687b      	ldr	r3, [r7, #4]
 802499a:	69db      	ldr	r3, [r3, #28]
 802499c:	4618      	mov	r0, r3
 802499e:	f7fd faad 	bl	8021efc <_ZN10LineSensor6UpdateEv>
    encoder_->Update();
 80249a2:	687b      	ldr	r3, [r7, #4]
 80249a4:	689b      	ldr	r3, [r3, #8]
 80249a6:	4618      	mov	r0, r3
 80249a8:	f7fc fa52 	bl	8020e50 <_ZN7Encoder6UpdateEv>
    imu_->Update();
 80249ac:	687b      	ldr	r3, [r7, #4]
 80249ae:	695b      	ldr	r3, [r3, #20]
 80249b0:	4618      	mov	r0, r3
 80249b2:	f7fc feb5 	bl	8021720 <_ZN3Imu6UpdateEv>
    side_sensor_->Update();
 80249b6:	687b      	ldr	r3, [r7, #4]
 80249b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80249ba:	4618      	mov	r0, r3
 80249bc:	f000 fa1e 	bl	8024dfc <_ZN10SideSensor6UpdateEv>
    /* Emergency stop */
    if(EmergencyStop()) return;
 80249c0:	6878      	ldr	r0, [r7, #4]
 80249c2:	f7ff fd61 	bl	8024488 <_ZN3Run13EmergencyStopEv>
 80249c6:	4603      	mov	r3, r0
 80249c8:	2b00      	cmp	r3, #0
 80249ca:	d129      	bne.n	8024a20 <_ZN3Run12ModeFirstRunEv+0x90>
    /* Logging */
    uint8_t goal_count = side_sensor_->GetGoalMarkerCount();
 80249cc:	687b      	ldr	r3, [r7, #4]
 80249ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80249d0:	4618      	mov	r0, r3
 80249d2:	f000 fbe2 	bl	802519a <_ZN10SideSensor18GetGoalMarkerCountEv>
 80249d6:	4603      	mov	r3, r0
 80249d8:	75fb      	strb	r3, [r7, #23]
    //mode_complete_ = false;
    //uint8_t period_success = logger_->StorePeriodicLog();
    //uint8_t accel_success = logger_->StoreAccelPositionLog();
    //if(period_success != 0 || !accel_success != 0) store_log_failed_ = true;
    /* Motor control */
    float target_velocity = FirstTargetVelocity(goal_count);
 80249da:	7dfb      	ldrb	r3, [r7, #23]
 80249dc:	4619      	mov	r1, r3
 80249de:	6878      	ldr	r0, [r7, #4]
 80249e0:	f000 f8fe 	bl	8024be0 <_ZN3Run19FirstTargetVelocityEh>
 80249e4:	ed87 0a04 	vstr	s0, [r7, #16]
    float trans_ratio = velocity_control_->DeterminePidGain(target_velocity);
 80249e8:	687b      	ldr	r3, [r7, #4]
 80249ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80249ec:	ed97 0a04 	vldr	s0, [r7, #16]
 80249f0:	4618      	mov	r0, r3
 80249f2:	f001 f964 	bl	8025cbe <_ZN15VelocityControl16DeterminePidGainEf>
 80249f6:	ed87 0a03 	vstr	s0, [r7, #12]
    float rotat_ratio = line_trace_->DeterminePidGain(target_velocity);
 80249fa:	687b      	ldr	r3, [r7, #4]
 80249fc:	6a1b      	ldr	r3, [r3, #32]
 80249fe:	ed97 0a04 	vldr	s0, [r7, #16]
 8024a02:	4618      	mov	r0, r3
 8024a04:	f7fd fc54 	bl	80222b0 <_ZN9LineTrace16DeterminePidGainEf>
 8024a08:	ed87 0a02 	vstr	s0, [r7, #8]
    motor_->Drive(trans_ratio, rotat_ratio);
 8024a0c:	687b      	ldr	r3, [r7, #4]
 8024a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024a10:	edd7 0a02 	vldr	s1, [r7, #8]
 8024a14:	ed97 0a03 	vldr	s0, [r7, #12]
 8024a18:	4618      	mov	r0, r3
 8024a1a:	f7ff f835 	bl	8023a88 <_ZN5Motor5DriveEff>
 8024a1e:	e000      	b.n	8024a22 <_ZN3Run12ModeFirstRunEv+0x92>
    if(EmergencyStop()) return;
 8024a20:	bf00      	nop
}
 8024a22:	3718      	adds	r7, #24
 8024a24:	46bd      	mov	sp, r7
 8024a26:	bd80      	pop	{r7, pc}

08024a28 <_ZN3Run13ModeFirstGoalEv>:

void Run::ModeFirstGoal()
{
 8024a28:	b580      	push	{r7, lr}
 8024a2a:	b082      	sub	sp, #8
 8024a2c:	af00      	add	r7, sp, #0
 8024a2e:	6078      	str	r0, [r7, #4]
    motor_->Drive(0, 0);
 8024a30:	687b      	ldr	r3, [r7, #4]
 8024a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024a34:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8024a6c <_ZN3Run13ModeFirstGoalEv+0x44>
 8024a38:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8024a6c <_ZN3Run13ModeFirstGoalEv+0x44>
 8024a3c:	4618      	mov	r0, r3
 8024a3e:	f7ff f823 	bl	8023a88 <_ZN5Motor5DriveEff>
    if(store_log_failed_) led_->ColorOrder('R');
 8024a42:	687b      	ldr	r3, [r7, #4]
 8024a44:	799b      	ldrb	r3, [r3, #6]
 8024a46:	2b00      	cmp	r3, #0
 8024a48:	d006      	beq.n	8024a58 <_ZN3Run13ModeFirstGoalEv+0x30>
 8024a4a:	687b      	ldr	r3, [r7, #4]
 8024a4c:	699b      	ldr	r3, [r3, #24]
 8024a4e:	2152      	movs	r1, #82	; 0x52
 8024a50:	4618      	mov	r0, r3
 8024a52:	f7fc ff29 	bl	80218a8 <_ZN3Led10ColorOrderEc>
    else led_->ColorOrder('B');
}
 8024a56:	e005      	b.n	8024a64 <_ZN3Run13ModeFirstGoalEv+0x3c>
    else led_->ColorOrder('B');
 8024a58:	687b      	ldr	r3, [r7, #4]
 8024a5a:	699b      	ldr	r3, [r3, #24]
 8024a5c:	2142      	movs	r1, #66	; 0x42
 8024a5e:	4618      	mov	r0, r3
 8024a60:	f7fc ff22 	bl	80218a8 <_ZN3Led10ColorOrderEc>
}
 8024a64:	bf00      	nop
 8024a66:	3708      	adds	r7, #8
 8024a68:	46bd      	mov	sp, r7
 8024a6a:	bd80      	pop	{r7, pc}
 8024a6c:	00000000 	.word	0x00000000

08024a70 <_ZN3Run13ModeSecondRunEv>:

void Run::ModeSecondRun()
{
 8024a70:	b580      	push	{r7, lr}
 8024a72:	b086      	sub	sp, #24
 8024a74:	af00      	add	r7, sp, #0
 8024a76:	6078      	str	r0, [r7, #4]
    /* Sensor update */
    line_sensor_->Update();
 8024a78:	687b      	ldr	r3, [r7, #4]
 8024a7a:	69db      	ldr	r3, [r3, #28]
 8024a7c:	4618      	mov	r0, r3
 8024a7e:	f7fd fa3d 	bl	8021efc <_ZN10LineSensor6UpdateEv>
    encoder_->Update();
 8024a82:	687b      	ldr	r3, [r7, #4]
 8024a84:	689b      	ldr	r3, [r3, #8]
 8024a86:	4618      	mov	r0, r3
 8024a88:	f7fc f9e2 	bl	8020e50 <_ZN7Encoder6UpdateEv>
    imu_->Update();
 8024a8c:	687b      	ldr	r3, [r7, #4]
 8024a8e:	695b      	ldr	r3, [r3, #20]
 8024a90:	4618      	mov	r0, r3
 8024a92:	f7fc fe45 	bl	8021720 <_ZN3Imu6UpdateEv>
    side_sensor_->Update();
 8024a96:	687b      	ldr	r3, [r7, #4]
 8024a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024a9a:	4618      	mov	r0, r3
 8024a9c:	f000 f9ae 	bl	8024dfc <_ZN10SideSensor6UpdateEv>
    /* Emergency stop */
    if(EmergencyStop()) return;
 8024aa0:	6878      	ldr	r0, [r7, #4]
 8024aa2:	f7ff fcf1 	bl	8024488 <_ZN3Run13EmergencyStopEv>
 8024aa6:	4603      	mov	r3, r0
 8024aa8:	2b00      	cmp	r3, #0
 8024aaa:	d131      	bne.n	8024b10 <_ZN3Run13ModeSecondRunEv+0xa0>
    /* Loading */
    uint8_t goal_count = side_sensor_->GetGoalMarkerCount();
 8024aac:	687b      	ldr	r3, [r7, #4]
 8024aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024ab0:	4618      	mov	r0, r3
 8024ab2:	f000 fb72 	bl	802519a <_ZN10SideSensor18GetGoalMarkerCountEv>
 8024ab6:	4603      	mov	r3, r0
 8024ab8:	75fb      	strb	r3, [r7, #23]
    if(goal_count == 1) logger_->Loading();
 8024aba:	7dfb      	ldrb	r3, [r7, #23]
 8024abc:	2b01      	cmp	r3, #1
 8024abe:	d104      	bne.n	8024aca <_ZN3Run13ModeSecondRunEv+0x5a>
 8024ac0:	687b      	ldr	r3, [r7, #4]
 8024ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024ac4:	4618      	mov	r0, r3
 8024ac6:	f7fe f8f5 	bl	8022cb4 <_ZN6Logger7LoadingEv>
    /* Motor control */
    float target_velocity = SecondTargetVelocity(goal_count);
 8024aca:	7dfb      	ldrb	r3, [r7, #23]
 8024acc:	4619      	mov	r1, r3
 8024ace:	6878      	ldr	r0, [r7, #4]
 8024ad0:	f000 f8ac 	bl	8024c2c <_ZN3Run20SecondTargetVelocityEh>
 8024ad4:	ed87 0a04 	vstr	s0, [r7, #16]
    float trans_ratio = velocity_control_->DeterminePidGain(target_velocity);
 8024ad8:	687b      	ldr	r3, [r7, #4]
 8024ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8024adc:	ed97 0a04 	vldr	s0, [r7, #16]
 8024ae0:	4618      	mov	r0, r3
 8024ae2:	f001 f8ec 	bl	8025cbe <_ZN15VelocityControl16DeterminePidGainEf>
 8024ae6:	ed87 0a03 	vstr	s0, [r7, #12]
    float rotat_ratio = line_trace_->DeterminePidGain(target_velocity);
 8024aea:	687b      	ldr	r3, [r7, #4]
 8024aec:	6a1b      	ldr	r3, [r3, #32]
 8024aee:	ed97 0a04 	vldr	s0, [r7, #16]
 8024af2:	4618      	mov	r0, r3
 8024af4:	f7fd fbdc 	bl	80222b0 <_ZN9LineTrace16DeterminePidGainEf>
 8024af8:	ed87 0a02 	vstr	s0, [r7, #8]
    motor_->Drive(trans_ratio, rotat_ratio);
 8024afc:	687b      	ldr	r3, [r7, #4]
 8024afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024b00:	edd7 0a02 	vldr	s1, [r7, #8]
 8024b04:	ed97 0a03 	vldr	s0, [r7, #12]
 8024b08:	4618      	mov	r0, r3
 8024b0a:	f7fe ffbd 	bl	8023a88 <_ZN5Motor5DriveEff>
 8024b0e:	e000      	b.n	8024b12 <_ZN3Run13ModeSecondRunEv+0xa2>
    if(EmergencyStop()) return;
 8024b10:	bf00      	nop
}
 8024b12:	3718      	adds	r7, #24
 8024b14:	46bd      	mov	sp, r7
 8024b16:	bd80      	pop	{r7, pc}

08024b18 <_ZN3Run14ModeSecondGoalEv>:

void Run::ModeSecondGoal()
{
 8024b18:	b580      	push	{r7, lr}
 8024b1a:	b082      	sub	sp, #8
 8024b1c:	af00      	add	r7, sp, #0
 8024b1e:	6078      	str	r0, [r7, #4]
    motor_->Drive(0, 0);
 8024b20:	687b      	ldr	r3, [r7, #4]
 8024b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024b24:	eddf 0a08 	vldr	s1, [pc, #32]	; 8024b48 <_ZN3Run14ModeSecondGoalEv+0x30>
 8024b28:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8024b48 <_ZN3Run14ModeSecondGoalEv+0x30>
 8024b2c:	4618      	mov	r0, r3
 8024b2e:	f7fe ffab 	bl	8023a88 <_ZN5Motor5DriveEff>
    led_->ColorOrder('M');
 8024b32:	687b      	ldr	r3, [r7, #4]
 8024b34:	699b      	ldr	r3, [r3, #24]
 8024b36:	214d      	movs	r1, #77	; 0x4d
 8024b38:	4618      	mov	r0, r3
 8024b3a:	f7fc feb5 	bl	80218a8 <_ZN3Led10ColorOrderEc>
}
 8024b3e:	bf00      	nop
 8024b40:	3708      	adds	r7, #8
 8024b42:	46bd      	mov	sp, r7
 8024b44:	bd80      	pop	{r7, pc}
 8024b46:	bf00      	nop
 8024b48:	00000000 	.word	0x00000000

08024b4c <_ZN3Run24ModeVelocityControlDebugEv>:
    motor_->Drive(trans_ratio, rotat_ratio);
}

#ifdef DEBUG_MODE
void Run::ModeVelocityControlDebug()
{
 8024b4c:	b580      	push	{r7, lr}
 8024b4e:	b084      	sub	sp, #16
 8024b50:	af00      	add	r7, sp, #0
 8024b52:	6078      	str	r0, [r7, #4]
    /* Sensor update */
    line_sensor_->Update();
 8024b54:	687b      	ldr	r3, [r7, #4]
 8024b56:	69db      	ldr	r3, [r3, #28]
 8024b58:	4618      	mov	r0, r3
 8024b5a:	f7fd f9cf 	bl	8021efc <_ZN10LineSensor6UpdateEv>
    encoder_->Update();
 8024b5e:	687b      	ldr	r3, [r7, #4]
 8024b60:	689b      	ldr	r3, [r3, #8]
 8024b62:	4618      	mov	r0, r3
 8024b64:	f7fc f974 	bl	8020e50 <_ZN7Encoder6UpdateEv>
    /* Motor control */
    float target_velocity = VELOCITY_CONTROL_TARGET;
 8024b68:	4b0b      	ldr	r3, [pc, #44]	; (8024b98 <_ZN3Run24ModeVelocityControlDebugEv+0x4c>)
 8024b6a:	60fb      	str	r3, [r7, #12]
    float trans_ratio = velocity_control_->DeterminePidGain(target_velocity);
 8024b6c:	687b      	ldr	r3, [r7, #4]
 8024b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8024b70:	ed97 0a03 	vldr	s0, [r7, #12]
 8024b74:	4618      	mov	r0, r3
 8024b76:	f001 f8a2 	bl	8025cbe <_ZN15VelocityControl16DeterminePidGainEf>
 8024b7a:	ed87 0a02 	vstr	s0, [r7, #8]
    motor_->Drive(trans_ratio, 0);
 8024b7e:	687b      	ldr	r3, [r7, #4]
 8024b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024b82:	eddf 0a06 	vldr	s1, [pc, #24]	; 8024b9c <_ZN3Run24ModeVelocityControlDebugEv+0x50>
 8024b86:	ed97 0a02 	vldr	s0, [r7, #8]
 8024b8a:	4618      	mov	r0, r3
 8024b8c:	f7fe ff7c 	bl	8023a88 <_ZN5Motor5DriveEff>
}
 8024b90:	bf00      	nop
 8024b92:	3710      	adds	r7, #16
 8024b94:	46bd      	mov	sp, r7
 8024b96:	bd80      	pop	{r7, pc}
 8024b98:	3f99999a 	.word	0x3f99999a
 8024b9c:	00000000 	.word	0x00000000

08024ba0 <_ZN3Run18ModeLineTraceDebugEv>:

void Run::ModeLineTraceDebug()
{
 8024ba0:	b580      	push	{r7, lr}
 8024ba2:	b084      	sub	sp, #16
 8024ba4:	af00      	add	r7, sp, #0
 8024ba6:	6078      	str	r0, [r7, #4]
    /* Sensor update */
    line_sensor_->Update();
 8024ba8:	687b      	ldr	r3, [r7, #4]
 8024baa:	69db      	ldr	r3, [r3, #28]
 8024bac:	4618      	mov	r0, r3
 8024bae:	f7fd f9a5 	bl	8021efc <_ZN10LineSensor6UpdateEv>
    /* Motor control */
    float rotat_ratio = line_trace_->LineTraceOnly();
 8024bb2:	687b      	ldr	r3, [r7, #4]
 8024bb4:	6a1b      	ldr	r3, [r3, #32]
 8024bb6:	4618      	mov	r0, r3
 8024bb8:	f7fd fb5c 	bl	8022274 <_ZN9LineTrace13LineTraceOnlyEv>
 8024bbc:	ed87 0a03 	vstr	s0, [r7, #12]
    motor_->Drive(0, rotat_ratio);
 8024bc0:	687b      	ldr	r3, [r7, #4]
 8024bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8024bc4:	edd7 0a03 	vldr	s1, [r7, #12]
 8024bc8:	ed9f 0a04 	vldr	s0, [pc, #16]	; 8024bdc <_ZN3Run18ModeLineTraceDebugEv+0x3c>
 8024bcc:	4618      	mov	r0, r3
 8024bce:	f7fe ff5b 	bl	8023a88 <_ZN5Motor5DriveEff>
}
 8024bd2:	bf00      	nop
 8024bd4:	3710      	adds	r7, #16
 8024bd6:	46bd      	mov	sp, r7
 8024bd8:	bd80      	pop	{r7, pc}
 8024bda:	bf00      	nop
 8024bdc:	00000000 	.word	0x00000000

08024be0 <_ZN3Run19FirstTargetVelocityEh>:
    InitialTest();
}
#endif // DEBUG_MODE

float Run::FirstTargetVelocity(uint8_t goal_count)
{
 8024be0:	b480      	push	{r7}
 8024be2:	b083      	sub	sp, #12
 8024be4:	af00      	add	r7, sp, #0
 8024be6:	6078      	str	r0, [r7, #4]
 8024be8:	460b      	mov	r3, r1
 8024bea:	70fb      	strb	r3, [r7, #3]
    static uint8_t slow_timer = 0;
    static uint8_t stop_timer = 0;

    if(goal_count == 1)
 8024bec:	78fb      	ldrb	r3, [r7, #3]
 8024bee:	2b01      	cmp	r3, #1
 8024bf0:	d101      	bne.n	8024bf6 <_ZN3Run19FirstTargetVelocityEh+0x16>
    {
        return EXPLORE_VELOCITY;
 8024bf2:	4b0b      	ldr	r3, [pc, #44]	; (8024c20 <_ZN3Run19FirstTargetVelocityEh+0x40>)
 8024bf4:	e00b      	b.n	8024c0e <_ZN3Run19FirstTargetVelocityEh+0x2e>
    }
    else if(goal_count >= 2)
 8024bf6:	78fb      	ldrb	r3, [r7, #3]
 8024bf8:	2b01      	cmp	r3, #1
 8024bfa:	d907      	bls.n	8024c0c <_ZN3Run19FirstTargetVelocityEh+0x2c>
    {
        if(slow_timer < SLOW_DRIVE_TIME)
        {
            slow_timer++;
 8024bfc:	4b09      	ldr	r3, [pc, #36]	; (8024c24 <_ZN3Run19FirstTargetVelocityEh+0x44>)
 8024bfe:	781b      	ldrb	r3, [r3, #0]
 8024c00:	3301      	adds	r3, #1
 8024c02:	b2da      	uxtb	r2, r3
 8024c04:	4b07      	ldr	r3, [pc, #28]	; (8024c24 <_ZN3Run19FirstTargetVelocityEh+0x44>)
 8024c06:	701a      	strb	r2, [r3, #0]
            return SLOW_DRIVE_VELOCITY;
 8024c08:	4b07      	ldr	r3, [pc, #28]	; (8024c28 <_ZN3Run19FirstTargetVelocityEh+0x48>)
 8024c0a:	e000      	b.n	8024c0e <_ZN3Run19FirstTargetVelocityEh+0x2e>
        {
            SetRunMode(FIRST_GOAL);
            return 0;
        }
    }
    else return EXPLORE_VELOCITY;
 8024c0c:	4b04      	ldr	r3, [pc, #16]	; (8024c20 <_ZN3Run19FirstTargetVelocityEh+0x40>)
 8024c0e:	ee07 3a90 	vmov	s15, r3
}
 8024c12:	eeb0 0a67 	vmov.f32	s0, s15
 8024c16:	370c      	adds	r7, #12
 8024c18:	46bd      	mov	sp, r7
 8024c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024c1e:	4770      	bx	lr
 8024c20:	3f19999a 	.word	0x3f19999a
 8024c24:	2000048a 	.word	0x2000048a
 8024c28:	3dcccccd 	.word	0x3dcccccd

08024c2c <_ZN3Run20SecondTargetVelocityEh>:

float Run::SecondTargetVelocity(uint8_t goal_count)
{
 8024c2c:	b580      	push	{r7, lr}
 8024c2e:	b082      	sub	sp, #8
 8024c30:	af00      	add	r7, sp, #0
 8024c32:	6078      	str	r0, [r7, #4]
 8024c34:	460b      	mov	r3, r1
 8024c36:	70fb      	strb	r3, [r7, #3]
    static uint8_t slow_timer = 0;
    static uint8_t stop_timer = 0;

    if(goal_count == 1)
 8024c38:	78fb      	ldrb	r3, [r7, #3]
 8024c3a:	2b01      	cmp	r3, #1
 8024c3c:	d107      	bne.n	8024c4e <_ZN3Run20SecondTargetVelocityEh+0x22>
    {
        return logger_->GetTargetVelocity();
 8024c3e:	687b      	ldr	r3, [r7, #4]
 8024c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024c42:	4618      	mov	r0, r3
 8024c44:	f7fe f878 	bl	8022d38 <_ZN6Logger17GetTargetVelocityEv>
 8024c48:	eef0 7a40 	vmov.f32	s15, s0
 8024c4c:	e00d      	b.n	8024c6a <_ZN3Run20SecondTargetVelocityEh+0x3e>
    }
    else if(goal_count >= 2)
 8024c4e:	78fb      	ldrb	r3, [r7, #3]
 8024c50:	2b01      	cmp	r3, #1
 8024c52:	d908      	bls.n	8024c66 <_ZN3Run20SecondTargetVelocityEh+0x3a>
    {
        if(slow_timer < SLOW_DRIVE_TIME)
        {
            slow_timer++;
 8024c54:	4b07      	ldr	r3, [pc, #28]	; (8024c74 <_ZN3Run20SecondTargetVelocityEh+0x48>)
 8024c56:	781b      	ldrb	r3, [r3, #0]
 8024c58:	3301      	adds	r3, #1
 8024c5a:	b2da      	uxtb	r2, r3
 8024c5c:	4b05      	ldr	r3, [pc, #20]	; (8024c74 <_ZN3Run20SecondTargetVelocityEh+0x48>)
 8024c5e:	701a      	strb	r2, [r3, #0]
            return SLOW_DRIVE_VELOCITY;
 8024c60:	eddf 7a05 	vldr	s15, [pc, #20]	; 8024c78 <_ZN3Run20SecondTargetVelocityEh+0x4c>
 8024c64:	e001      	b.n	8024c6a <_ZN3Run20SecondTargetVelocityEh+0x3e>
        {
            SetRunMode(SECOND_GOAL);
            return 0;
        }
    }
    else return MIN_VELOCITY;
 8024c66:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
}
 8024c6a:	eeb0 0a67 	vmov.f32	s0, s15
 8024c6e:	3708      	adds	r7, #8
 8024c70:	46bd      	mov	sp, r7
 8024c72:	bd80      	pop	{r7, pc}
 8024c74:	2000048b 	.word	0x2000048b
 8024c78:	3dcccccd 	.word	0x3dcccccd

08024c7c <_ZN10SideSensorC1Ev>:
#include "side_sensor.hpp"

SideSensor::SideSensor() : read_state_flags_(0)
 8024c7c:	b480      	push	{r7}
 8024c7e:	b083      	sub	sp, #12
 8024c80:	af00      	add	r7, sp, #0
 8024c82:	6078      	str	r0, [r7, #4]
                         , write_state_flags_(0)
                         , exception_flags_(0)
                         , master_count_(0)
                         , goal_marker_count_(0)
                         , corner_marker_count_(0)
                         , cross_line_count_(0) {}
 8024c84:	687b      	ldr	r3, [r7, #4]
 8024c86:	2200      	movs	r2, #0
 8024c88:	701a      	strb	r2, [r3, #0]
 8024c8a:	687b      	ldr	r3, [r7, #4]
 8024c8c:	2200      	movs	r2, #0
 8024c8e:	705a      	strb	r2, [r3, #1]
 8024c90:	687b      	ldr	r3, [r7, #4]
 8024c92:	2200      	movs	r2, #0
 8024c94:	709a      	strb	r2, [r3, #2]
 8024c96:	687b      	ldr	r3, [r7, #4]
 8024c98:	2200      	movs	r2, #0
 8024c9a:	70da      	strb	r2, [r3, #3]
 8024c9c:	687b      	ldr	r3, [r7, #4]
 8024c9e:	2200      	movs	r2, #0
 8024ca0:	711a      	strb	r2, [r3, #4]
 8024ca2:	687b      	ldr	r3, [r7, #4]
 8024ca4:	2200      	movs	r2, #0
 8024ca6:	715a      	strb	r2, [r3, #5]
 8024ca8:	687b      	ldr	r3, [r7, #4]
 8024caa:	2200      	movs	r2, #0
 8024cac:	719a      	strb	r2, [r3, #6]
 8024cae:	687b      	ldr	r3, [r7, #4]
 8024cb0:	4618      	mov	r0, r3
 8024cb2:	370c      	adds	r7, #12
 8024cb4:	46bd      	mov	sp, r7
 8024cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024cba:	4770      	bx	lr

08024cbc <_ZN10SideSensor11UpdateStateEv>:

void SideSensor::UpdateState()
{
 8024cbc:	b580      	push	{r7, lr}
 8024cbe:	b084      	sub	sp, #16
 8024cc0:	af00      	add	r7, sp, #0
 8024cc2:	6078      	str	r0, [r7, #4]
    uint8_t io_state = 0xFF; // Lower bits represent the positions of sensors.
 8024cc4:	23ff      	movs	r3, #255	; 0xff
 8024cc6:	73fb      	strb	r3, [r7, #15]

    if(IO_OUTSIDE_L == 0) io_state &= 0xF7; // 0111
 8024cc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8024ccc:	4849      	ldr	r0, [pc, #292]	; (8024df4 <_ZN10SideSensor11UpdateStateEv+0x138>)
 8024cce:	f002 ffb1 	bl	8027c34 <HAL_GPIO_ReadPin>
 8024cd2:	4603      	mov	r3, r0
 8024cd4:	2b00      	cmp	r3, #0
 8024cd6:	bf0c      	ite	eq
 8024cd8:	2301      	moveq	r3, #1
 8024cda:	2300      	movne	r3, #0
 8024cdc:	b2db      	uxtb	r3, r3
 8024cde:	2b00      	cmp	r3, #0
 8024ce0:	d003      	beq.n	8024cea <_ZN10SideSensor11UpdateStateEv+0x2e>
 8024ce2:	7bfb      	ldrb	r3, [r7, #15]
 8024ce4:	f023 0308 	bic.w	r3, r3, #8
 8024ce8:	73fb      	strb	r3, [r7, #15]
    if(IO_INSIDE_L == 0)  io_state &= 0xFB; // 1011
 8024cea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8024cee:	4841      	ldr	r0, [pc, #260]	; (8024df4 <_ZN10SideSensor11UpdateStateEv+0x138>)
 8024cf0:	f002 ffa0 	bl	8027c34 <HAL_GPIO_ReadPin>
 8024cf4:	4603      	mov	r3, r0
 8024cf6:	2b00      	cmp	r3, #0
 8024cf8:	bf0c      	ite	eq
 8024cfa:	2301      	moveq	r3, #1
 8024cfc:	2300      	movne	r3, #0
 8024cfe:	b2db      	uxtb	r3, r3
 8024d00:	2b00      	cmp	r3, #0
 8024d02:	d003      	beq.n	8024d0c <_ZN10SideSensor11UpdateStateEv+0x50>
 8024d04:	7bfb      	ldrb	r3, [r7, #15]
 8024d06:	f023 0304 	bic.w	r3, r3, #4
 8024d0a:	73fb      	strb	r3, [r7, #15]
    if(IO_INSIDE_R == 0)  io_state &= 0xFD; // 1101
 8024d0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8024d10:	4838      	ldr	r0, [pc, #224]	; (8024df4 <_ZN10SideSensor11UpdateStateEv+0x138>)
 8024d12:	f002 ff8f 	bl	8027c34 <HAL_GPIO_ReadPin>
 8024d16:	4603      	mov	r3, r0
 8024d18:	2b00      	cmp	r3, #0
 8024d1a:	bf0c      	ite	eq
 8024d1c:	2301      	moveq	r3, #1
 8024d1e:	2300      	movne	r3, #0
 8024d20:	b2db      	uxtb	r3, r3
 8024d22:	2b00      	cmp	r3, #0
 8024d24:	d003      	beq.n	8024d2e <_ZN10SideSensor11UpdateStateEv+0x72>
 8024d26:	7bfb      	ldrb	r3, [r7, #15]
 8024d28:	f023 0302 	bic.w	r3, r3, #2
 8024d2c:	73fb      	strb	r3, [r7, #15]
    if(IO_OUTSIDE_R == 0) io_state &= 0xFE; // 1110
 8024d2e:	2104      	movs	r1, #4
 8024d30:	4831      	ldr	r0, [pc, #196]	; (8024df8 <_ZN10SideSensor11UpdateStateEv+0x13c>)
 8024d32:	f002 ff7f 	bl	8027c34 <HAL_GPIO_ReadPin>
 8024d36:	4603      	mov	r3, r0
 8024d38:	2b00      	cmp	r3, #0
 8024d3a:	bf0c      	ite	eq
 8024d3c:	2301      	moveq	r3, #1
 8024d3e:	2300      	movne	r3, #0
 8024d40:	b2db      	uxtb	r3, r3
 8024d42:	2b00      	cmp	r3, #0
 8024d44:	d003      	beq.n	8024d4e <_ZN10SideSensor11UpdateStateEv+0x92>
 8024d46:	7bfb      	ldrb	r3, [r7, #15]
 8024d48:	f023 0301 	bic.w	r3, r3, #1
 8024d4c:	73fb      	strb	r3, [r7, #15]

    read_state_flags_ <<= 4;
 8024d4e:	687b      	ldr	r3, [r7, #4]
 8024d50:	781b      	ldrb	r3, [r3, #0]
 8024d52:	011b      	lsls	r3, r3, #4
 8024d54:	b2da      	uxtb	r2, r3
 8024d56:	687b      	ldr	r3, [r7, #4]
 8024d58:	701a      	strb	r2, [r3, #0]

    switch(io_state)
 8024d5a:	7bfb      	ldrb	r3, [r7, #15]
 8024d5c:	3bf0      	subs	r3, #240	; 0xf0
 8024d5e:	2b0f      	cmp	r3, #15
 8024d60:	d842      	bhi.n	8024de8 <_ZN10SideSensor11UpdateStateEv+0x12c>
 8024d62:	a201      	add	r2, pc, #4	; (adr r2, 8024d68 <_ZN10SideSensor11UpdateStateEv+0xac>)
 8024d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024d68:	08024dd9 	.word	0x08024dd9
 8024d6c:	08024dd9 	.word	0x08024dd9
 8024d70:	08024dd9 	.word	0x08024dd9
 8024d74:	08024dc9 	.word	0x08024dc9
 8024d78:	08024dd9 	.word	0x08024dd9
 8024d7c:	08024de9 	.word	0x08024de9
 8024d80:	08024dd9 	.word	0x08024dd9
 8024d84:	08024dc9 	.word	0x08024dc9
 8024d88:	08024dd9 	.word	0x08024dd9
 8024d8c:	08024dd9 	.word	0x08024dd9
 8024d90:	08024de9 	.word	0x08024de9
 8024d94:	08024dc9 	.word	0x08024dc9
 8024d98:	08024db9 	.word	0x08024db9
 8024d9c:	08024de9 	.word	0x08024de9
 8024da0:	08024de9 	.word	0x08024de9
 8024da4:	08024da9 	.word	0x08024da9
    {
        case 0xFF: // 1111
            read_state_flags_ |= 0x08; break;
 8024da8:	687b      	ldr	r3, [r7, #4]
 8024daa:	781b      	ldrb	r3, [r3, #0]
 8024dac:	f043 0308 	orr.w	r3, r3, #8
 8024db0:	b2da      	uxtb	r2, r3
 8024db2:	687b      	ldr	r3, [r7, #4]
 8024db4:	701a      	strb	r2, [r3, #0]
 8024db6:	e018      	b.n	8024dea <_ZN10SideSensor11UpdateStateEv+0x12e>
        case 0xFC: // 1100  If through goal, increase pattern.
            read_state_flags_ |= 0x04; break;
 8024db8:	687b      	ldr	r3, [r7, #4]
 8024dba:	781b      	ldrb	r3, [r3, #0]
 8024dbc:	f043 0304 	orr.w	r3, r3, #4
 8024dc0:	b2da      	uxtb	r2, r3
 8024dc2:	687b      	ldr	r3, [r7, #4]
 8024dc4:	701a      	strb	r2, [r3, #0]
 8024dc6:	e010      	b.n	8024dea <_ZN10SideSensor11UpdateStateEv+0x12e>
        case 0xFB: // 1011
        case 0xF7: // 0111
        case 0xF3: // 0011
            read_state_flags_ |= 0x02; break;
 8024dc8:	687b      	ldr	r3, [r7, #4]
 8024dca:	781b      	ldrb	r3, [r3, #0]
 8024dcc:	f043 0302 	orr.w	r3, r3, #2
 8024dd0:	b2da      	uxtb	r2, r3
 8024dd2:	687b      	ldr	r3, [r7, #4]
 8024dd4:	701a      	strb	r2, [r3, #0]
 8024dd6:	e008      	b.n	8024dea <_ZN10SideSensor11UpdateStateEv+0x12e>
        case 0xF4: // 0100
        case 0xF0: // 0000
        case 0xF1: // 0001
        case 0xF8: // 1000
        case 0xF9: // 1001
            read_state_flags_ |= 0x01; break;
 8024dd8:	687b      	ldr	r3, [r7, #4]
 8024dda:	781b      	ldrb	r3, [r3, #0]
 8024ddc:	f043 0301 	orr.w	r3, r3, #1
 8024de0:	b2da      	uxtb	r2, r3
 8024de2:	687b      	ldr	r3, [r7, #4]
 8024de4:	701a      	strb	r2, [r3, #0]
 8024de6:	e000      	b.n	8024dea <_ZN10SideSensor11UpdateStateEv+0x12e>
        default: break;
 8024de8:	bf00      	nop
    }
}
 8024dea:	bf00      	nop
 8024dec:	3710      	adds	r7, #16
 8024dee:	46bd      	mov	sp, r7
 8024df0:	bd80      	pop	{r7, pc}
 8024df2:	bf00      	nop
 8024df4:	40020400 	.word	0x40020400
 8024df8:	40020c00 	.word	0x40020c00

08024dfc <_ZN10SideSensor6UpdateEv>:

void SideSensor::Update()
{
 8024dfc:	b580      	push	{r7, lr}
 8024dfe:	b084      	sub	sp, #16
 8024e00:	af00      	add	r7, sp, #0
 8024e02:	6078      	str	r0, [r7, #4]
    uint8_t ignore_flag = exception_flags_ & 0x01;
 8024e04:	687b      	ldr	r3, [r7, #4]
 8024e06:	789b      	ldrb	r3, [r3, #2]
 8024e08:	f003 0301 	and.w	r3, r3, #1
 8024e0c:	73fb      	strb	r3, [r7, #15]

    /* Ignore judgment */
    if(ignore_flag == 0x01)
 8024e0e:	7bfb      	ldrb	r3, [r7, #15]
 8024e10:	2b01      	cmp	r3, #1
 8024e12:	d111      	bne.n	8024e38 <_ZN10SideSensor6UpdateEv+0x3c>
    {
        if(master_count_ < IGNORE_COUNT) master_count_++;
 8024e14:	687b      	ldr	r3, [r7, #4]
 8024e16:	78db      	ldrb	r3, [r3, #3]
 8024e18:	2b04      	cmp	r3, #4
 8024e1a:	d806      	bhi.n	8024e2a <_ZN10SideSensor6UpdateEv+0x2e>
 8024e1c:	687b      	ldr	r3, [r7, #4]
 8024e1e:	78db      	ldrb	r3, [r3, #3]
 8024e20:	3301      	adds	r3, #1
 8024e22:	b2da      	uxtb	r2, r3
 8024e24:	687b      	ldr	r3, [r7, #4]
 8024e26:	70da      	strb	r2, [r3, #3]
 8024e28:	e031      	b.n	8024e8e <_ZN10SideSensor6UpdateEv+0x92>
        else exception_flags_ >>= 1; 
 8024e2a:	687b      	ldr	r3, [r7, #4]
 8024e2c:	789b      	ldrb	r3, [r3, #2]
 8024e2e:	105b      	asrs	r3, r3, #1
 8024e30:	b2da      	uxtb	r2, r3
 8024e32:	687b      	ldr	r3, [r7, #4]
 8024e34:	709a      	strb	r2, [r3, #2]
 8024e36:	e02a      	b.n	8024e8e <_ZN10SideSensor6UpdateEv+0x92>
    }
    else if(ignore_flag == 0x00)
 8024e38:	7bfb      	ldrb	r3, [r7, #15]
 8024e3a:	2b00      	cmp	r3, #0
 8024e3c:	d127      	bne.n	8024e8e <_ZN10SideSensor6UpdateEv+0x92>
    {
        UpdateState();
 8024e3e:	6878      	ldr	r0, [r7, #4]
 8024e40:	f7ff ff3c 	bl	8024cbc <_ZN10SideSensor11UpdateStateEv>

        uint8_t now_state = read_state_flags_;
 8024e44:	687b      	ldr	r3, [r7, #4]
 8024e46:	781b      	ldrb	r3, [r3, #0]
 8024e48:	73bb      	strb	r3, [r7, #14]
        uint8_t pre_state = (now_state << 4) | (now_state >> 4);
 8024e4a:	7bbb      	ldrb	r3, [r7, #14]
 8024e4c:	011b      	lsls	r3, r3, #4
 8024e4e:	b25a      	sxtb	r2, r3
 8024e50:	7bbb      	ldrb	r3, [r7, #14]
 8024e52:	111b      	asrs	r3, r3, #4
 8024e54:	b25b      	sxtb	r3, r3
 8024e56:	4313      	orrs	r3, r2
 8024e58:	b25b      	sxtb	r3, r3
 8024e5a:	737b      	strb	r3, [r7, #13]

        if(pre_state != now_state)
 8024e5c:	7b7a      	ldrb	r2, [r7, #13]
 8024e5e:	7bbb      	ldrb	r3, [r7, #14]
 8024e60:	429a      	cmp	r2, r3
 8024e62:	d003      	beq.n	8024e6c <_ZN10SideSensor6UpdateEv+0x70>
        {
            NoiseTolerance();
 8024e64:	6878      	ldr	r0, [r7, #4]
 8024e66:	f000 f819 	bl	8024e9c <_ZN10SideSensor14NoiseToleranceEv>
 8024e6a:	e010      	b.n	8024e8e <_ZN10SideSensor6UpdateEv+0x92>
        }
        else if(pre_state == now_state)
 8024e6c:	7b7a      	ldrb	r2, [r7, #13]
 8024e6e:	7bbb      	ldrb	r3, [r7, #14]
 8024e70:	429a      	cmp	r2, r3
 8024e72:	d10c      	bne.n	8024e8e <_ZN10SideSensor6UpdateEv+0x92>
        {
            exception_flags_ &= 0xF3; // noise_count = 0
 8024e74:	687b      	ldr	r3, [r7, #4]
 8024e76:	789b      	ldrb	r3, [r3, #2]
 8024e78:	f023 030c 	bic.w	r3, r3, #12
 8024e7c:	b2da      	uxtb	r2, r3
 8024e7e:	687b      	ldr	r3, [r7, #4]
 8024e80:	709a      	strb	r2, [r3, #2]
            ConfirmState();
 8024e82:	6878      	ldr	r0, [r7, #4]
 8024e84:	f000 f85a 	bl	8024f3c <_ZN10SideSensor12ConfirmStateEv>
            CountUp();
 8024e88:	6878      	ldr	r0, [r7, #4]
 8024e8a:	f000 f8c6 	bl	802501a <_ZN10SideSensor7CountUpEv>
        }
    }

#ifdef DEBUG_MODE
    Monitor();
 8024e8e:	6878      	ldr	r0, [r7, #4]
 8024e90:	f000 f9a8 	bl	80251e4 <_ZN10SideSensor7MonitorEv>
#endif // DEBUG_MODE
}
 8024e94:	bf00      	nop
 8024e96:	3710      	adds	r7, #16
 8024e98:	46bd      	mov	sp, r7
 8024e9a:	bd80      	pop	{r7, pc}

08024e9c <_ZN10SideSensor14NoiseToleranceEv>:

void SideSensor::NoiseTolerance()
{
 8024e9c:	b580      	push	{r7, lr}
 8024e9e:	b084      	sub	sp, #16
 8024ea0:	af00      	add	r7, sp, #0
 8024ea2:	6078      	str	r0, [r7, #4]
    uint8_t noise_count = (exception_flags_ & 0x0C) >> 2;
 8024ea4:	687b      	ldr	r3, [r7, #4]
 8024ea6:	789b      	ldrb	r3, [r3, #2]
 8024ea8:	109b      	asrs	r3, r3, #2
 8024eaa:	b2db      	uxtb	r3, r3
 8024eac:	f003 0303 	and.w	r3, r3, #3
 8024eb0:	73fb      	strb	r3, [r7, #15]

    if(noise_count == 0x00)
 8024eb2:	7bfb      	ldrb	r3, [r7, #15]
 8024eb4:	2b00      	cmp	r3, #0
 8024eb6:	d11f      	bne.n	8024ef8 <_ZN10SideSensor14NoiseToleranceEv+0x5c>
    {
        /* Update before_noise_state */
        exception_flags_ = (exception_flags_ & 0x0F) | (read_state_flags_ & 0xF0);
 8024eb8:	687b      	ldr	r3, [r7, #4]
 8024eba:	789b      	ldrb	r3, [r3, #2]
 8024ebc:	f003 030f 	and.w	r3, r3, #15
 8024ec0:	b2da      	uxtb	r2, r3
 8024ec2:	687b      	ldr	r3, [r7, #4]
 8024ec4:	781b      	ldrb	r3, [r3, #0]
 8024ec6:	f023 030f 	bic.w	r3, r3, #15
 8024eca:	b2db      	uxtb	r3, r3
 8024ecc:	4313      	orrs	r3, r2
 8024ece:	b2da      	uxtb	r2, r3
 8024ed0:	687b      	ldr	r3, [r7, #4]
 8024ed2:	709a      	strb	r2, [r3, #2]
        /* Count up noise_count */
        noise_count++;
 8024ed4:	7bfb      	ldrb	r3, [r7, #15]
 8024ed6:	3301      	adds	r3, #1
 8024ed8:	73fb      	strb	r3, [r7, #15]
        exception_flags_ = (exception_flags_ & 0xF3) | (noise_count << 2);
 8024eda:	687b      	ldr	r3, [r7, #4]
 8024edc:	789b      	ldrb	r3, [r3, #2]
 8024ede:	b25b      	sxtb	r3, r3
 8024ee0:	f023 030c 	bic.w	r3, r3, #12
 8024ee4:	b25a      	sxtb	r2, r3
 8024ee6:	7bfb      	ldrb	r3, [r7, #15]
 8024ee8:	009b      	lsls	r3, r3, #2
 8024eea:	b25b      	sxtb	r3, r3
 8024eec:	4313      	orrs	r3, r2
 8024eee:	b25b      	sxtb	r3, r3
 8024ef0:	b2da      	uxtb	r2, r3
 8024ef2:	687b      	ldr	r3, [r7, #4]
 8024ef4:	709a      	strb	r2, [r3, #2]

        ConfirmState();
        CountUp();
    }
    else master_count_ = 0;
}
 8024ef6:	e01d      	b.n	8024f34 <_ZN10SideSensor14NoiseToleranceEv+0x98>
    else if(noise_count == 0x01)
 8024ef8:	7bfb      	ldrb	r3, [r7, #15]
 8024efa:	2b01      	cmp	r3, #1
 8024efc:	d117      	bne.n	8024f2e <_ZN10SideSensor14NoiseToleranceEv+0x92>
        noise_count++;
 8024efe:	7bfb      	ldrb	r3, [r7, #15]
 8024f00:	3301      	adds	r3, #1
 8024f02:	73fb      	strb	r3, [r7, #15]
        exception_flags_ = (exception_flags_ & 0xF3) | (noise_count << 2);
 8024f04:	687b      	ldr	r3, [r7, #4]
 8024f06:	789b      	ldrb	r3, [r3, #2]
 8024f08:	b25b      	sxtb	r3, r3
 8024f0a:	f023 030c 	bic.w	r3, r3, #12
 8024f0e:	b25a      	sxtb	r2, r3
 8024f10:	7bfb      	ldrb	r3, [r7, #15]
 8024f12:	009b      	lsls	r3, r3, #2
 8024f14:	b25b      	sxtb	r3, r3
 8024f16:	4313      	orrs	r3, r2
 8024f18:	b25b      	sxtb	r3, r3
 8024f1a:	b2da      	uxtb	r2, r3
 8024f1c:	687b      	ldr	r3, [r7, #4]
 8024f1e:	709a      	strb	r2, [r3, #2]
        ConfirmState();
 8024f20:	6878      	ldr	r0, [r7, #4]
 8024f22:	f000 f80b 	bl	8024f3c <_ZN10SideSensor12ConfirmStateEv>
        CountUp();
 8024f26:	6878      	ldr	r0, [r7, #4]
 8024f28:	f000 f877 	bl	802501a <_ZN10SideSensor7CountUpEv>
}
 8024f2c:	e002      	b.n	8024f34 <_ZN10SideSensor14NoiseToleranceEv+0x98>
    else master_count_ = 0;
 8024f2e:	687b      	ldr	r3, [r7, #4]
 8024f30:	2200      	movs	r2, #0
 8024f32:	70da      	strb	r2, [r3, #3]
}
 8024f34:	bf00      	nop
 8024f36:	3710      	adds	r7, #16
 8024f38:	46bd      	mov	sp, r7
 8024f3a:	bd80      	pop	{r7, pc}

08024f3c <_ZN10SideSensor12ConfirmStateEv>:

void SideSensor::ConfirmState()
{
 8024f3c:	b480      	push	{r7}
 8024f3e:	b085      	sub	sp, #20
 8024f40:	af00      	add	r7, sp, #0
 8024f42:	6078      	str	r0, [r7, #4]
    uint8_t before_noise_state = exception_flags_ >> 4;
 8024f44:	687b      	ldr	r3, [r7, #4]
 8024f46:	789b      	ldrb	r3, [r3, #2]
 8024f48:	111b      	asrs	r3, r3, #4
 8024f4a:	73bb      	strb	r3, [r7, #14]
    uint8_t now_state = read_state_flags_ & 0x0F;
 8024f4c:	687b      	ldr	r3, [r7, #4]
 8024f4e:	781b      	ldrb	r3, [r3, #0]
 8024f50:	f003 030f 	and.w	r3, r3, #15
 8024f54:	737b      	strb	r3, [r7, #13]
    uint8_t count = master_count_;
 8024f56:	687b      	ldr	r3, [r7, #4]
 8024f58:	78db      	ldrb	r3, [r3, #3]
 8024f5a:	73fb      	strb	r3, [r7, #15]

    if(before_noise_state != now_state)
 8024f5c:	7bba      	ldrb	r2, [r7, #14]
 8024f5e:	7b7b      	ldrb	r3, [r7, #13]
 8024f60:	429a      	cmp	r2, r3
 8024f62:	d010      	beq.n	8024f86 <_ZN10SideSensor12ConfirmStateEv+0x4a>
    {
        /* Update before_noise_state */
        exception_flags_ = (exception_flags_ & 0x0F) | (now_state << 4);
 8024f64:	687b      	ldr	r3, [r7, #4]
 8024f66:	789b      	ldrb	r3, [r3, #2]
 8024f68:	b25b      	sxtb	r3, r3
 8024f6a:	f003 030f 	and.w	r3, r3, #15
 8024f6e:	b25a      	sxtb	r2, r3
 8024f70:	7b7b      	ldrb	r3, [r7, #13]
 8024f72:	011b      	lsls	r3, r3, #4
 8024f74:	b25b      	sxtb	r3, r3
 8024f76:	4313      	orrs	r3, r2
 8024f78:	b25b      	sxtb	r3, r3
 8024f7a:	b2da      	uxtb	r2, r3
 8024f7c:	687b      	ldr	r3, [r7, #4]
 8024f7e:	709a      	strb	r2, [r3, #2]
        count = 0;
 8024f80:	2300      	movs	r3, #0
 8024f82:	73fb      	strb	r3, [r7, #15]
 8024f84:	e005      	b.n	8024f92 <_ZN10SideSensor12ConfirmStateEv+0x56>
    }
    else if(count < MAX_INTERRUPT_COUNT) count++;
 8024f86:	7bfb      	ldrb	r3, [r7, #15]
 8024f88:	2bf9      	cmp	r3, #249	; 0xf9
 8024f8a:	d802      	bhi.n	8024f92 <_ZN10SideSensor12ConfirmStateEv+0x56>
 8024f8c:	7bfb      	ldrb	r3, [r7, #15]
 8024f8e:	3301      	adds	r3, #1
 8024f90:	73fb      	strb	r3, [r7, #15]

    master_count_ = count;
 8024f92:	687b      	ldr	r3, [r7, #4]
 8024f94:	7bfa      	ldrb	r2, [r7, #15]
 8024f96:	70da      	strb	r2, [r3, #3]

    if(now_state == 0x08 && count >= BLACK_BLACK_COUNT)
 8024f98:	7b7b      	ldrb	r3, [r7, #13]
 8024f9a:	2b08      	cmp	r3, #8
 8024f9c:	d10d      	bne.n	8024fba <_ZN10SideSensor12ConfirmStateEv+0x7e>
 8024f9e:	7bfb      	ldrb	r3, [r7, #15]
 8024fa0:	2b13      	cmp	r3, #19
 8024fa2:	d90a      	bls.n	8024fba <_ZN10SideSensor12ConfirmStateEv+0x7e>
    {
        write_state_flags_ = (write_state_flags_ & 0xF0) | 0x08;
 8024fa4:	687b      	ldr	r3, [r7, #4]
 8024fa6:	785b      	ldrb	r3, [r3, #1]
 8024fa8:	f023 030f 	bic.w	r3, r3, #15
 8024fac:	b2db      	uxtb	r3, r3
 8024fae:	f043 0308 	orr.w	r3, r3, #8
 8024fb2:	b2da      	uxtb	r2, r3
 8024fb4:	687b      	ldr	r3, [r7, #4]
 8024fb6:	705a      	strb	r2, [r3, #1]
 8024fb8:	e029      	b.n	802500e <_ZN10SideSensor12ConfirmStateEv+0xd2>
    }
    else if(now_state == 0x04 && count >= BLACK_WHITE_COUNT)
 8024fba:	7b7b      	ldrb	r3, [r7, #13]
 8024fbc:	2b04      	cmp	r3, #4
 8024fbe:	d10a      	bne.n	8024fd6 <_ZN10SideSensor12ConfirmStateEv+0x9a>
 8024fc0:	7bfb      	ldrb	r3, [r7, #15]
 8024fc2:	2b00      	cmp	r3, #0
 8024fc4:	d007      	beq.n	8024fd6 <_ZN10SideSensor12ConfirmStateEv+0x9a>
    {
        write_state_flags_ |= 0x04;
 8024fc6:	687b      	ldr	r3, [r7, #4]
 8024fc8:	785b      	ldrb	r3, [r3, #1]
 8024fca:	f043 0304 	orr.w	r3, r3, #4
 8024fce:	b2da      	uxtb	r2, r3
 8024fd0:	687b      	ldr	r3, [r7, #4]
 8024fd2:	705a      	strb	r2, [r3, #1]
 8024fd4:	e01b      	b.n	802500e <_ZN10SideSensor12ConfirmStateEv+0xd2>
    }
    else if(now_state == 0x02 && count >= WHITE_BLACK_COUNT)
 8024fd6:	7b7b      	ldrb	r3, [r7, #13]
 8024fd8:	2b02      	cmp	r3, #2
 8024fda:	d10a      	bne.n	8024ff2 <_ZN10SideSensor12ConfirmStateEv+0xb6>
 8024fdc:	7bfb      	ldrb	r3, [r7, #15]
 8024fde:	2b00      	cmp	r3, #0
 8024fe0:	d007      	beq.n	8024ff2 <_ZN10SideSensor12ConfirmStateEv+0xb6>
    {
        write_state_flags_ |= 0x02;
 8024fe2:	687b      	ldr	r3, [r7, #4]
 8024fe4:	785b      	ldrb	r3, [r3, #1]
 8024fe6:	f043 0302 	orr.w	r3, r3, #2
 8024fea:	b2da      	uxtb	r2, r3
 8024fec:	687b      	ldr	r3, [r7, #4]
 8024fee:	705a      	strb	r2, [r3, #1]
 8024ff0:	e00d      	b.n	802500e <_ZN10SideSensor12ConfirmStateEv+0xd2>
    }
    else if(now_state == 0x01 && count >= WHITE_WHITE_COUNT)
 8024ff2:	7b7b      	ldrb	r3, [r7, #13]
 8024ff4:	2b01      	cmp	r3, #1
 8024ff6:	d10a      	bne.n	802500e <_ZN10SideSensor12ConfirmStateEv+0xd2>
    {
        write_state_flags_ = (write_state_flags_ & 0xF8) | 0x01;
 8024ff8:	687b      	ldr	r3, [r7, #4]
 8024ffa:	785b      	ldrb	r3, [r3, #1]
 8024ffc:	f023 0307 	bic.w	r3, r3, #7
 8025000:	b2db      	uxtb	r3, r3
 8025002:	f043 0301 	orr.w	r3, r3, #1
 8025006:	b2da      	uxtb	r2, r3
 8025008:	687b      	ldr	r3, [r7, #4]
 802500a:	705a      	strb	r2, [r3, #1]
    }
}
 802500c:	e7ff      	b.n	802500e <_ZN10SideSensor12ConfirmStateEv+0xd2>
 802500e:	bf00      	nop
 8025010:	3714      	adds	r7, #20
 8025012:	46bd      	mov	sp, r7
 8025014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025018:	4770      	bx	lr

0802501a <_ZN10SideSensor7CountUpEv>:

void SideSensor::CountUp()
{
 802501a:	b480      	push	{r7}
 802501c:	b085      	sub	sp, #20
 802501e:	af00      	add	r7, sp, #0
 8025020:	6078      	str	r0, [r7, #4]
    uint8_t state = write_state_flags_;
 8025022:	687b      	ldr	r3, [r7, #4]
 8025024:	785b      	ldrb	r3, [r3, #1]
 8025026:	73fb      	strb	r3, [r7, #15]
    uint8_t black_flag   = (state & 0x08) >> 3;
 8025028:	7bfb      	ldrb	r3, [r7, #15]
 802502a:	10db      	asrs	r3, r3, #3
 802502c:	b2db      	uxtb	r3, r3
 802502e:	f003 0301 	and.w	r3, r3, #1
 8025032:	73bb      	strb	r3, [r7, #14]
    uint8_t goal_flag    = (state & 0x04) >> 2;
 8025034:	7bfb      	ldrb	r3, [r7, #15]
 8025036:	109b      	asrs	r3, r3, #2
 8025038:	b2db      	uxtb	r3, r3
 802503a:	f003 0301 	and.w	r3, r3, #1
 802503e:	737b      	strb	r3, [r7, #13]
    uint8_t corner_flag  = (state & 0x02) >> 1;
 8025040:	7bfb      	ldrb	r3, [r7, #15]
 8025042:	105b      	asrs	r3, r3, #1
 8025044:	b2db      	uxtb	r3, r3
 8025046:	f003 0301 	and.w	r3, r3, #1
 802504a:	733b      	strb	r3, [r7, #12]
    uint8_t cross_flag   =  state & 0x01;
 802504c:	7bfb      	ldrb	r3, [r7, #15]
 802504e:	f003 0301 	and.w	r3, r3, #1
 8025052:	72fb      	strb	r3, [r7, #11]
    uint8_t goal_reach   = (state & 0x80) >> 7;
 8025054:	7bfb      	ldrb	r3, [r7, #15]
 8025056:	09db      	lsrs	r3, r3, #7
 8025058:	72bb      	strb	r3, [r7, #10]
    uint8_t corner_reach = (state & 0x40) >> 6;
 802505a:	7bfb      	ldrb	r3, [r7, #15]
 802505c:	119b      	asrs	r3, r3, #6
 802505e:	b2db      	uxtb	r3, r3
 8025060:	f003 0301 	and.w	r3, r3, #1
 8025064:	727b      	strb	r3, [r7, #9]
    uint8_t cross_reach  = (state & 0x20) >> 5;
 8025066:	7bfb      	ldrb	r3, [r7, #15]
 8025068:	115b      	asrs	r3, r3, #5
 802506a:	b2db      	uxtb	r3, r3
 802506c:	f003 0301 	and.w	r3, r3, #1
 8025070:	723b      	strb	r3, [r7, #8]

    if(cross_flag == 0x01 && black_flag == 0x01)
 8025072:	7afb      	ldrb	r3, [r7, #11]
 8025074:	2b01      	cmp	r3, #1
 8025076:	d10b      	bne.n	8025090 <_ZN10SideSensor7CountUpEv+0x76>
 8025078:	7bbb      	ldrb	r3, [r7, #14]
 802507a:	2b01      	cmp	r3, #1
 802507c:	d108      	bne.n	8025090 <_ZN10SideSensor7CountUpEv+0x76>
    {
        state &= 0xF7; // black_flag = false
 802507e:	7bfb      	ldrb	r3, [r7, #15]
 8025080:	f023 0308 	bic.w	r3, r3, #8
 8025084:	73fb      	strb	r3, [r7, #15]
        state |= 0x20; // cross_reach = true
 8025086:	7bfb      	ldrb	r3, [r7, #15]
 8025088:	f043 0320 	orr.w	r3, r3, #32
 802508c:	73fb      	strb	r3, [r7, #15]
 802508e:	e02d      	b.n	80250ec <_ZN10SideSensor7CountUpEv+0xd2>
    }
    else if(cross_flag == 0x01 && goal_reach == 0x01)
 8025090:	7afb      	ldrb	r3, [r7, #11]
 8025092:	2b01      	cmp	r3, #1
 8025094:	d10b      	bne.n	80250ae <_ZN10SideSensor7CountUpEv+0x94>
 8025096:	7abb      	ldrb	r3, [r7, #10]
 8025098:	2b01      	cmp	r3, #1
 802509a:	d108      	bne.n	80250ae <_ZN10SideSensor7CountUpEv+0x94>
    {
        state &= 0x7F; // goal_reach = false
 802509c:	7bfb      	ldrb	r3, [r7, #15]
 802509e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80250a2:	73fb      	strb	r3, [r7, #15]
        state |= 0x20; // cross_reach = true
 80250a4:	7bfb      	ldrb	r3, [r7, #15]
 80250a6:	f043 0320 	orr.w	r3, r3, #32
 80250aa:	73fb      	strb	r3, [r7, #15]
 80250ac:	e01e      	b.n	80250ec <_ZN10SideSensor7CountUpEv+0xd2>
    }
    else if(cross_flag == 0x01 && corner_reach == 0x01)
 80250ae:	7afb      	ldrb	r3, [r7, #11]
 80250b0:	2b01      	cmp	r3, #1
 80250b2:	d10b      	bne.n	80250cc <_ZN10SideSensor7CountUpEv+0xb2>
 80250b4:	7a7b      	ldrb	r3, [r7, #9]
 80250b6:	2b01      	cmp	r3, #1
 80250b8:	d108      	bne.n	80250cc <_ZN10SideSensor7CountUpEv+0xb2>
    {
        state &= 0xBF; // corner_reach = false
 80250ba:	7bfb      	ldrb	r3, [r7, #15]
 80250bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80250c0:	73fb      	strb	r3, [r7, #15]
        state |= 0x20; // cross_reach = true
 80250c2:	7bfb      	ldrb	r3, [r7, #15]
 80250c4:	f043 0320 	orr.w	r3, r3, #32
 80250c8:	73fb      	strb	r3, [r7, #15]
 80250ca:	e00f      	b.n	80250ec <_ZN10SideSensor7CountUpEv+0xd2>
    }
    else if(cross_reach == 0x01 && black_flag == 0x01)
 80250cc:	7a3b      	ldrb	r3, [r7, #8]
 80250ce:	2b01      	cmp	r3, #1
 80250d0:	d10c      	bne.n	80250ec <_ZN10SideSensor7CountUpEv+0xd2>
 80250d2:	7bbb      	ldrb	r3, [r7, #14]
 80250d4:	2b01      	cmp	r3, #1
 80250d6:	d109      	bne.n	80250ec <_ZN10SideSensor7CountUpEv+0xd2>
    {
        state &= 0xDF; // cross_reach = false
 80250d8:	7bfb      	ldrb	r3, [r7, #15]
 80250da:	f023 0320 	bic.w	r3, r3, #32
 80250de:	73fb      	strb	r3, [r7, #15]
        cross_line_count_++;
 80250e0:	687b      	ldr	r3, [r7, #4]
 80250e2:	799b      	ldrb	r3, [r3, #6]
 80250e4:	3301      	adds	r3, #1
 80250e6:	b2da      	uxtb	r2, r3
 80250e8:	687b      	ldr	r3, [r7, #4]
 80250ea:	719a      	strb	r2, [r3, #6]
    }

    black_flag   = (state & 0x08) >> 3;
 80250ec:	7bfb      	ldrb	r3, [r7, #15]
 80250ee:	10db      	asrs	r3, r3, #3
 80250f0:	b2db      	uxtb	r3, r3
 80250f2:	f003 0301 	and.w	r3, r3, #1
 80250f6:	73bb      	strb	r3, [r7, #14]
    goal_reach   = (state & 0x80) >> 7;
 80250f8:	7bfb      	ldrb	r3, [r7, #15]
 80250fa:	09db      	lsrs	r3, r3, #7
 80250fc:	72bb      	strb	r3, [r7, #10]
    corner_reach = (state & 0x40) >> 6;
 80250fe:	7bfb      	ldrb	r3, [r7, #15]
 8025100:	119b      	asrs	r3, r3, #6
 8025102:	b2db      	uxtb	r3, r3
 8025104:	f003 0301 	and.w	r3, r3, #1
 8025108:	727b      	strb	r3, [r7, #9]
    
    if(goal_flag == 0x01 && black_flag == 0x01)
 802510a:	7b7b      	ldrb	r3, [r7, #13]
 802510c:	2b01      	cmp	r3, #1
 802510e:	d10b      	bne.n	8025128 <_ZN10SideSensor7CountUpEv+0x10e>
 8025110:	7bbb      	ldrb	r3, [r7, #14]
 8025112:	2b01      	cmp	r3, #1
 8025114:	d108      	bne.n	8025128 <_ZN10SideSensor7CountUpEv+0x10e>
    {
        state &= 0xF7; // black_flag = false
 8025116:	7bfb      	ldrb	r3, [r7, #15]
 8025118:	f023 0308 	bic.w	r3, r3, #8
 802511c:	73fb      	strb	r3, [r7, #15]
        state |= 0x80; // goal_reach = true
 802511e:	7bfb      	ldrb	r3, [r7, #15]
 8025120:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8025124:	73fb      	strb	r3, [r7, #15]
 8025126:	e02f      	b.n	8025188 <_ZN10SideSensor7CountUpEv+0x16e>
    }
    else if(goal_reach == 0x01 && black_flag == 0x01)
 8025128:	7abb      	ldrb	r3, [r7, #10]
 802512a:	2b01      	cmp	r3, #1
 802512c:	d10d      	bne.n	802514a <_ZN10SideSensor7CountUpEv+0x130>
 802512e:	7bbb      	ldrb	r3, [r7, #14]
 8025130:	2b01      	cmp	r3, #1
 8025132:	d10a      	bne.n	802514a <_ZN10SideSensor7CountUpEv+0x130>
    {
        state &= 0x7F; // goal_reach = false
 8025134:	7bfb      	ldrb	r3, [r7, #15]
 8025136:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 802513a:	73fb      	strb	r3, [r7, #15]
        goal_marker_count_++;
 802513c:	687b      	ldr	r3, [r7, #4]
 802513e:	791b      	ldrb	r3, [r3, #4]
 8025140:	3301      	adds	r3, #1
 8025142:	b2da      	uxtb	r2, r3
 8025144:	687b      	ldr	r3, [r7, #4]
 8025146:	711a      	strb	r2, [r3, #4]
 8025148:	e01e      	b.n	8025188 <_ZN10SideSensor7CountUpEv+0x16e>
    }
    else if(corner_flag == 0x01 && black_flag == 0x01)
 802514a:	7b3b      	ldrb	r3, [r7, #12]
 802514c:	2b01      	cmp	r3, #1
 802514e:	d10b      	bne.n	8025168 <_ZN10SideSensor7CountUpEv+0x14e>
 8025150:	7bbb      	ldrb	r3, [r7, #14]
 8025152:	2b01      	cmp	r3, #1
 8025154:	d108      	bne.n	8025168 <_ZN10SideSensor7CountUpEv+0x14e>
    {
        state &= 0xF7; // black_flag = false
 8025156:	7bfb      	ldrb	r3, [r7, #15]
 8025158:	f023 0308 	bic.w	r3, r3, #8
 802515c:	73fb      	strb	r3, [r7, #15]
        state |= 0x40; // corner_reach = true
 802515e:	7bfb      	ldrb	r3, [r7, #15]
 8025160:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8025164:	73fb      	strb	r3, [r7, #15]
 8025166:	e00f      	b.n	8025188 <_ZN10SideSensor7CountUpEv+0x16e>
    }
    else if(corner_reach == 0x01 && black_flag == 0x01)
 8025168:	7a7b      	ldrb	r3, [r7, #9]
 802516a:	2b01      	cmp	r3, #1
 802516c:	d10c      	bne.n	8025188 <_ZN10SideSensor7CountUpEv+0x16e>
 802516e:	7bbb      	ldrb	r3, [r7, #14]
 8025170:	2b01      	cmp	r3, #1
 8025172:	d109      	bne.n	8025188 <_ZN10SideSensor7CountUpEv+0x16e>
    {
        state &= 0xBF; // corner_reach = false
 8025174:	7bfb      	ldrb	r3, [r7, #15]
 8025176:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 802517a:	73fb      	strb	r3, [r7, #15]
        corner_marker_count_++;
 802517c:	687b      	ldr	r3, [r7, #4]
 802517e:	795b      	ldrb	r3, [r3, #5]
 8025180:	3301      	adds	r3, #1
 8025182:	b2da      	uxtb	r2, r3
 8025184:	687b      	ldr	r3, [r7, #4]
 8025186:	715a      	strb	r2, [r3, #5]
    }

    write_state_flags_ = state;
 8025188:	687b      	ldr	r3, [r7, #4]
 802518a:	7bfa      	ldrb	r2, [r7, #15]
 802518c:	705a      	strb	r2, [r3, #1]
}
 802518e:	bf00      	nop
 8025190:	3714      	adds	r7, #20
 8025192:	46bd      	mov	sp, r7
 8025194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025198:	4770      	bx	lr

0802519a <_ZN10SideSensor18GetGoalMarkerCountEv>:

uint8_t SideSensor::GetGoalMarkerCount()
{
 802519a:	b480      	push	{r7}
 802519c:	b083      	sub	sp, #12
 802519e:	af00      	add	r7, sp, #0
 80251a0:	6078      	str	r0, [r7, #4]
    return goal_marker_count_;
 80251a2:	687b      	ldr	r3, [r7, #4]
 80251a4:	791b      	ldrb	r3, [r3, #4]
}
 80251a6:	4618      	mov	r0, r3
 80251a8:	370c      	adds	r7, #12
 80251aa:	46bd      	mov	sp, r7
 80251ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80251b0:	4770      	bx	lr

080251b2 <_ZN10SideSensor20GetCornerMarkerCountEv>:

uint8_t SideSensor::GetCornerMarkerCount()
{
 80251b2:	b480      	push	{r7}
 80251b4:	b083      	sub	sp, #12
 80251b6:	af00      	add	r7, sp, #0
 80251b8:	6078      	str	r0, [r7, #4]
    return corner_marker_count_;
 80251ba:	687b      	ldr	r3, [r7, #4]
 80251bc:	795b      	ldrb	r3, [r3, #5]
}
 80251be:	4618      	mov	r0, r3
 80251c0:	370c      	adds	r7, #12
 80251c2:	46bd      	mov	sp, r7
 80251c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80251c8:	4770      	bx	lr

080251ca <_ZN10SideSensor17GetCrossLineCountEv>:

uint8_t SideSensor::GetCrossLineCount()
{
 80251ca:	b480      	push	{r7}
 80251cc:	b083      	sub	sp, #12
 80251ce:	af00      	add	r7, sp, #0
 80251d0:	6078      	str	r0, [r7, #4]
    return cross_line_count_;
 80251d2:	687b      	ldr	r3, [r7, #4]
 80251d4:	799b      	ldrb	r3, [r3, #6]
}
 80251d6:	4618      	mov	r0, r3
 80251d8:	370c      	adds	r7, #12
 80251da:	46bd      	mov	sp, r7
 80251dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80251e0:	4770      	bx	lr
	...

080251e4 <_ZN10SideSensor7MonitorEv>:

#ifdef DEBUG_MODE
void SideSensor::Monitor()
{
 80251e4:	b480      	push	{r7}
 80251e6:	b083      	sub	sp, #12
 80251e8:	af00      	add	r7, sp, #0
 80251ea:	6078      	str	r0, [r7, #4]
    /* read_state_flags_ */
    g_side_pre_state = (read_state_flags_ & 0xF0) >> 4;
 80251ec:	687b      	ldr	r3, [r7, #4]
 80251ee:	781b      	ldrb	r3, [r3, #0]
 80251f0:	091b      	lsrs	r3, r3, #4
 80251f2:	b2da      	uxtb	r2, r3
 80251f4:	4b3a      	ldr	r3, [pc, #232]	; (80252e0 <_ZN10SideSensor7MonitorEv+0xfc>)
 80251f6:	701a      	strb	r2, [r3, #0]
    g_side_now_state =  read_state_flags_ & 0x0F;
 80251f8:	687b      	ldr	r3, [r7, #4]
 80251fa:	781b      	ldrb	r3, [r3, #0]
 80251fc:	f003 030f 	and.w	r3, r3, #15
 8025200:	b2da      	uxtb	r2, r3
 8025202:	4b38      	ldr	r3, [pc, #224]	; (80252e4 <_ZN10SideSensor7MonitorEv+0x100>)
 8025204:	701a      	strb	r2, [r3, #0]

    if(g_side_pre_state != g_side_now_state) g_side_change_state_count++;
 8025206:	4b36      	ldr	r3, [pc, #216]	; (80252e0 <_ZN10SideSensor7MonitorEv+0xfc>)
 8025208:	781a      	ldrb	r2, [r3, #0]
 802520a:	4b36      	ldr	r3, [pc, #216]	; (80252e4 <_ZN10SideSensor7MonitorEv+0x100>)
 802520c:	781b      	ldrb	r3, [r3, #0]
 802520e:	429a      	cmp	r2, r3
 8025210:	d004      	beq.n	802521c <_ZN10SideSensor7MonitorEv+0x38>
 8025212:	4b35      	ldr	r3, [pc, #212]	; (80252e8 <_ZN10SideSensor7MonitorEv+0x104>)
 8025214:	681b      	ldr	r3, [r3, #0]
 8025216:	3301      	adds	r3, #1
 8025218:	4a33      	ldr	r2, [pc, #204]	; (80252e8 <_ZN10SideSensor7MonitorEv+0x104>)
 802521a:	6013      	str	r3, [r2, #0]

    /* write_state_flags_ upper bit */
    g_side_goal_reach   = (write_state_flags_ & 0x80) >> 7;
 802521c:	687b      	ldr	r3, [r7, #4]
 802521e:	785b      	ldrb	r3, [r3, #1]
 8025220:	09db      	lsrs	r3, r3, #7
 8025222:	b2da      	uxtb	r2, r3
 8025224:	4b31      	ldr	r3, [pc, #196]	; (80252ec <_ZN10SideSensor7MonitorEv+0x108>)
 8025226:	701a      	strb	r2, [r3, #0]
    g_side_corner_reach = (write_state_flags_ & 0x40) >> 6;
 8025228:	687b      	ldr	r3, [r7, #4]
 802522a:	785b      	ldrb	r3, [r3, #1]
 802522c:	119b      	asrs	r3, r3, #6
 802522e:	b2db      	uxtb	r3, r3
 8025230:	f003 0301 	and.w	r3, r3, #1
 8025234:	b2da      	uxtb	r2, r3
 8025236:	4b2e      	ldr	r3, [pc, #184]	; (80252f0 <_ZN10SideSensor7MonitorEv+0x10c>)
 8025238:	701a      	strb	r2, [r3, #0]
    g_side_cross_reach  = (write_state_flags_ & 0x20) >> 5;
 802523a:	687b      	ldr	r3, [r7, #4]
 802523c:	785b      	ldrb	r3, [r3, #1]
 802523e:	115b      	asrs	r3, r3, #5
 8025240:	b2db      	uxtb	r3, r3
 8025242:	f003 0301 	and.w	r3, r3, #1
 8025246:	b2da      	uxtb	r2, r3
 8025248:	4b2a      	ldr	r3, [pc, #168]	; (80252f4 <_ZN10SideSensor7MonitorEv+0x110>)
 802524a:	701a      	strb	r2, [r3, #0]

    /* write_state_flags_ lower bit */
    g_side_black_flag  = (write_state_flags_ & 0x08) >> 3;
 802524c:	687b      	ldr	r3, [r7, #4]
 802524e:	785b      	ldrb	r3, [r3, #1]
 8025250:	10db      	asrs	r3, r3, #3
 8025252:	b2db      	uxtb	r3, r3
 8025254:	f003 0301 	and.w	r3, r3, #1
 8025258:	b2da      	uxtb	r2, r3
 802525a:	4b27      	ldr	r3, [pc, #156]	; (80252f8 <_ZN10SideSensor7MonitorEv+0x114>)
 802525c:	701a      	strb	r2, [r3, #0]
    g_side_goal_flag   = (write_state_flags_ & 0x04) >> 2;
 802525e:	687b      	ldr	r3, [r7, #4]
 8025260:	785b      	ldrb	r3, [r3, #1]
 8025262:	109b      	asrs	r3, r3, #2
 8025264:	b2db      	uxtb	r3, r3
 8025266:	f003 0301 	and.w	r3, r3, #1
 802526a:	b2da      	uxtb	r2, r3
 802526c:	4b23      	ldr	r3, [pc, #140]	; (80252fc <_ZN10SideSensor7MonitorEv+0x118>)
 802526e:	701a      	strb	r2, [r3, #0]
    g_side_corner_flag = (write_state_flags_ & 0x02) >> 1;
 8025270:	687b      	ldr	r3, [r7, #4]
 8025272:	785b      	ldrb	r3, [r3, #1]
 8025274:	105b      	asrs	r3, r3, #1
 8025276:	b2db      	uxtb	r3, r3
 8025278:	f003 0301 	and.w	r3, r3, #1
 802527c:	b2da      	uxtb	r2, r3
 802527e:	4b20      	ldr	r3, [pc, #128]	; (8025300 <_ZN10SideSensor7MonitorEv+0x11c>)
 8025280:	701a      	strb	r2, [r3, #0]
    g_side_cross_flag  =  write_state_flags_ & 0x01;
 8025282:	687b      	ldr	r3, [r7, #4]
 8025284:	785b      	ldrb	r3, [r3, #1]
 8025286:	f003 0301 	and.w	r3, r3, #1
 802528a:	b2da      	uxtb	r2, r3
 802528c:	4b1d      	ldr	r3, [pc, #116]	; (8025304 <_ZN10SideSensor7MonitorEv+0x120>)
 802528e:	701a      	strb	r2, [r3, #0]

    /* exception_flags_ */
    g_side_before_noise_state = (exception_flags_ & 0xF0) >> 4;
 8025290:	687b      	ldr	r3, [r7, #4]
 8025292:	789b      	ldrb	r3, [r3, #2]
 8025294:	091b      	lsrs	r3, r3, #4
 8025296:	b2da      	uxtb	r2, r3
 8025298:	4b1b      	ldr	r3, [pc, #108]	; (8025308 <_ZN10SideSensor7MonitorEv+0x124>)
 802529a:	701a      	strb	r2, [r3, #0]
    g_side_noise_count        = (exception_flags_ & 0x0C) >> 2;
 802529c:	687b      	ldr	r3, [r7, #4]
 802529e:	789b      	ldrb	r3, [r3, #2]
 80252a0:	109b      	asrs	r3, r3, #2
 80252a2:	b2db      	uxtb	r3, r3
 80252a4:	f003 0303 	and.w	r3, r3, #3
 80252a8:	b2da      	uxtb	r2, r3
 80252aa:	4b18      	ldr	r3, [pc, #96]	; (802530c <_ZN10SideSensor7MonitorEv+0x128>)
 80252ac:	701a      	strb	r2, [r3, #0]
    g_side_ignore_flag        =  exception_flags_ & 0x01;
 80252ae:	687b      	ldr	r3, [r7, #4]
 80252b0:	789b      	ldrb	r3, [r3, #2]
 80252b2:	f003 0301 	and.w	r3, r3, #1
 80252b6:	b2da      	uxtb	r2, r3
 80252b8:	4b15      	ldr	r3, [pc, #84]	; (8025310 <_ZN10SideSensor7MonitorEv+0x12c>)
 80252ba:	701a      	strb	r2, [r3, #0]

    g_goal_count   = goal_marker_count_;
 80252bc:	687b      	ldr	r3, [r7, #4]
 80252be:	791a      	ldrb	r2, [r3, #4]
 80252c0:	4b14      	ldr	r3, [pc, #80]	; (8025314 <_ZN10SideSensor7MonitorEv+0x130>)
 80252c2:	701a      	strb	r2, [r3, #0]
    g_corner_count = corner_marker_count_;
 80252c4:	687b      	ldr	r3, [r7, #4]
 80252c6:	795a      	ldrb	r2, [r3, #5]
 80252c8:	4b13      	ldr	r3, [pc, #76]	; (8025318 <_ZN10SideSensor7MonitorEv+0x134>)
 80252ca:	701a      	strb	r2, [r3, #0]
    g_cross_count  = cross_line_count_;
 80252cc:	687b      	ldr	r3, [r7, #4]
 80252ce:	799a      	ldrb	r2, [r3, #6]
 80252d0:	4b12      	ldr	r3, [pc, #72]	; (802531c <_ZN10SideSensor7MonitorEv+0x138>)
 80252d2:	701a      	strb	r2, [r3, #0]
}
 80252d4:	bf00      	nop
 80252d6:	370c      	adds	r7, #12
 80252d8:	46bd      	mov	sp, r7
 80252da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80252de:	4770      	bx	lr
 80252e0:	200003ec 	.word	0x200003ec
 80252e4:	200003ed 	.word	0x200003ed
 80252e8:	200003f0 	.word	0x200003f0
 80252ec:	200003f4 	.word	0x200003f4
 80252f0:	200003f5 	.word	0x200003f5
 80252f4:	200003f6 	.word	0x200003f6
 80252f8:	200003f7 	.word	0x200003f7
 80252fc:	200003f8 	.word	0x200003f8
 8025300:	200003f9 	.word	0x200003f9
 8025304:	200003fa 	.word	0x200003fa
 8025308:	200003fb 	.word	0x200003fb
 802530c:	200003fc 	.word	0x200003fc
 8025310:	200003fd 	.word	0x200003fd
 8025314:	200003fe 	.word	0x200003fe
 8025318:	200003ff 	.word	0x200003ff
 802531c:	20000400 	.word	0x20000400

08025320 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8025320:	b480      	push	{r7}
 8025322:	b083      	sub	sp, #12
 8025324:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8025326:	2300      	movs	r3, #0
 8025328:	607b      	str	r3, [r7, #4]
 802532a:	4b10      	ldr	r3, [pc, #64]	; (802536c <HAL_MspInit+0x4c>)
 802532c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802532e:	4a0f      	ldr	r2, [pc, #60]	; (802536c <HAL_MspInit+0x4c>)
 8025330:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8025334:	6453      	str	r3, [r2, #68]	; 0x44
 8025336:	4b0d      	ldr	r3, [pc, #52]	; (802536c <HAL_MspInit+0x4c>)
 8025338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802533a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802533e:	607b      	str	r3, [r7, #4]
 8025340:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8025342:	2300      	movs	r3, #0
 8025344:	603b      	str	r3, [r7, #0]
 8025346:	4b09      	ldr	r3, [pc, #36]	; (802536c <HAL_MspInit+0x4c>)
 8025348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802534a:	4a08      	ldr	r2, [pc, #32]	; (802536c <HAL_MspInit+0x4c>)
 802534c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8025350:	6413      	str	r3, [r2, #64]	; 0x40
 8025352:	4b06      	ldr	r3, [pc, #24]	; (802536c <HAL_MspInit+0x4c>)
 8025354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802535a:	603b      	str	r3, [r7, #0]
 802535c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 802535e:	bf00      	nop
 8025360:	370c      	adds	r7, #12
 8025362:	46bd      	mov	sp, r7
 8025364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025368:	4770      	bx	lr
 802536a:	bf00      	nop
 802536c:	40023800 	.word	0x40023800

08025370 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8025370:	b580      	push	{r7, lr}
 8025372:	b08a      	sub	sp, #40	; 0x28
 8025374:	af00      	add	r7, sp, #0
 8025376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8025378:	f107 0314 	add.w	r3, r7, #20
 802537c:	2200      	movs	r2, #0
 802537e:	601a      	str	r2, [r3, #0]
 8025380:	605a      	str	r2, [r3, #4]
 8025382:	609a      	str	r2, [r3, #8]
 8025384:	60da      	str	r2, [r3, #12]
 8025386:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8025388:	687b      	ldr	r3, [r7, #4]
 802538a:	681b      	ldr	r3, [r3, #0]
 802538c:	4a3c      	ldr	r2, [pc, #240]	; (8025480 <HAL_ADC_MspInit+0x110>)
 802538e:	4293      	cmp	r3, r2
 8025390:	d171      	bne.n	8025476 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8025392:	2300      	movs	r3, #0
 8025394:	613b      	str	r3, [r7, #16]
 8025396:	4b3b      	ldr	r3, [pc, #236]	; (8025484 <HAL_ADC_MspInit+0x114>)
 8025398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802539a:	4a3a      	ldr	r2, [pc, #232]	; (8025484 <HAL_ADC_MspInit+0x114>)
 802539c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80253a0:	6453      	str	r3, [r2, #68]	; 0x44
 80253a2:	4b38      	ldr	r3, [pc, #224]	; (8025484 <HAL_ADC_MspInit+0x114>)
 80253a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80253a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80253aa:	613b      	str	r3, [r7, #16]
 80253ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80253ae:	2300      	movs	r3, #0
 80253b0:	60fb      	str	r3, [r7, #12]
 80253b2:	4b34      	ldr	r3, [pc, #208]	; (8025484 <HAL_ADC_MspInit+0x114>)
 80253b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80253b6:	4a33      	ldr	r2, [pc, #204]	; (8025484 <HAL_ADC_MspInit+0x114>)
 80253b8:	f043 0304 	orr.w	r3, r3, #4
 80253bc:	6313      	str	r3, [r2, #48]	; 0x30
 80253be:	4b31      	ldr	r3, [pc, #196]	; (8025484 <HAL_ADC_MspInit+0x114>)
 80253c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80253c2:	f003 0304 	and.w	r3, r3, #4
 80253c6:	60fb      	str	r3, [r7, #12]
 80253c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80253ca:	2300      	movs	r3, #0
 80253cc:	60bb      	str	r3, [r7, #8]
 80253ce:	4b2d      	ldr	r3, [pc, #180]	; (8025484 <HAL_ADC_MspInit+0x114>)
 80253d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80253d2:	4a2c      	ldr	r2, [pc, #176]	; (8025484 <HAL_ADC_MspInit+0x114>)
 80253d4:	f043 0301 	orr.w	r3, r3, #1
 80253d8:	6313      	str	r3, [r2, #48]	; 0x30
 80253da:	4b2a      	ldr	r3, [pc, #168]	; (8025484 <HAL_ADC_MspInit+0x114>)
 80253dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80253de:	f003 0301 	and.w	r3, r3, #1
 80253e2:	60bb      	str	r3, [r7, #8]
 80253e4:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80253e6:	233f      	movs	r3, #63	; 0x3f
 80253e8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80253ea:	2303      	movs	r3, #3
 80253ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80253ee:	2300      	movs	r3, #0
 80253f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80253f2:	f107 0314 	add.w	r3, r7, #20
 80253f6:	4619      	mov	r1, r3
 80253f8:	4823      	ldr	r0, [pc, #140]	; (8025488 <HAL_ADC_MspInit+0x118>)
 80253fa:	f002 fa81 	bl	8027900 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80253fe:	23ff      	movs	r3, #255	; 0xff
 8025400:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8025402:	2303      	movs	r3, #3
 8025404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8025406:	2300      	movs	r3, #0
 8025408:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802540a:	f107 0314 	add.w	r3, r7, #20
 802540e:	4619      	mov	r1, r3
 8025410:	481e      	ldr	r0, [pc, #120]	; (802548c <HAL_ADC_MspInit+0x11c>)
 8025412:	f002 fa75 	bl	8027900 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8025416:	4b1e      	ldr	r3, [pc, #120]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025418:	4a1e      	ldr	r2, [pc, #120]	; (8025494 <HAL_ADC_MspInit+0x124>)
 802541a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 802541c:	4b1c      	ldr	r3, [pc, #112]	; (8025490 <HAL_ADC_MspInit+0x120>)
 802541e:	2200      	movs	r2, #0
 8025420:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8025422:	4b1b      	ldr	r3, [pc, #108]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025424:	2200      	movs	r2, #0
 8025426:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8025428:	4b19      	ldr	r3, [pc, #100]	; (8025490 <HAL_ADC_MspInit+0x120>)
 802542a:	2200      	movs	r2, #0
 802542c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 802542e:	4b18      	ldr	r3, [pc, #96]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025430:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8025434:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8025436:	4b16      	ldr	r3, [pc, #88]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025438:	f44f 6200 	mov.w	r2, #2048	; 0x800
 802543c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 802543e:	4b14      	ldr	r3, [pc, #80]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025440:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8025444:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8025446:	4b12      	ldr	r3, [pc, #72]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025448:	f44f 7280 	mov.w	r2, #256	; 0x100
 802544c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 802544e:	4b10      	ldr	r3, [pc, #64]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025450:	2200      	movs	r2, #0
 8025452:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8025454:	4b0e      	ldr	r3, [pc, #56]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025456:	2200      	movs	r2, #0
 8025458:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 802545a:	480d      	ldr	r0, [pc, #52]	; (8025490 <HAL_ADC_MspInit+0x120>)
 802545c:	f001 fc0c 	bl	8026c78 <HAL_DMA_Init>
 8025460:	4603      	mov	r3, r0
 8025462:	2b00      	cmp	r3, #0
 8025464:	d001      	beq.n	802546a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8025466:	f7fe fad9 	bl	8023a1c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 802546a:	687b      	ldr	r3, [r7, #4]
 802546c:	4a08      	ldr	r2, [pc, #32]	; (8025490 <HAL_ADC_MspInit+0x120>)
 802546e:	639a      	str	r2, [r3, #56]	; 0x38
 8025470:	4a07      	ldr	r2, [pc, #28]	; (8025490 <HAL_ADC_MspInit+0x120>)
 8025472:	687b      	ldr	r3, [r7, #4]
 8025474:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8025476:	bf00      	nop
 8025478:	3728      	adds	r7, #40	; 0x28
 802547a:	46bd      	mov	sp, r7
 802547c:	bd80      	pop	{r7, pc}
 802547e:	bf00      	nop
 8025480:	40012000 	.word	0x40012000
 8025484:	40023800 	.word	0x40023800
 8025488:	40020800 	.word	0x40020800
 802548c:	40020000 	.word	0x40020000
 8025490:	20011380 	.word	0x20011380
 8025494:	40026410 	.word	0x40026410

08025498 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8025498:	b580      	push	{r7, lr}
 802549a:	b08a      	sub	sp, #40	; 0x28
 802549c:	af00      	add	r7, sp, #0
 802549e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80254a0:	f107 0314 	add.w	r3, r7, #20
 80254a4:	2200      	movs	r2, #0
 80254a6:	601a      	str	r2, [r3, #0]
 80254a8:	605a      	str	r2, [r3, #4]
 80254aa:	609a      	str	r2, [r3, #8]
 80254ac:	60da      	str	r2, [r3, #12]
 80254ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80254b0:	687b      	ldr	r3, [r7, #4]
 80254b2:	681b      	ldr	r3, [r3, #0]
 80254b4:	4a19      	ldr	r2, [pc, #100]	; (802551c <HAL_I2C_MspInit+0x84>)
 80254b6:	4293      	cmp	r3, r2
 80254b8:	d12c      	bne.n	8025514 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80254ba:	2300      	movs	r3, #0
 80254bc:	613b      	str	r3, [r7, #16]
 80254be:	4b18      	ldr	r3, [pc, #96]	; (8025520 <HAL_I2C_MspInit+0x88>)
 80254c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80254c2:	4a17      	ldr	r2, [pc, #92]	; (8025520 <HAL_I2C_MspInit+0x88>)
 80254c4:	f043 0302 	orr.w	r3, r3, #2
 80254c8:	6313      	str	r3, [r2, #48]	; 0x30
 80254ca:	4b15      	ldr	r3, [pc, #84]	; (8025520 <HAL_I2C_MspInit+0x88>)
 80254cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80254ce:	f003 0302 	and.w	r3, r3, #2
 80254d2:	613b      	str	r3, [r7, #16]
 80254d4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80254d6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80254da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80254dc:	2312      	movs	r3, #18
 80254de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80254e0:	2301      	movs	r3, #1
 80254e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80254e4:	2303      	movs	r3, #3
 80254e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80254e8:	2304      	movs	r3, #4
 80254ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80254ec:	f107 0314 	add.w	r3, r7, #20
 80254f0:	4619      	mov	r1, r3
 80254f2:	480c      	ldr	r0, [pc, #48]	; (8025524 <HAL_I2C_MspInit+0x8c>)
 80254f4:	f002 fa04 	bl	8027900 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80254f8:	2300      	movs	r3, #0
 80254fa:	60fb      	str	r3, [r7, #12]
 80254fc:	4b08      	ldr	r3, [pc, #32]	; (8025520 <HAL_I2C_MspInit+0x88>)
 80254fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025500:	4a07      	ldr	r2, [pc, #28]	; (8025520 <HAL_I2C_MspInit+0x88>)
 8025502:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8025506:	6413      	str	r3, [r2, #64]	; 0x40
 8025508:	4b05      	ldr	r3, [pc, #20]	; (8025520 <HAL_I2C_MspInit+0x88>)
 802550a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802550c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8025510:	60fb      	str	r3, [r7, #12]
 8025512:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8025514:	bf00      	nop
 8025516:	3728      	adds	r7, #40	; 0x28
 8025518:	46bd      	mov	sp, r7
 802551a:	bd80      	pop	{r7, pc}
 802551c:	40005800 	.word	0x40005800
 8025520:	40023800 	.word	0x40023800
 8025524:	40020400 	.word	0x40020400

08025528 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8025528:	b580      	push	{r7, lr}
 802552a:	b08a      	sub	sp, #40	; 0x28
 802552c:	af00      	add	r7, sp, #0
 802552e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8025530:	f107 0314 	add.w	r3, r7, #20
 8025534:	2200      	movs	r2, #0
 8025536:	601a      	str	r2, [r3, #0]
 8025538:	605a      	str	r2, [r3, #4]
 802553a:	609a      	str	r2, [r3, #8]
 802553c:	60da      	str	r2, [r3, #12]
 802553e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8025540:	687b      	ldr	r3, [r7, #4]
 8025542:	681b      	ldr	r3, [r3, #0]
 8025544:	4a19      	ldr	r2, [pc, #100]	; (80255ac <HAL_SPI_MspInit+0x84>)
 8025546:	4293      	cmp	r3, r2
 8025548:	d12c      	bne.n	80255a4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 802554a:	2300      	movs	r3, #0
 802554c:	613b      	str	r3, [r7, #16]
 802554e:	4b18      	ldr	r3, [pc, #96]	; (80255b0 <HAL_SPI_MspInit+0x88>)
 8025550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025552:	4a17      	ldr	r2, [pc, #92]	; (80255b0 <HAL_SPI_MspInit+0x88>)
 8025554:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8025558:	6413      	str	r3, [r2, #64]	; 0x40
 802555a:	4b15      	ldr	r3, [pc, #84]	; (80255b0 <HAL_SPI_MspInit+0x88>)
 802555c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802555e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8025562:	613b      	str	r3, [r7, #16]
 8025564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8025566:	2300      	movs	r3, #0
 8025568:	60fb      	str	r3, [r7, #12]
 802556a:	4b11      	ldr	r3, [pc, #68]	; (80255b0 <HAL_SPI_MspInit+0x88>)
 802556c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802556e:	4a10      	ldr	r2, [pc, #64]	; (80255b0 <HAL_SPI_MspInit+0x88>)
 8025570:	f043 0304 	orr.w	r3, r3, #4
 8025574:	6313      	str	r3, [r2, #48]	; 0x30
 8025576:	4b0e      	ldr	r3, [pc, #56]	; (80255b0 <HAL_SPI_MspInit+0x88>)
 8025578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802557a:	f003 0304 	and.w	r3, r3, #4
 802557e:	60fb      	str	r3, [r7, #12]
 8025580:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8025582:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8025586:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8025588:	2302      	movs	r3, #2
 802558a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802558c:	2300      	movs	r3, #0
 802558e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8025590:	2303      	movs	r3, #3
 8025592:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8025594:	2306      	movs	r3, #6
 8025596:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8025598:	f107 0314 	add.w	r3, r7, #20
 802559c:	4619      	mov	r1, r3
 802559e:	4805      	ldr	r0, [pc, #20]	; (80255b4 <HAL_SPI_MspInit+0x8c>)
 80255a0:	f002 f9ae 	bl	8027900 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80255a4:	bf00      	nop
 80255a6:	3728      	adds	r7, #40	; 0x28
 80255a8:	46bd      	mov	sp, r7
 80255aa:	bd80      	pop	{r7, pc}
 80255ac:	40003c00 	.word	0x40003c00
 80255b0:	40023800 	.word	0x40023800
 80255b4:	40020800 	.word	0x40020800

080255b8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80255b8:	b480      	push	{r7}
 80255ba:	b087      	sub	sp, #28
 80255bc:	af00      	add	r7, sp, #0
 80255be:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80255c0:	687b      	ldr	r3, [r7, #4]
 80255c2:	681b      	ldr	r3, [r3, #0]
 80255c4:	4a1f      	ldr	r2, [pc, #124]	; (8025644 <HAL_TIM_PWM_MspInit+0x8c>)
 80255c6:	4293      	cmp	r3, r2
 80255c8:	d10e      	bne.n	80255e8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80255ca:	2300      	movs	r3, #0
 80255cc:	617b      	str	r3, [r7, #20]
 80255ce:	4b1e      	ldr	r3, [pc, #120]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 80255d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80255d2:	4a1d      	ldr	r2, [pc, #116]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 80255d4:	f043 0301 	orr.w	r3, r3, #1
 80255d8:	6453      	str	r3, [r2, #68]	; 0x44
 80255da:	4b1b      	ldr	r3, [pc, #108]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 80255dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80255de:	f003 0301 	and.w	r3, r3, #1
 80255e2:	617b      	str	r3, [r7, #20]
 80255e4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80255e6:	e026      	b.n	8025636 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 80255e8:	687b      	ldr	r3, [r7, #4]
 80255ea:	681b      	ldr	r3, [r3, #0]
 80255ec:	4a17      	ldr	r2, [pc, #92]	; (802564c <HAL_TIM_PWM_MspInit+0x94>)
 80255ee:	4293      	cmp	r3, r2
 80255f0:	d10e      	bne.n	8025610 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80255f2:	2300      	movs	r3, #0
 80255f4:	613b      	str	r3, [r7, #16]
 80255f6:	4b14      	ldr	r3, [pc, #80]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 80255f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80255fa:	4a13      	ldr	r2, [pc, #76]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 80255fc:	f043 0302 	orr.w	r3, r3, #2
 8025600:	6413      	str	r3, [r2, #64]	; 0x40
 8025602:	4b11      	ldr	r3, [pc, #68]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 8025604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025606:	f003 0302 	and.w	r3, r3, #2
 802560a:	613b      	str	r3, [r7, #16]
 802560c:	693b      	ldr	r3, [r7, #16]
}
 802560e:	e012      	b.n	8025636 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM12)
 8025610:	687b      	ldr	r3, [r7, #4]
 8025612:	681b      	ldr	r3, [r3, #0]
 8025614:	4a0e      	ldr	r2, [pc, #56]	; (8025650 <HAL_TIM_PWM_MspInit+0x98>)
 8025616:	4293      	cmp	r3, r2
 8025618:	d10d      	bne.n	8025636 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 802561a:	2300      	movs	r3, #0
 802561c:	60fb      	str	r3, [r7, #12]
 802561e:	4b0a      	ldr	r3, [pc, #40]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 8025620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025622:	4a09      	ldr	r2, [pc, #36]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 8025624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8025628:	6413      	str	r3, [r2, #64]	; 0x40
 802562a:	4b07      	ldr	r3, [pc, #28]	; (8025648 <HAL_TIM_PWM_MspInit+0x90>)
 802562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802562e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8025632:	60fb      	str	r3, [r7, #12]
 8025634:	68fb      	ldr	r3, [r7, #12]
}
 8025636:	bf00      	nop
 8025638:	371c      	adds	r7, #28
 802563a:	46bd      	mov	sp, r7
 802563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025640:	4770      	bx	lr
 8025642:	bf00      	nop
 8025644:	40010000 	.word	0x40010000
 8025648:	40023800 	.word	0x40023800
 802564c:	40000400 	.word	0x40000400
 8025650:	40001800 	.word	0x40001800

08025654 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8025654:	b580      	push	{r7, lr}
 8025656:	b088      	sub	sp, #32
 8025658:	af00      	add	r7, sp, #0
 802565a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 802565c:	687b      	ldr	r3, [r7, #4]
 802565e:	681b      	ldr	r3, [r3, #0]
 8025660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8025664:	d116      	bne.n	8025694 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8025666:	2300      	movs	r3, #0
 8025668:	61fb      	str	r3, [r7, #28]
 802566a:	4b40      	ldr	r3, [pc, #256]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 802566c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802566e:	4a3f      	ldr	r2, [pc, #252]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 8025670:	f043 0301 	orr.w	r3, r3, #1
 8025674:	6413      	str	r3, [r2, #64]	; 0x40
 8025676:	4b3d      	ldr	r3, [pc, #244]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 8025678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802567a:	f003 0301 	and.w	r3, r3, #1
 802567e:	61fb      	str	r3, [r7, #28]
 8025680:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8025682:	2200      	movs	r2, #0
 8025684:	2100      	movs	r1, #0
 8025686:	201c      	movs	r0, #28
 8025688:	f001 fabf 	bl	8026c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 802568c:	201c      	movs	r0, #28
 802568e:	f001 fad8 	bl	8026c42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8025692:	e066      	b.n	8025762 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM5)
 8025694:	687b      	ldr	r3, [r7, #4]
 8025696:	681b      	ldr	r3, [r3, #0]
 8025698:	4a35      	ldr	r2, [pc, #212]	; (8025770 <HAL_TIM_Base_MspInit+0x11c>)
 802569a:	4293      	cmp	r3, r2
 802569c:	d116      	bne.n	80256cc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 802569e:	2300      	movs	r3, #0
 80256a0:	61bb      	str	r3, [r7, #24]
 80256a2:	4b32      	ldr	r3, [pc, #200]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 80256a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80256a6:	4a31      	ldr	r2, [pc, #196]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 80256a8:	f043 0308 	orr.w	r3, r3, #8
 80256ac:	6413      	str	r3, [r2, #64]	; 0x40
 80256ae:	4b2f      	ldr	r3, [pc, #188]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 80256b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80256b2:	f003 0308 	and.w	r3, r3, #8
 80256b6:	61bb      	str	r3, [r7, #24]
 80256b8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80256ba:	2200      	movs	r2, #0
 80256bc:	2100      	movs	r1, #0
 80256be:	2032      	movs	r0, #50	; 0x32
 80256c0:	f001 faa3 	bl	8026c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80256c4:	2032      	movs	r0, #50	; 0x32
 80256c6:	f001 fabc 	bl	8026c42 <HAL_NVIC_EnableIRQ>
}
 80256ca:	e04a      	b.n	8025762 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM6)
 80256cc:	687b      	ldr	r3, [r7, #4]
 80256ce:	681b      	ldr	r3, [r3, #0]
 80256d0:	4a28      	ldr	r2, [pc, #160]	; (8025774 <HAL_TIM_Base_MspInit+0x120>)
 80256d2:	4293      	cmp	r3, r2
 80256d4:	d116      	bne.n	8025704 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80256d6:	2300      	movs	r3, #0
 80256d8:	617b      	str	r3, [r7, #20]
 80256da:	4b24      	ldr	r3, [pc, #144]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 80256dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80256de:	4a23      	ldr	r2, [pc, #140]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 80256e0:	f043 0310 	orr.w	r3, r3, #16
 80256e4:	6413      	str	r3, [r2, #64]	; 0x40
 80256e6:	4b21      	ldr	r3, [pc, #132]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 80256e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80256ea:	f003 0310 	and.w	r3, r3, #16
 80256ee:	617b      	str	r3, [r7, #20]
 80256f0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80256f2:	2200      	movs	r2, #0
 80256f4:	2101      	movs	r1, #1
 80256f6:	2036      	movs	r0, #54	; 0x36
 80256f8:	f001 fa87 	bl	8026c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80256fc:	2036      	movs	r0, #54	; 0x36
 80256fe:	f001 faa0 	bl	8026c42 <HAL_NVIC_EnableIRQ>
}
 8025702:	e02e      	b.n	8025762 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM7)
 8025704:	687b      	ldr	r3, [r7, #4]
 8025706:	681b      	ldr	r3, [r3, #0]
 8025708:	4a1b      	ldr	r2, [pc, #108]	; (8025778 <HAL_TIM_Base_MspInit+0x124>)
 802570a:	4293      	cmp	r3, r2
 802570c:	d116      	bne.n	802573c <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 802570e:	2300      	movs	r3, #0
 8025710:	613b      	str	r3, [r7, #16]
 8025712:	4b16      	ldr	r3, [pc, #88]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 8025714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025716:	4a15      	ldr	r2, [pc, #84]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 8025718:	f043 0320 	orr.w	r3, r3, #32
 802571c:	6413      	str	r3, [r2, #64]	; 0x40
 802571e:	4b13      	ldr	r3, [pc, #76]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 8025720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8025722:	f003 0320 	and.w	r3, r3, #32
 8025726:	613b      	str	r3, [r7, #16]
 8025728:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 802572a:	2200      	movs	r2, #0
 802572c:	2100      	movs	r1, #0
 802572e:	2037      	movs	r0, #55	; 0x37
 8025730:	f001 fa6b 	bl	8026c0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8025734:	2037      	movs	r0, #55	; 0x37
 8025736:	f001 fa84 	bl	8026c42 <HAL_NVIC_EnableIRQ>
}
 802573a:	e012      	b.n	8025762 <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM11)
 802573c:	687b      	ldr	r3, [r7, #4]
 802573e:	681b      	ldr	r3, [r3, #0]
 8025740:	4a0e      	ldr	r2, [pc, #56]	; (802577c <HAL_TIM_Base_MspInit+0x128>)
 8025742:	4293      	cmp	r3, r2
 8025744:	d10d      	bne.n	8025762 <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8025746:	2300      	movs	r3, #0
 8025748:	60fb      	str	r3, [r7, #12]
 802574a:	4b08      	ldr	r3, [pc, #32]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 802574c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802574e:	4a07      	ldr	r2, [pc, #28]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 8025750:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8025754:	6453      	str	r3, [r2, #68]	; 0x44
 8025756:	4b05      	ldr	r3, [pc, #20]	; (802576c <HAL_TIM_Base_MspInit+0x118>)
 8025758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802575a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 802575e:	60fb      	str	r3, [r7, #12]
 8025760:	68fb      	ldr	r3, [r7, #12]
}
 8025762:	bf00      	nop
 8025764:	3720      	adds	r7, #32
 8025766:	46bd      	mov	sp, r7
 8025768:	bd80      	pop	{r7, pc}
 802576a:	bf00      	nop
 802576c:	40023800 	.word	0x40023800
 8025770:	40000c00 	.word	0x40000c00
 8025774:	40001000 	.word	0x40001000
 8025778:	40001400 	.word	0x40001400
 802577c:	40014800 	.word	0x40014800

08025780 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8025780:	b580      	push	{r7, lr}
 8025782:	b08c      	sub	sp, #48	; 0x30
 8025784:	af00      	add	r7, sp, #0
 8025786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8025788:	f107 031c 	add.w	r3, r7, #28
 802578c:	2200      	movs	r2, #0
 802578e:	601a      	str	r2, [r3, #0]
 8025790:	605a      	str	r2, [r3, #4]
 8025792:	609a      	str	r2, [r3, #8]
 8025794:	60da      	str	r2, [r3, #12]
 8025796:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8025798:	687b      	ldr	r3, [r7, #4]
 802579a:	681b      	ldr	r3, [r3, #0]
 802579c:	4a32      	ldr	r2, [pc, #200]	; (8025868 <HAL_TIM_Encoder_MspInit+0xe8>)
 802579e:	4293      	cmp	r3, r2
 80257a0:	d12c      	bne.n	80257fc <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80257a2:	2300      	movs	r3, #0
 80257a4:	61bb      	str	r3, [r7, #24]
 80257a6:	4b31      	ldr	r3, [pc, #196]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 80257a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80257aa:	4a30      	ldr	r2, [pc, #192]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 80257ac:	f043 0304 	orr.w	r3, r3, #4
 80257b0:	6413      	str	r3, [r2, #64]	; 0x40
 80257b2:	4b2e      	ldr	r3, [pc, #184]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 80257b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80257b6:	f003 0304 	and.w	r3, r3, #4
 80257ba:	61bb      	str	r3, [r7, #24]
 80257bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80257be:	2300      	movs	r3, #0
 80257c0:	617b      	str	r3, [r7, #20]
 80257c2:	4b2a      	ldr	r3, [pc, #168]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 80257c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80257c6:	4a29      	ldr	r2, [pc, #164]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 80257c8:	f043 0302 	orr.w	r3, r3, #2
 80257cc:	6313      	str	r3, [r2, #48]	; 0x30
 80257ce:	4b27      	ldr	r3, [pc, #156]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 80257d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80257d2:	f003 0302 	and.w	r3, r3, #2
 80257d6:	617b      	str	r3, [r7, #20]
 80257d8:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80257da:	23c0      	movs	r3, #192	; 0xc0
 80257dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80257de:	2302      	movs	r3, #2
 80257e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80257e2:	2300      	movs	r3, #0
 80257e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80257e6:	2300      	movs	r3, #0
 80257e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80257ea:	2302      	movs	r3, #2
 80257ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80257ee:	f107 031c 	add.w	r3, r7, #28
 80257f2:	4619      	mov	r1, r3
 80257f4:	481e      	ldr	r0, [pc, #120]	; (8025870 <HAL_TIM_Encoder_MspInit+0xf0>)
 80257f6:	f002 f883 	bl	8027900 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80257fa:	e030      	b.n	802585e <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM8)
 80257fc:	687b      	ldr	r3, [r7, #4]
 80257fe:	681b      	ldr	r3, [r3, #0]
 8025800:	4a1c      	ldr	r2, [pc, #112]	; (8025874 <HAL_TIM_Encoder_MspInit+0xf4>)
 8025802:	4293      	cmp	r3, r2
 8025804:	d12b      	bne.n	802585e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8025806:	2300      	movs	r3, #0
 8025808:	613b      	str	r3, [r7, #16]
 802580a:	4b18      	ldr	r3, [pc, #96]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 802580c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802580e:	4a17      	ldr	r2, [pc, #92]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 8025810:	f043 0302 	orr.w	r3, r3, #2
 8025814:	6453      	str	r3, [r2, #68]	; 0x44
 8025816:	4b15      	ldr	r3, [pc, #84]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 8025818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802581a:	f003 0302 	and.w	r3, r3, #2
 802581e:	613b      	str	r3, [r7, #16]
 8025820:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8025822:	2300      	movs	r3, #0
 8025824:	60fb      	str	r3, [r7, #12]
 8025826:	4b11      	ldr	r3, [pc, #68]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 8025828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802582a:	4a10      	ldr	r2, [pc, #64]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 802582c:	f043 0304 	orr.w	r3, r3, #4
 8025830:	6313      	str	r3, [r2, #48]	; 0x30
 8025832:	4b0e      	ldr	r3, [pc, #56]	; (802586c <HAL_TIM_Encoder_MspInit+0xec>)
 8025834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8025836:	f003 0304 	and.w	r3, r3, #4
 802583a:	60fb      	str	r3, [r7, #12]
 802583c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 802583e:	23c0      	movs	r3, #192	; 0xc0
 8025840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8025842:	2302      	movs	r3, #2
 8025844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8025846:	2300      	movs	r3, #0
 8025848:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802584a:	2300      	movs	r3, #0
 802584c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 802584e:	2303      	movs	r3, #3
 8025850:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8025852:	f107 031c 	add.w	r3, r7, #28
 8025856:	4619      	mov	r1, r3
 8025858:	4807      	ldr	r0, [pc, #28]	; (8025878 <HAL_TIM_Encoder_MspInit+0xf8>)
 802585a:	f002 f851 	bl	8027900 <HAL_GPIO_Init>
}
 802585e:	bf00      	nop
 8025860:	3730      	adds	r7, #48	; 0x30
 8025862:	46bd      	mov	sp, r7
 8025864:	bd80      	pop	{r7, pc}
 8025866:	bf00      	nop
 8025868:	40000800 	.word	0x40000800
 802586c:	40023800 	.word	0x40023800
 8025870:	40020400 	.word	0x40020400
 8025874:	40010400 	.word	0x40010400
 8025878:	40020800 	.word	0x40020800

0802587c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 802587c:	b580      	push	{r7, lr}
 802587e:	b08c      	sub	sp, #48	; 0x30
 8025880:	af00      	add	r7, sp, #0
 8025882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8025884:	f107 031c 	add.w	r3, r7, #28
 8025888:	2200      	movs	r2, #0
 802588a:	601a      	str	r2, [r3, #0]
 802588c:	605a      	str	r2, [r3, #4]
 802588e:	609a      	str	r2, [r3, #8]
 8025890:	60da      	str	r2, [r3, #12]
 8025892:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8025894:	687b      	ldr	r3, [r7, #4]
 8025896:	681b      	ldr	r3, [r3, #0]
 8025898:	4a59      	ldr	r2, [pc, #356]	; (8025a00 <HAL_TIM_MspPostInit+0x184>)
 802589a:	4293      	cmp	r3, r2
 802589c:	d11f      	bne.n	80258de <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802589e:	2300      	movs	r3, #0
 80258a0:	61bb      	str	r3, [r7, #24]
 80258a2:	4b58      	ldr	r3, [pc, #352]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80258a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80258a6:	4a57      	ldr	r2, [pc, #348]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80258a8:	f043 0301 	orr.w	r3, r3, #1
 80258ac:	6313      	str	r3, [r2, #48]	; 0x30
 80258ae:	4b55      	ldr	r3, [pc, #340]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80258b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80258b2:	f003 0301 	and.w	r3, r3, #1
 80258b6:	61bb      	str	r3, [r7, #24]
 80258b8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80258ba:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80258be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80258c0:	2302      	movs	r3, #2
 80258c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80258c4:	2300      	movs	r3, #0
 80258c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80258c8:	2300      	movs	r3, #0
 80258ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80258cc:	2301      	movs	r3, #1
 80258ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80258d0:	f107 031c 	add.w	r3, r7, #28
 80258d4:	4619      	mov	r1, r3
 80258d6:	484c      	ldr	r0, [pc, #304]	; (8025a08 <HAL_TIM_MspPostInit+0x18c>)
 80258d8:	f002 f812 	bl	8027900 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80258dc:	e08b      	b.n	80259f6 <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM3)
 80258de:	687b      	ldr	r3, [r7, #4]
 80258e0:	681b      	ldr	r3, [r3, #0]
 80258e2:	4a4a      	ldr	r2, [pc, #296]	; (8025a0c <HAL_TIM_MspPostInit+0x190>)
 80258e4:	4293      	cmp	r3, r2
 80258e6:	d13d      	bne.n	8025964 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80258e8:	2300      	movs	r3, #0
 80258ea:	617b      	str	r3, [r7, #20]
 80258ec:	4b45      	ldr	r3, [pc, #276]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80258ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80258f0:	4a44      	ldr	r2, [pc, #272]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80258f2:	f043 0304 	orr.w	r3, r3, #4
 80258f6:	6313      	str	r3, [r2, #48]	; 0x30
 80258f8:	4b42      	ldr	r3, [pc, #264]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80258fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80258fc:	f003 0304 	and.w	r3, r3, #4
 8025900:	617b      	str	r3, [r7, #20]
 8025902:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8025904:	2300      	movs	r3, #0
 8025906:	613b      	str	r3, [r7, #16]
 8025908:	4b3e      	ldr	r3, [pc, #248]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 802590a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802590c:	4a3d      	ldr	r2, [pc, #244]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 802590e:	f043 0302 	orr.w	r3, r3, #2
 8025912:	6313      	str	r3, [r2, #48]	; 0x30
 8025914:	4b3b      	ldr	r3, [pc, #236]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 8025916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8025918:	f003 0302 	and.w	r3, r3, #2
 802591c:	613b      	str	r3, [r7, #16]
 802591e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8025920:	f44f 7340 	mov.w	r3, #768	; 0x300
 8025924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8025926:	2302      	movs	r3, #2
 8025928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802592a:	2300      	movs	r3, #0
 802592c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802592e:	2300      	movs	r3, #0
 8025930:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8025932:	2302      	movs	r3, #2
 8025934:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8025936:	f107 031c 	add.w	r3, r7, #28
 802593a:	4619      	mov	r1, r3
 802593c:	4834      	ldr	r0, [pc, #208]	; (8025a10 <HAL_TIM_MspPostInit+0x194>)
 802593e:	f001 ffdf 	bl	8027900 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8025942:	2330      	movs	r3, #48	; 0x30
 8025944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8025946:	2302      	movs	r3, #2
 8025948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802594a:	2300      	movs	r3, #0
 802594c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802594e:	2300      	movs	r3, #0
 8025950:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8025952:	2302      	movs	r3, #2
 8025954:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8025956:	f107 031c 	add.w	r3, r7, #28
 802595a:	4619      	mov	r1, r3
 802595c:	482d      	ldr	r0, [pc, #180]	; (8025a14 <HAL_TIM_MspPostInit+0x198>)
 802595e:	f001 ffcf 	bl	8027900 <HAL_GPIO_Init>
}
 8025962:	e048      	b.n	80259f6 <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM11)
 8025964:	687b      	ldr	r3, [r7, #4]
 8025966:	681b      	ldr	r3, [r3, #0]
 8025968:	4a2b      	ldr	r2, [pc, #172]	; (8025a18 <HAL_TIM_MspPostInit+0x19c>)
 802596a:	4293      	cmp	r3, r2
 802596c:	d11f      	bne.n	80259ae <HAL_TIM_MspPostInit+0x132>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 802596e:	2300      	movs	r3, #0
 8025970:	60fb      	str	r3, [r7, #12]
 8025972:	4b24      	ldr	r3, [pc, #144]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 8025974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8025976:	4a23      	ldr	r2, [pc, #140]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 8025978:	f043 0302 	orr.w	r3, r3, #2
 802597c:	6313      	str	r3, [r2, #48]	; 0x30
 802597e:	4b21      	ldr	r3, [pc, #132]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 8025980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8025982:	f003 0302 	and.w	r3, r3, #2
 8025986:	60fb      	str	r3, [r7, #12]
 8025988:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 802598a:	f44f 7300 	mov.w	r3, #512	; 0x200
 802598e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8025990:	2302      	movs	r3, #2
 8025992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8025994:	2300      	movs	r3, #0
 8025996:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8025998:	2300      	movs	r3, #0
 802599a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 802599c:	2303      	movs	r3, #3
 802599e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80259a0:	f107 031c 	add.w	r3, r7, #28
 80259a4:	4619      	mov	r1, r3
 80259a6:	481b      	ldr	r0, [pc, #108]	; (8025a14 <HAL_TIM_MspPostInit+0x198>)
 80259a8:	f001 ffaa 	bl	8027900 <HAL_GPIO_Init>
}
 80259ac:	e023      	b.n	80259f6 <HAL_TIM_MspPostInit+0x17a>
  else if(htim->Instance==TIM12)
 80259ae:	687b      	ldr	r3, [r7, #4]
 80259b0:	681b      	ldr	r3, [r3, #0]
 80259b2:	4a1a      	ldr	r2, [pc, #104]	; (8025a1c <HAL_TIM_MspPostInit+0x1a0>)
 80259b4:	4293      	cmp	r3, r2
 80259b6:	d11e      	bne.n	80259f6 <HAL_TIM_MspPostInit+0x17a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80259b8:	2300      	movs	r3, #0
 80259ba:	60bb      	str	r3, [r7, #8]
 80259bc:	4b11      	ldr	r3, [pc, #68]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80259be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80259c0:	4a10      	ldr	r2, [pc, #64]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80259c2:	f043 0302 	orr.w	r3, r3, #2
 80259c6:	6313      	str	r3, [r2, #48]	; 0x30
 80259c8:	4b0e      	ldr	r3, [pc, #56]	; (8025a04 <HAL_TIM_MspPostInit+0x188>)
 80259ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80259cc:	f003 0302 	and.w	r3, r3, #2
 80259d0:	60bb      	str	r3, [r7, #8]
 80259d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80259d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80259d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80259da:	2302      	movs	r3, #2
 80259dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80259de:	2300      	movs	r3, #0
 80259e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80259e2:	2300      	movs	r3, #0
 80259e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80259e6:	2309      	movs	r3, #9
 80259e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80259ea:	f107 031c 	add.w	r3, r7, #28
 80259ee:	4619      	mov	r1, r3
 80259f0:	4808      	ldr	r0, [pc, #32]	; (8025a14 <HAL_TIM_MspPostInit+0x198>)
 80259f2:	f001 ff85 	bl	8027900 <HAL_GPIO_Init>
}
 80259f6:	bf00      	nop
 80259f8:	3730      	adds	r7, #48	; 0x30
 80259fa:	46bd      	mov	sp, r7
 80259fc:	bd80      	pop	{r7, pc}
 80259fe:	bf00      	nop
 8025a00:	40010000 	.word	0x40010000
 8025a04:	40023800 	.word	0x40023800
 8025a08:	40020000 	.word	0x40020000
 8025a0c:	40000400 	.word	0x40000400
 8025a10:	40020800 	.word	0x40020800
 8025a14:	40020400 	.word	0x40020400
 8025a18:	40014800 	.word	0x40014800
 8025a1c:	40001800 	.word	0x40001800

08025a20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8025a20:	b480      	push	{r7}
 8025a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8025a24:	e7fe      	b.n	8025a24 <NMI_Handler+0x4>

08025a26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8025a26:	b480      	push	{r7}
 8025a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8025a2a:	e7fe      	b.n	8025a2a <HardFault_Handler+0x4>

08025a2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8025a2c:	b480      	push	{r7}
 8025a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8025a30:	e7fe      	b.n	8025a30 <MemManage_Handler+0x4>

08025a32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8025a32:	b480      	push	{r7}
 8025a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8025a36:	e7fe      	b.n	8025a36 <BusFault_Handler+0x4>

08025a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8025a38:	b480      	push	{r7}
 8025a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8025a3c:	e7fe      	b.n	8025a3c <UsageFault_Handler+0x4>

08025a3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8025a3e:	b480      	push	{r7}
 8025a40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8025a42:	bf00      	nop
 8025a44:	46bd      	mov	sp, r7
 8025a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025a4a:	4770      	bx	lr

08025a4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8025a4c:	b480      	push	{r7}
 8025a4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8025a50:	bf00      	nop
 8025a52:	46bd      	mov	sp, r7
 8025a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025a58:	4770      	bx	lr

08025a5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8025a5a:	b480      	push	{r7}
 8025a5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8025a5e:	bf00      	nop
 8025a60:	46bd      	mov	sp, r7
 8025a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025a66:	4770      	bx	lr

08025a68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8025a68:	b580      	push	{r7, lr}
 8025a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8025a6c:	f000 fbbc 	bl	80261e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8025a70:	bf00      	nop
 8025a72:	bd80      	pop	{r7, pc}

08025a74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8025a74:	b580      	push	{r7, lr}
 8025a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8025a78:	4802      	ldr	r0, [pc, #8]	; (8025a84 <TIM2_IRQHandler+0x10>)
 8025a7a:	f003 fd42 	bl	8029502 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8025a7e:	bf00      	nop
 8025a80:	bd80      	pop	{r7, pc}
 8025a82:	bf00      	nop
 8025a84:	20011460 	.word	0x20011460

08025a88 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8025a88:	b580      	push	{r7, lr}
 8025a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8025a8c:	4802      	ldr	r0, [pc, #8]	; (8025a98 <TIM5_IRQHandler+0x10>)
 8025a8e:	f003 fd38 	bl	8029502 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8025a92:	bf00      	nop
 8025a94:	bd80      	pop	{r7, pc}
 8025a96:	bf00      	nop
 8025a98:	20011220 	.word	0x20011220

08025a9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8025a9c:	b580      	push	{r7, lr}
 8025a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8025aa0:	4802      	ldr	r0, [pc, #8]	; (8025aac <TIM6_DAC_IRQHandler+0x10>)
 8025aa2:	f003 fd2e 	bl	8029502 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8025aa6:	bf00      	nop
 8025aa8:	bd80      	pop	{r7, pc}
 8025aaa:	bf00      	nop
 8025aac:	200113e0 	.word	0x200113e0

08025ab0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8025ab0:	b580      	push	{r7, lr}
 8025ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8025ab4:	4802      	ldr	r0, [pc, #8]	; (8025ac0 <TIM7_IRQHandler+0x10>)
 8025ab6:	f003 fd24 	bl	8029502 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8025aba:	bf00      	nop
 8025abc:	bd80      	pop	{r7, pc}
 8025abe:	bf00      	nop
 8025ac0:	200114e0 	.word	0x200114e0

08025ac4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8025ac4:	b580      	push	{r7, lr}
 8025ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8025ac8:	4802      	ldr	r0, [pc, #8]	; (8025ad4 <DMA2_Stream0_IRQHandler+0x10>)
 8025aca:	f001 f9db 	bl	8026e84 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8025ace:	bf00      	nop
 8025ad0:	bd80      	pop	{r7, pc}
 8025ad2:	bf00      	nop
 8025ad4:	20011380 	.word	0x20011380

08025ad8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8025ad8:	b480      	push	{r7}
 8025ada:	b083      	sub	sp, #12
 8025adc:	af00      	add	r7, sp, #0
 8025ade:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8025ae0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8025ae4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8025ae8:	f003 0301 	and.w	r3, r3, #1
 8025aec:	2b00      	cmp	r3, #0
 8025aee:	d013      	beq.n	8025b18 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8025af0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8025af4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8025af8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8025afc:	2b00      	cmp	r3, #0
 8025afe:	d00b      	beq.n	8025b18 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8025b00:	e000      	b.n	8025b04 <ITM_SendChar+0x2c>
    {
      __NOP();
 8025b02:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8025b04:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8025b08:	681b      	ldr	r3, [r3, #0]
 8025b0a:	2b00      	cmp	r3, #0
 8025b0c:	d0f9      	beq.n	8025b02 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8025b0e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8025b12:	687a      	ldr	r2, [r7, #4]
 8025b14:	b2d2      	uxtb	r2, r2
 8025b16:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8025b18:	687b      	ldr	r3, [r7, #4]
}
 8025b1a:	4618      	mov	r0, r3
 8025b1c:	370c      	adds	r7, #12
 8025b1e:	46bd      	mov	sp, r7
 8025b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025b24:	4770      	bx	lr

08025b26 <_write>:
#include "swo_setting.h"

int _write(int file, char *ptr, int len)
{
 8025b26:	b580      	push	{r7, lr}
 8025b28:	b086      	sub	sp, #24
 8025b2a:	af00      	add	r7, sp, #0
 8025b2c:	60f8      	str	r0, [r7, #12]
 8025b2e:	60b9      	str	r1, [r7, #8]
 8025b30:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for(DataIdx = 0; DataIdx < len; DataIdx++)
 8025b32:	2300      	movs	r3, #0
 8025b34:	617b      	str	r3, [r7, #20]
 8025b36:	e009      	b.n	8025b4c <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 8025b38:	68bb      	ldr	r3, [r7, #8]
 8025b3a:	1c5a      	adds	r2, r3, #1
 8025b3c:	60ba      	str	r2, [r7, #8]
 8025b3e:	781b      	ldrb	r3, [r3, #0]
 8025b40:	4618      	mov	r0, r3
 8025b42:	f7ff ffc9 	bl	8025ad8 <ITM_SendChar>
    for(DataIdx = 0; DataIdx < len; DataIdx++)
 8025b46:	697b      	ldr	r3, [r7, #20]
 8025b48:	3301      	adds	r3, #1
 8025b4a:	617b      	str	r3, [r7, #20]
 8025b4c:	697a      	ldr	r2, [r7, #20]
 8025b4e:	687b      	ldr	r3, [r7, #4]
 8025b50:	429a      	cmp	r2, r3
 8025b52:	dbf1      	blt.n	8025b38 <_write+0x12>
    }

    return len;
 8025b54:	687b      	ldr	r3, [r7, #4]
 8025b56:	4618      	mov	r0, r3
 8025b58:	3718      	adds	r7, #24
 8025b5a:	46bd      	mov	sp, r7
 8025b5c:	bd80      	pop	{r7, pc}

08025b5e <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8025b5e:	b580      	push	{r7, lr}
 8025b60:	b086      	sub	sp, #24
 8025b62:	af00      	add	r7, sp, #0
 8025b64:	60f8      	str	r0, [r7, #12]
 8025b66:	60b9      	str	r1, [r7, #8]
 8025b68:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8025b6a:	2300      	movs	r3, #0
 8025b6c:	617b      	str	r3, [r7, #20]
 8025b6e:	e00a      	b.n	8025b86 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8025b70:	f3af 8000 	nop.w
 8025b74:	4601      	mov	r1, r0
 8025b76:	68bb      	ldr	r3, [r7, #8]
 8025b78:	1c5a      	adds	r2, r3, #1
 8025b7a:	60ba      	str	r2, [r7, #8]
 8025b7c:	b2ca      	uxtb	r2, r1
 8025b7e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8025b80:	697b      	ldr	r3, [r7, #20]
 8025b82:	3301      	adds	r3, #1
 8025b84:	617b      	str	r3, [r7, #20]
 8025b86:	697a      	ldr	r2, [r7, #20]
 8025b88:	687b      	ldr	r3, [r7, #4]
 8025b8a:	429a      	cmp	r2, r3
 8025b8c:	dbf0      	blt.n	8025b70 <_read+0x12>
	}

return len;
 8025b8e:	687b      	ldr	r3, [r7, #4]
}
 8025b90:	4618      	mov	r0, r3
 8025b92:	3718      	adds	r7, #24
 8025b94:	46bd      	mov	sp, r7
 8025b96:	bd80      	pop	{r7, pc}

08025b98 <_close>:
	}
	return len;
}

int _close(int file)
{
 8025b98:	b480      	push	{r7}
 8025b9a:	b083      	sub	sp, #12
 8025b9c:	af00      	add	r7, sp, #0
 8025b9e:	6078      	str	r0, [r7, #4]
	return -1;
 8025ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8025ba4:	4618      	mov	r0, r3
 8025ba6:	370c      	adds	r7, #12
 8025ba8:	46bd      	mov	sp, r7
 8025baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025bae:	4770      	bx	lr

08025bb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8025bb0:	b480      	push	{r7}
 8025bb2:	b083      	sub	sp, #12
 8025bb4:	af00      	add	r7, sp, #0
 8025bb6:	6078      	str	r0, [r7, #4]
 8025bb8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8025bba:	683b      	ldr	r3, [r7, #0]
 8025bbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8025bc0:	605a      	str	r2, [r3, #4]
	return 0;
 8025bc2:	2300      	movs	r3, #0
}
 8025bc4:	4618      	mov	r0, r3
 8025bc6:	370c      	adds	r7, #12
 8025bc8:	46bd      	mov	sp, r7
 8025bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025bce:	4770      	bx	lr

08025bd0 <_isatty>:

int _isatty(int file)
{
 8025bd0:	b480      	push	{r7}
 8025bd2:	b083      	sub	sp, #12
 8025bd4:	af00      	add	r7, sp, #0
 8025bd6:	6078      	str	r0, [r7, #4]
	return 1;
 8025bd8:	2301      	movs	r3, #1
}
 8025bda:	4618      	mov	r0, r3
 8025bdc:	370c      	adds	r7, #12
 8025bde:	46bd      	mov	sp, r7
 8025be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025be4:	4770      	bx	lr

08025be6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8025be6:	b480      	push	{r7}
 8025be8:	b085      	sub	sp, #20
 8025bea:	af00      	add	r7, sp, #0
 8025bec:	60f8      	str	r0, [r7, #12]
 8025bee:	60b9      	str	r1, [r7, #8]
 8025bf0:	607a      	str	r2, [r7, #4]
	return 0;
 8025bf2:	2300      	movs	r3, #0
}
 8025bf4:	4618      	mov	r0, r3
 8025bf6:	3714      	adds	r7, #20
 8025bf8:	46bd      	mov	sp, r7
 8025bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025bfe:	4770      	bx	lr

08025c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8025c00:	b580      	push	{r7, lr}
 8025c02:	b086      	sub	sp, #24
 8025c04:	af00      	add	r7, sp, #0
 8025c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8025c08:	4a14      	ldr	r2, [pc, #80]	; (8025c5c <_sbrk+0x5c>)
 8025c0a:	4b15      	ldr	r3, [pc, #84]	; (8025c60 <_sbrk+0x60>)
 8025c0c:	1ad3      	subs	r3, r2, r3
 8025c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8025c10:	697b      	ldr	r3, [r7, #20]
 8025c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8025c14:	4b13      	ldr	r3, [pc, #76]	; (8025c64 <_sbrk+0x64>)
 8025c16:	681b      	ldr	r3, [r3, #0]
 8025c18:	2b00      	cmp	r3, #0
 8025c1a:	d102      	bne.n	8025c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8025c1c:	4b11      	ldr	r3, [pc, #68]	; (8025c64 <_sbrk+0x64>)
 8025c1e:	4a12      	ldr	r2, [pc, #72]	; (8025c68 <_sbrk+0x68>)
 8025c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8025c22:	4b10      	ldr	r3, [pc, #64]	; (8025c64 <_sbrk+0x64>)
 8025c24:	681a      	ldr	r2, [r3, #0]
 8025c26:	687b      	ldr	r3, [r7, #4]
 8025c28:	4413      	add	r3, r2
 8025c2a:	693a      	ldr	r2, [r7, #16]
 8025c2c:	429a      	cmp	r2, r3
 8025c2e:	d207      	bcs.n	8025c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8025c30:	f004 fb18 	bl	802a264 <__errno>
 8025c34:	4602      	mov	r2, r0
 8025c36:	230c      	movs	r3, #12
 8025c38:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8025c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8025c3e:	e009      	b.n	8025c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8025c40:	4b08      	ldr	r3, [pc, #32]	; (8025c64 <_sbrk+0x64>)
 8025c42:	681b      	ldr	r3, [r3, #0]
 8025c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8025c46:	4b07      	ldr	r3, [pc, #28]	; (8025c64 <_sbrk+0x64>)
 8025c48:	681a      	ldr	r2, [r3, #0]
 8025c4a:	687b      	ldr	r3, [r7, #4]
 8025c4c:	4413      	add	r3, r2
 8025c4e:	4a05      	ldr	r2, [pc, #20]	; (8025c64 <_sbrk+0x64>)
 8025c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8025c52:	68fb      	ldr	r3, [r7, #12]
}
 8025c54:	4618      	mov	r0, r3
 8025c56:	3718      	adds	r7, #24
 8025c58:	46bd      	mov	sp, r7
 8025c5a:	bd80      	pop	{r7, pc}
 8025c5c:	20020000 	.word	0x20020000
 8025c60:	00000400 	.word	0x00000400
 8025c64:	2000048c 	.word	0x2000048c
 8025c68:	20011548 	.word	0x20011548

08025c6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8025c6c:	b480      	push	{r7}
 8025c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8025c70:	4b08      	ldr	r3, [pc, #32]	; (8025c94 <SystemInit+0x28>)
 8025c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8025c76:	4a07      	ldr	r2, [pc, #28]	; (8025c94 <SystemInit+0x28>)
 8025c78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8025c7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8025c80:	4b04      	ldr	r3, [pc, #16]	; (8025c94 <SystemInit+0x28>)
 8025c82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8025c86:	609a      	str	r2, [r3, #8]
#endif
}
 8025c88:	bf00      	nop
 8025c8a:	46bd      	mov	sp, r7
 8025c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025c90:	4770      	bx	lr
 8025c92:	bf00      	nop
 8025c94:	e000ed00 	.word	0xe000ed00

08025c98 <_ZN15VelocityControlC1EP7Encoder>:
#include "velocity_control.hpp"
#include "declare_extern.h"

VelocityControl::VelocityControl(Encoder *encoder) : integral_error_(0)
 8025c98:	b480      	push	{r7}
 8025c9a:	b083      	sub	sp, #12
 8025c9c:	af00      	add	r7, sp, #0
 8025c9e:	6078      	str	r0, [r7, #4]
 8025ca0:	6039      	str	r1, [r7, #0]
 8025ca2:	687b      	ldr	r3, [r7, #4]
 8025ca4:	f04f 0200 	mov.w	r2, #0
 8025ca8:	601a      	str	r2, [r3, #0]
{
    encoder_ = encoder;
 8025caa:	687b      	ldr	r3, [r7, #4]
 8025cac:	683a      	ldr	r2, [r7, #0]
 8025cae:	605a      	str	r2, [r3, #4]
}
 8025cb0:	687b      	ldr	r3, [r7, #4]
 8025cb2:	4618      	mov	r0, r3
 8025cb4:	370c      	adds	r7, #12
 8025cb6:	46bd      	mov	sp, r7
 8025cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025cbc:	4770      	bx	lr

08025cbe <_ZN15VelocityControl16DeterminePidGainEf>:

float VelocityControl::DeterminePidGain(float target_velocity)
{
 8025cbe:	b580      	push	{r7, lr}
 8025cc0:	b086      	sub	sp, #24
 8025cc2:	af00      	add	r7, sp, #0
 8025cc4:	6078      	str	r0, [r7, #4]
 8025cc6:	ed87 0a00 	vstr	s0, [r7]
    float p_gain = 0, i_gain = 0, d_gain = 0;
 8025cca:	f04f 0300 	mov.w	r3, #0
 8025cce:	617b      	str	r3, [r7, #20]
 8025cd0:	f04f 0300 	mov.w	r3, #0
 8025cd4:	613b      	str	r3, [r7, #16]
 8025cd6:	f04f 0300 	mov.w	r3, #0
 8025cda:	60fb      	str	r3, [r7, #12]

    if(target_velocity < MAX_VELOCITY)
 8025cdc:	edd7 7a00 	vldr	s15, [r7]
 8025ce0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8025ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8025ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8025cec:	d509      	bpl.n	8025d02 <_ZN15VelocityControl16DeterminePidGainEf+0x44>
    {
        p_gain = VELOCITY_P_GAIN;
 8025cee:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8025cf2:	617b      	str	r3, [r7, #20]
        i_gain = VELOCITY_I_GAIN;
 8025cf4:	f04f 0300 	mov.w	r3, #0
 8025cf8:	613b      	str	r3, [r7, #16]
        d_gain = VELOCITY_D_GAIN;
 8025cfa:	f04f 0300 	mov.w	r3, #0
 8025cfe:	60fb      	str	r3, [r7, #12]
 8025d00:	e008      	b.n	8025d14 <_ZN15VelocityControl16DeterminePidGainEf+0x56>
    }
    else // Error handler
    {
        p_gain = 0;
 8025d02:	f04f 0300 	mov.w	r3, #0
 8025d06:	617b      	str	r3, [r7, #20]
        i_gain = 0;
 8025d08:	f04f 0300 	mov.w	r3, #0
 8025d0c:	613b      	str	r3, [r7, #16]
        d_gain = 0;
 8025d0e:	f04f 0300 	mov.w	r3, #0
 8025d12:	60fb      	str	r3, [r7, #12]
    }

    return PidControl(target_velocity, p_gain, i_gain, d_gain);
 8025d14:	edd7 1a03 	vldr	s3, [r7, #12]
 8025d18:	ed97 1a04 	vldr	s2, [r7, #16]
 8025d1c:	edd7 0a05 	vldr	s1, [r7, #20]
 8025d20:	ed97 0a00 	vldr	s0, [r7]
 8025d24:	6878      	ldr	r0, [r7, #4]
 8025d26:	f000 f807 	bl	8025d38 <_ZN15VelocityControl10PidControlEffff>
 8025d2a:	eef0 7a40 	vmov.f32	s15, s0
}
 8025d2e:	eeb0 0a67 	vmov.f32	s0, s15
 8025d32:	3718      	adds	r7, #24
 8025d34:	46bd      	mov	sp, r7
 8025d36:	bd80      	pop	{r7, pc}

08025d38 <_ZN15VelocityControl10PidControlEffff>:

float VelocityControl::PidControl(float target, float p_gain, float i_gain, float d_gain)
{
 8025d38:	b5b0      	push	{r4, r5, r7, lr}
 8025d3a:	b08e      	sub	sp, #56	; 0x38
 8025d3c:	af00      	add	r7, sp, #0
 8025d3e:	6178      	str	r0, [r7, #20]
 8025d40:	ed87 0a04 	vstr	s0, [r7, #16]
 8025d44:	edc7 0a03 	vstr	s1, [r7, #12]
 8025d48:	ed87 1a02 	vstr	s2, [r7, #8]
 8025d4c:	edc7 1a01 	vstr	s3, [r7, #4]
    float current = encoder_->GetDistance() / TIM6_PERIOD; // [mm/ms]
 8025d50:	697b      	ldr	r3, [r7, #20]
 8025d52:	685b      	ldr	r3, [r3, #4]
 8025d54:	4618      	mov	r0, r3
 8025d56:	f7fb f90d 	bl	8020f74 <_ZN7Encoder11GetDistanceEv>
 8025d5a:	eef0 6a40 	vmov.f32	s13, s0
 8025d5e:	eeb7 7a04 	vmov.f32	s14, #116	; 0x3fa00000  1.250
 8025d62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8025d66:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    static float pre_filter = 0.0;
    float filter = pre_filter * (1.0 - VELOCITY_LPF_RATIO) + (current * VELOCITY_LPF_RATIO);
 8025d6a:	4b71      	ldr	r3, [pc, #452]	; (8025f30 <_ZN15VelocityControl10PidControlEffff+0x1f8>)
 8025d6c:	681b      	ldr	r3, [r3, #0]
 8025d6e:	4618      	mov	r0, r3
 8025d70:	f7fa fb22 	bl	80203b8 <__aeabi_f2d>
 8025d74:	a368      	add	r3, pc, #416	; (adr r3, 8025f18 <_ZN15VelocityControl10PidControlEffff+0x1e0>)
 8025d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025d7a:	f7fa fb75 	bl	8020468 <__aeabi_dmul>
 8025d7e:	4603      	mov	r3, r0
 8025d80:	460c      	mov	r4, r1
 8025d82:	4625      	mov	r5, r4
 8025d84:	461c      	mov	r4, r3
 8025d86:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8025d88:	f7fa fb16 	bl	80203b8 <__aeabi_f2d>
 8025d8c:	a364      	add	r3, pc, #400	; (adr r3, 8025f20 <_ZN15VelocityControl10PidControlEffff+0x1e8>)
 8025d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025d92:	f7fa fb69 	bl	8020468 <__aeabi_dmul>
 8025d96:	4602      	mov	r2, r0
 8025d98:	460b      	mov	r3, r1
 8025d9a:	4620      	mov	r0, r4
 8025d9c:	4629      	mov	r1, r5
 8025d9e:	f7fa f9ad 	bl	80200fc <__adddf3>
 8025da2:	4603      	mov	r3, r0
 8025da4:	460c      	mov	r4, r1
 8025da6:	4618      	mov	r0, r3
 8025da8:	4621      	mov	r1, r4
 8025daa:	f7fa fe35 	bl	8020a18 <__aeabi_d2f>
 8025dae:	4603      	mov	r3, r0
 8025db0:	633b      	str	r3, [r7, #48]	; 0x30
    pre_filter = filter;
 8025db2:	4a5f      	ldr	r2, [pc, #380]	; (8025f30 <_ZN15VelocityControl10PidControlEffff+0x1f8>)
 8025db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025db6:	6013      	str	r3, [r2, #0]

    float error = target - filter;
 8025db8:	ed97 7a04 	vldr	s14, [r7, #16]
 8025dbc:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8025dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8025dc4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    static float pre_error = error;
 8025dc8:	4b5a      	ldr	r3, [pc, #360]	; (8025f34 <_ZN15VelocityControl10PidControlEffff+0x1fc>)
 8025dca:	781b      	ldrb	r3, [r3, #0]
 8025dcc:	f3bf 8f5b 	dmb	ish
 8025dd0:	b2db      	uxtb	r3, r3
 8025dd2:	f003 0301 	and.w	r3, r3, #1
 8025dd6:	2b00      	cmp	r3, #0
 8025dd8:	bf0c      	ite	eq
 8025dda:	2301      	moveq	r3, #1
 8025ddc:	2300      	movne	r3, #0
 8025dde:	b2db      	uxtb	r3, r3
 8025de0:	2b00      	cmp	r3, #0
 8025de2:	d010      	beq.n	8025e06 <_ZN15VelocityControl10PidControlEffff+0xce>
 8025de4:	4853      	ldr	r0, [pc, #332]	; (8025f34 <_ZN15VelocityControl10PidControlEffff+0x1fc>)
 8025de6:	f004 fa2d 	bl	802a244 <__cxa_guard_acquire>
 8025dea:	4603      	mov	r3, r0
 8025dec:	2b00      	cmp	r3, #0
 8025dee:	bf14      	ite	ne
 8025df0:	2301      	movne	r3, #1
 8025df2:	2300      	moveq	r3, #0
 8025df4:	b2db      	uxtb	r3, r3
 8025df6:	2b00      	cmp	r3, #0
 8025df8:	d005      	beq.n	8025e06 <_ZN15VelocityControl10PidControlEffff+0xce>
 8025dfa:	4a4f      	ldr	r2, [pc, #316]	; (8025f38 <_ZN15VelocityControl10PidControlEffff+0x200>)
 8025dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8025dfe:	6013      	str	r3, [r2, #0]
 8025e00:	484c      	ldr	r0, [pc, #304]	; (8025f34 <_ZN15VelocityControl10PidControlEffff+0x1fc>)
 8025e02:	f004 fa2b 	bl	802a25c <__cxa_guard_release>

    float differential_error = (error - pre_error) / TIM6_PERIOD_S;
 8025e06:	4b4c      	ldr	r3, [pc, #304]	; (8025f38 <_ZN15VelocityControl10PidControlEffff+0x200>)
 8025e08:	edd3 7a00 	vldr	s15, [r3]
 8025e0c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8025e10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8025e14:	ee17 0a90 	vmov	r0, s15
 8025e18:	f7fa face 	bl	80203b8 <__aeabi_f2d>
 8025e1c:	a342      	add	r3, pc, #264	; (adr r3, 8025f28 <_ZN15VelocityControl10PidControlEffff+0x1f0>)
 8025e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025e22:	f7fa fc4b 	bl	80206bc <__aeabi_ddiv>
 8025e26:	4603      	mov	r3, r0
 8025e28:	460c      	mov	r4, r1
 8025e2a:	4618      	mov	r0, r3
 8025e2c:	4621      	mov	r1, r4
 8025e2e:	f7fa fdf3 	bl	8020a18 <__aeabi_d2f>
 8025e32:	4603      	mov	r3, r0
 8025e34:	62bb      	str	r3, [r7, #40]	; 0x28
    float integral_error = (error + pre_error) / 2.0 * TIM6_PERIOD_S;
 8025e36:	4b40      	ldr	r3, [pc, #256]	; (8025f38 <_ZN15VelocityControl10PidControlEffff+0x200>)
 8025e38:	ed93 7a00 	vldr	s14, [r3]
 8025e3c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8025e40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8025e44:	ee17 0a90 	vmov	r0, s15
 8025e48:	f7fa fab6 	bl	80203b8 <__aeabi_f2d>
 8025e4c:	f04f 0200 	mov.w	r2, #0
 8025e50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8025e54:	f7fa fc32 	bl	80206bc <__aeabi_ddiv>
 8025e58:	4603      	mov	r3, r0
 8025e5a:	460c      	mov	r4, r1
 8025e5c:	4618      	mov	r0, r3
 8025e5e:	4621      	mov	r1, r4
 8025e60:	a331      	add	r3, pc, #196	; (adr r3, 8025f28 <_ZN15VelocityControl10PidControlEffff+0x1f0>)
 8025e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025e66:	f7fa faff 	bl	8020468 <__aeabi_dmul>
 8025e6a:	4603      	mov	r3, r0
 8025e6c:	460c      	mov	r4, r1
 8025e6e:	4618      	mov	r0, r3
 8025e70:	4621      	mov	r1, r4
 8025e72:	f7fa fdd1 	bl	8020a18 <__aeabi_d2f>
 8025e76:	4603      	mov	r3, r0
 8025e78:	627b      	str	r3, [r7, #36]	; 0x24
    SetIntegralError(integral_error);
 8025e7a:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8025e7e:	6978      	ldr	r0, [r7, #20]
 8025e80:	f000 f870 	bl	8025f64 <_ZN15VelocityControl16SetIntegralErrorEf>
    pre_error = error;
 8025e84:	4a2c      	ldr	r2, [pc, #176]	; (8025f38 <_ZN15VelocityControl10PidControlEffff+0x200>)
 8025e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8025e88:	6013      	str	r3, [r2, #0]

    float p = p_gain * error;
 8025e8a:	ed97 7a03 	vldr	s14, [r7, #12]
 8025e8e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8025e92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8025e96:	edc7 7a08 	vstr	s15, [r7, #32]
    float d = d_gain * differential_error;
 8025e9a:	ed97 7a01 	vldr	s14, [r7, #4]
 8025e9e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8025ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8025ea6:	edc7 7a07 	vstr	s15, [r7, #28]
    float i = i_gain * integral_error_;
 8025eaa:	697b      	ldr	r3, [r7, #20]
 8025eac:	edd3 7a00 	vldr	s15, [r3]
 8025eb0:	ed97 7a02 	vldr	s14, [r7, #8]
 8025eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8025eb8:	edc7 7a06 	vstr	s15, [r7, #24]

#ifdef DEBUG_MODE
    g_target_velocity  = target;
 8025ebc:	4a1f      	ldr	r2, [pc, #124]	; (8025f3c <_ZN15VelocityControl10PidControlEffff+0x204>)
 8025ebe:	693b      	ldr	r3, [r7, #16]
 8025ec0:	6013      	str	r3, [r2, #0]
    g_current_velocity = current;
 8025ec2:	4a1f      	ldr	r2, [pc, #124]	; (8025f40 <_ZN15VelocityControl10PidControlEffff+0x208>)
 8025ec4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8025ec6:	6013      	str	r3, [r2, #0]
    g_filter_velocity  = filter;
 8025ec8:	4a1e      	ldr	r2, [pc, #120]	; (8025f44 <_ZN15VelocityControl10PidControlEffff+0x20c>)
 8025eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8025ecc:	6013      	str	r3, [r2, #0]
    g_velocity_error   = error;
 8025ece:	4a1e      	ldr	r2, [pc, #120]	; (8025f48 <_ZN15VelocityControl10PidControlEffff+0x210>)
 8025ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8025ed2:	6013      	str	r3, [r2, #0]
    g_velocity_p = p;       g_velocity_d = d;       g_velocity_i = i;
 8025ed4:	4a1d      	ldr	r2, [pc, #116]	; (8025f4c <_ZN15VelocityControl10PidControlEffff+0x214>)
 8025ed6:	6a3b      	ldr	r3, [r7, #32]
 8025ed8:	6013      	str	r3, [r2, #0]
 8025eda:	4a1d      	ldr	r2, [pc, #116]	; (8025f50 <_ZN15VelocityControl10PidControlEffff+0x218>)
 8025edc:	69fb      	ldr	r3, [r7, #28]
 8025ede:	6013      	str	r3, [r2, #0]
 8025ee0:	4a1c      	ldr	r2, [pc, #112]	; (8025f54 <_ZN15VelocityControl10PidControlEffff+0x21c>)
 8025ee2:	69bb      	ldr	r3, [r7, #24]
 8025ee4:	6013      	str	r3, [r2, #0]
    g_velocity_p_gain = p;  g_velocity_d_gain = p;  g_velocity_i_gain = p;
 8025ee6:	4a1c      	ldr	r2, [pc, #112]	; (8025f58 <_ZN15VelocityControl10PidControlEffff+0x220>)
 8025ee8:	6a3b      	ldr	r3, [r7, #32]
 8025eea:	6013      	str	r3, [r2, #0]
 8025eec:	4a1b      	ldr	r2, [pc, #108]	; (8025f5c <_ZN15VelocityControl10PidControlEffff+0x224>)
 8025eee:	6a3b      	ldr	r3, [r7, #32]
 8025ef0:	6013      	str	r3, [r2, #0]
 8025ef2:	4a1b      	ldr	r2, [pc, #108]	; (8025f60 <_ZN15VelocityControl10PidControlEffff+0x228>)
 8025ef4:	6a3b      	ldr	r3, [r7, #32]
 8025ef6:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE

    return p + d + i;
 8025ef8:	ed97 7a08 	vldr	s14, [r7, #32]
 8025efc:	edd7 7a07 	vldr	s15, [r7, #28]
 8025f00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8025f04:	edd7 7a06 	vldr	s15, [r7, #24]
 8025f08:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8025f0c:	eeb0 0a67 	vmov.f32	s0, s15
 8025f10:	3738      	adds	r7, #56	; 0x38
 8025f12:	46bd      	mov	sp, r7
 8025f14:	bdb0      	pop	{r4, r5, r7, pc}
 8025f16:	bf00      	nop
 8025f18:	33333334 	.word	0x33333334
 8025f1c:	3fd33333 	.word	0x3fd33333
 8025f20:	66666666 	.word	0x66666666
 8025f24:	3fe66666 	.word	0x3fe66666
 8025f28:	47ae147b 	.word	0x47ae147b
 8025f2c:	3f547ae1 	.word	0x3f547ae1
 8025f30:	20000490 	.word	0x20000490
 8025f34:	20000498 	.word	0x20000498
 8025f38:	20000494 	.word	0x20000494
 8025f3c:	20000444 	.word	0x20000444
 8025f40:	20000448 	.word	0x20000448
 8025f44:	2000044c 	.word	0x2000044c
 8025f48:	20000450 	.word	0x20000450
 8025f4c:	20000454 	.word	0x20000454
 8025f50:	2000045c 	.word	0x2000045c
 8025f54:	20000458 	.word	0x20000458
 8025f58:	20000460 	.word	0x20000460
 8025f5c:	20000468 	.word	0x20000468
 8025f60:	20000464 	.word	0x20000464

08025f64 <_ZN15VelocityControl16SetIntegralErrorEf>:

void VelocityControl::SetIntegralError(float integral_error)
{
 8025f64:	b480      	push	{r7}
 8025f66:	b083      	sub	sp, #12
 8025f68:	af00      	add	r7, sp, #0
 8025f6a:	6078      	str	r0, [r7, #4]
 8025f6c:	ed87 0a00 	vstr	s0, [r7]
    integral_error_ += integral_error;
 8025f70:	687b      	ldr	r3, [r7, #4]
 8025f72:	ed93 7a00 	vldr	s14, [r3]
 8025f76:	edd7 7a00 	vldr	s15, [r7]
 8025f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8025f7e:	687b      	ldr	r3, [r7, #4]
 8025f80:	edc3 7a00 	vstr	s15, [r3]
}
 8025f84:	bf00      	nop
 8025f86:	370c      	adds	r7, #12
 8025f88:	46bd      	mov	sp, r7
 8025f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025f8e:	4770      	bx	lr

08025f90 <Init>:
    &velocity_control
);
#endif // TEST_MODE

void Init()
{
 8025f90:	b580      	push	{r7, lr}
 8025f92:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.Init();
 8025f94:	4802      	ldr	r0, [pc, #8]	; (8025fa0 <Init+0x10>)
 8025f96:	f7fe f815 	bl	8023fc4 <_ZN3Run4InitEv>
#else // TEST_MODE
    test.Init();
#endif // TEST_MODE
}
 8025f9a:	bf00      	nop
 8025f9c:	bd80      	pop	{r7, pc}
 8025f9e:	bf00      	nop
 8025fa0:	20011104 	.word	0x20011104

08025fa4 <InterruptTim7>:

void InterruptTim7()
{
 8025fa4:	b580      	push	{r7, lr}
 8025fa6:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.Timer7();
 8025fa8:	4804      	ldr	r0, [pc, #16]	; (8025fbc <InterruptTim7+0x18>)
 8025faa:	f7fe f895 	bl	80240d8 <_ZN3Run6Timer7Ev>
#else // TEST_MODE
    test.Timer7();
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim7++;
 8025fae:	4b04      	ldr	r3, [pc, #16]	; (8025fc0 <InterruptTim7+0x1c>)
 8025fb0:	681b      	ldr	r3, [r3, #0]
 8025fb2:	3301      	adds	r3, #1
 8025fb4:	4a02      	ldr	r2, [pc, #8]	; (8025fc0 <InterruptTim7+0x1c>)
 8025fb6:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
}
 8025fb8:	bf00      	nop
 8025fba:	bd80      	pop	{r7, pc}
 8025fbc:	20011104 	.word	0x20011104
 8025fc0:	2000046c 	.word	0x2000046c

08025fc4 <InterruptTim6>:

void InterruptTim6()
{
 8025fc4:	b580      	push	{r7, lr}
 8025fc6:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.RunMode();
 8025fc8:	4804      	ldr	r0, [pc, #16]	; (8025fdc <InterruptTim6+0x18>)
 8025fca:	f7fe fa87 	bl	80244dc <_ZN3Run7RunModeEv>
#else // TEST_MODE
    test.Timer6();
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim6++;
 8025fce:	4b04      	ldr	r3, [pc, #16]	; (8025fe0 <InterruptTim6+0x1c>)
 8025fd0:	681b      	ldr	r3, [r3, #0]
 8025fd2:	3301      	adds	r3, #1
 8025fd4:	4a02      	ldr	r2, [pc, #8]	; (8025fe0 <InterruptTim6+0x1c>)
 8025fd6:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
}
 8025fd8:	bf00      	nop
 8025fda:	bd80      	pop	{r7, pc}
 8025fdc:	20011104 	.word	0x20011104
 8025fe0:	20000470 	.word	0x20000470

08025fe4 <InterruptTim2>:

void InterruptTim2()
{
 8025fe4:	b580      	push	{r7, lr}
 8025fe6:	af00      	add	r7, sp, #0
#ifndef TEST_MODE
    run.Timer2();
 8025fe8:	4804      	ldr	r0, [pc, #16]	; (8025ffc <InterruptTim2+0x18>)
 8025fea:	f7fe f883 	bl	80240f4 <_ZN3Run6Timer2Ev>
#endif // TEST_MODE

#ifdef DEBUG_MODE
    g_tim2++;
 8025fee:	4b04      	ldr	r3, [pc, #16]	; (8026000 <InterruptTim2+0x1c>)
 8025ff0:	681b      	ldr	r3, [r3, #0]
 8025ff2:	3301      	adds	r3, #1
 8025ff4:	4a02      	ldr	r2, [pc, #8]	; (8026000 <InterruptTim2+0x1c>)
 8025ff6:	6013      	str	r3, [r2, #0]
#endif // DEBUG_MODE
 8025ff8:	bf00      	nop
 8025ffa:	bd80      	pop	{r7, pc}
 8025ffc:	20011104 	.word	0x20011104
 8026000:	20000474 	.word	0x20000474

08026004 <_Z41__static_initialization_and_destruction_0ii>:
 8026004:	b580      	push	{r7, lr}
 8026006:	b08c      	sub	sp, #48	; 0x30
 8026008:	af0a      	add	r7, sp, #40	; 0x28
 802600a:	6078      	str	r0, [r7, #4]
 802600c:	6039      	str	r1, [r7, #0]
 802600e:	687b      	ldr	r3, [r7, #4]
 8026010:	2b01      	cmp	r3, #1
 8026012:	d144      	bne.n	802609e <_Z41__static_initialization_and_destruction_0ii+0x9a>
 8026014:	683b      	ldr	r3, [r7, #0]
 8026016:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802601a:	4293      	cmp	r3, r2
 802601c:	d13f      	bne.n	802609e <_Z41__static_initialization_and_destruction_0ii+0x9a>
Encoder encoder;
 802601e:	4822      	ldr	r0, [pc, #136]	; (80260a8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8026020:	f7fa feca 	bl	8020db8 <_ZN7EncoderC1Ev>
Imu imu(&iim_42652);
 8026024:	4921      	ldr	r1, [pc, #132]	; (80260ac <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8026026:	4822      	ldr	r0, [pc, #136]	; (80260b0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8026028:	f7fb fb5e 	bl	80216e8 <_ZN3ImuC1EP8Iim42652>
Led led;
 802602c:	4821      	ldr	r0, [pc, #132]	; (80260b4 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 802602e:	f7fb fc2a 	bl	8021886 <_ZN3LedC1Ev>
LineSensor line_sensor;
 8026032:	4821      	ldr	r0, [pc, #132]	; (80260b8 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8026034:	f7fb fddf 	bl	8021bf6 <_ZN10LineSensorC1Ev>
LineTrace line_trace(&line_sensor);
 8026038:	491f      	ldr	r1, [pc, #124]	; (80260b8 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 802603a:	4820      	ldr	r0, [pc, #128]	; (80260bc <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 802603c:	f7fc f906 	bl	802224c <_ZN9LineTraceC1EP10LineSensor>
Print print(&flash);
 8026040:	491f      	ldr	r1, [pc, #124]	; (80260c0 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8026042:	4820      	ldr	r0, [pc, #128]	; (80260c4 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8026044:	f7fd fe5a 	bl	8023cfc <_ZN5PrintC1EP5Flash>
SideSensor side_sensor;
 8026048:	481f      	ldr	r0, [pc, #124]	; (80260c8 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 802604a:	f7fe fe17 	bl	8024c7c <_ZN10SideSensorC1Ev>
VelocityControl velocity_control(&encoder);
 802604e:	4916      	ldr	r1, [pc, #88]	; (80260a8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8026050:	481e      	ldr	r0, [pc, #120]	; (80260cc <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 8026052:	f7ff fe21 	bl	8025c98 <_ZN15VelocityControlC1EP7Encoder>
Logger logger(&encoder, &flash, &led, &imu, &side_sensor);
 8026056:	4b1c      	ldr	r3, [pc, #112]	; (80260c8 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8026058:	9301      	str	r3, [sp, #4]
 802605a:	4b15      	ldr	r3, [pc, #84]	; (80260b0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 802605c:	9300      	str	r3, [sp, #0]
 802605e:	4b15      	ldr	r3, [pc, #84]	; (80260b4 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8026060:	4a17      	ldr	r2, [pc, #92]	; (80260c0 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8026062:	4911      	ldr	r1, [pc, #68]	; (80260a8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8026064:	481a      	ldr	r0, [pc, #104]	; (80260d0 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8026066:	f7fc fa4b 	bl	8022500 <_ZN6LoggerC1EP7EncoderP5FlashP3LedP3ImuP10SideSensor>
);
 802606a:	4b18      	ldr	r3, [pc, #96]	; (80260cc <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 802606c:	9309      	str	r3, [sp, #36]	; 0x24
 802606e:	4b16      	ldr	r3, [pc, #88]	; (80260c8 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8026070:	9308      	str	r3, [sp, #32]
 8026072:	4b18      	ldr	r3, [pc, #96]	; (80260d4 <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 8026074:	9307      	str	r3, [sp, #28]
 8026076:	4b13      	ldr	r3, [pc, #76]	; (80260c4 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8026078:	9306      	str	r3, [sp, #24]
 802607a:	4b17      	ldr	r3, [pc, #92]	; (80260d8 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 802607c:	9305      	str	r3, [sp, #20]
 802607e:	4b14      	ldr	r3, [pc, #80]	; (80260d0 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8026080:	9304      	str	r3, [sp, #16]
 8026082:	4b0e      	ldr	r3, [pc, #56]	; (80260bc <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8026084:	9303      	str	r3, [sp, #12]
 8026086:	4b0c      	ldr	r3, [pc, #48]	; (80260b8 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8026088:	9302      	str	r3, [sp, #8]
 802608a:	4b0a      	ldr	r3, [pc, #40]	; (80260b4 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 802608c:	9301      	str	r3, [sp, #4]
 802608e:	4b08      	ldr	r3, [pc, #32]	; (80260b0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8026090:	9300      	str	r3, [sp, #0]
 8026092:	4b06      	ldr	r3, [pc, #24]	; (80260ac <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8026094:	4a0a      	ldr	r2, [pc, #40]	; (80260c0 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8026096:	4904      	ldr	r1, [pc, #16]	; (80260a8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8026098:	4810      	ldr	r0, [pc, #64]	; (80260dc <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 802609a:	f7fd ff49 	bl	8023f30 <_ZN3RunC1EP7EncoderP5FlashP8Iim42652P3ImuP3LedP10LineSensorP9LineTraceP6LoggerP5MotorP5PrintP12RotarySwitchP10SideSensorP15VelocityControl>
 802609e:	bf00      	nop
 80260a0:	3708      	adds	r7, #8
 80260a2:	46bd      	mov	sp, r7
 80260a4:	bd80      	pop	{r7, pc}
 80260a6:	bf00      	nop
 80260a8:	2000049c 	.word	0x2000049c
 80260ac:	200004ac 	.word	0x200004ac
 80260b0:	200004b0 	.word	0x200004b0
 80260b4:	200004c0 	.word	0x200004c0
 80260b8:	200004c4 	.word	0x200004c4
 80260bc:	20000650 	.word	0x20000650
 80260c0:	200004a8 	.word	0x200004a8
 80260c4:	2000065c 	.word	0x2000065c
 80260c8:	200110cc 	.word	0x200110cc
 80260cc:	200110d4 	.word	0x200110d4
 80260d0:	200110dc 	.word	0x200110dc
 80260d4:	200110c8 	.word	0x200110c8
 80260d8:	20000658 	.word	0x20000658
 80260dc:	20011104 	.word	0x20011104

080260e0 <_GLOBAL__sub_I_encoder>:
 80260e0:	b580      	push	{r7, lr}
 80260e2:	af00      	add	r7, sp, #0
 80260e4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80260e8:	2001      	movs	r0, #1
 80260ea:	f7ff ff8b 	bl	8026004 <_Z41__static_initialization_and_destruction_0ii>
 80260ee:	bd80      	pop	{r7, pc}

080260f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80260f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8026128 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80260f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80260f6:	e003      	b.n	8026100 <LoopCopyDataInit>

080260f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80260f8:	4b0c      	ldr	r3, [pc, #48]	; (802612c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80260fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80260fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80260fe:	3104      	adds	r1, #4

08026100 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8026100:	480b      	ldr	r0, [pc, #44]	; (8026130 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8026102:	4b0c      	ldr	r3, [pc, #48]	; (8026134 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8026104:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8026106:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8026108:	d3f6      	bcc.n	80260f8 <CopyDataInit>
  ldr  r2, =_sbss
 802610a:	4a0b      	ldr	r2, [pc, #44]	; (8026138 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 802610c:	e002      	b.n	8026114 <LoopFillZerobss>

0802610e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 802610e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8026110:	f842 3b04 	str.w	r3, [r2], #4

08026114 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8026114:	4b09      	ldr	r3, [pc, #36]	; (802613c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8026116:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8026118:	d3f9      	bcc.n	802610e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 802611a:	f7ff fda7 	bl	8025c6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802611e:	f004 f8a7 	bl	802a270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8026122:	f7fc fe3b 	bl	8022d9c <main>
  bx  lr    
 8026126:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8026128:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 802612c:	0802cdb4 	.word	0x0802cdb4
  ldr  r0, =_sdata
 8026130:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8026134:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8026138:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 802613c:	20011548 	.word	0x20011548

08026140 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8026140:	e7fe      	b.n	8026140 <ADC_IRQHandler>
	...

08026144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8026144:	b580      	push	{r7, lr}
 8026146:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8026148:	4b0e      	ldr	r3, [pc, #56]	; (8026184 <HAL_Init+0x40>)
 802614a:	681b      	ldr	r3, [r3, #0]
 802614c:	4a0d      	ldr	r2, [pc, #52]	; (8026184 <HAL_Init+0x40>)
 802614e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8026152:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8026154:	4b0b      	ldr	r3, [pc, #44]	; (8026184 <HAL_Init+0x40>)
 8026156:	681b      	ldr	r3, [r3, #0]
 8026158:	4a0a      	ldr	r2, [pc, #40]	; (8026184 <HAL_Init+0x40>)
 802615a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802615e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8026160:	4b08      	ldr	r3, [pc, #32]	; (8026184 <HAL_Init+0x40>)
 8026162:	681b      	ldr	r3, [r3, #0]
 8026164:	4a07      	ldr	r2, [pc, #28]	; (8026184 <HAL_Init+0x40>)
 8026166:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802616a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802616c:	2003      	movs	r0, #3
 802616e:	f000 fd41 	bl	8026bf4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8026172:	2001      	movs	r0, #1
 8026174:	f000 f808 	bl	8026188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8026178:	f7ff f8d2 	bl	8025320 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802617c:	2300      	movs	r3, #0
}
 802617e:	4618      	mov	r0, r3
 8026180:	bd80      	pop	{r7, pc}
 8026182:	bf00      	nop
 8026184:	40023c00 	.word	0x40023c00

08026188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8026188:	b580      	push	{r7, lr}
 802618a:	b082      	sub	sp, #8
 802618c:	af00      	add	r7, sp, #0
 802618e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8026190:	4b12      	ldr	r3, [pc, #72]	; (80261dc <HAL_InitTick+0x54>)
 8026192:	681a      	ldr	r2, [r3, #0]
 8026194:	4b12      	ldr	r3, [pc, #72]	; (80261e0 <HAL_InitTick+0x58>)
 8026196:	781b      	ldrb	r3, [r3, #0]
 8026198:	4619      	mov	r1, r3
 802619a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802619e:	fbb3 f3f1 	udiv	r3, r3, r1
 80261a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80261a6:	4618      	mov	r0, r3
 80261a8:	f000 fd59 	bl	8026c5e <HAL_SYSTICK_Config>
 80261ac:	4603      	mov	r3, r0
 80261ae:	2b00      	cmp	r3, #0
 80261b0:	d001      	beq.n	80261b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80261b2:	2301      	movs	r3, #1
 80261b4:	e00e      	b.n	80261d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80261b6:	687b      	ldr	r3, [r7, #4]
 80261b8:	2b0f      	cmp	r3, #15
 80261ba:	d80a      	bhi.n	80261d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80261bc:	2200      	movs	r2, #0
 80261be:	6879      	ldr	r1, [r7, #4]
 80261c0:	f04f 30ff 	mov.w	r0, #4294967295
 80261c4:	f000 fd21 	bl	8026c0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80261c8:	4a06      	ldr	r2, [pc, #24]	; (80261e4 <HAL_InitTick+0x5c>)
 80261ca:	687b      	ldr	r3, [r7, #4]
 80261cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80261ce:	2300      	movs	r3, #0
 80261d0:	e000      	b.n	80261d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80261d2:	2301      	movs	r3, #1
}
 80261d4:	4618      	mov	r0, r3
 80261d6:	3708      	adds	r7, #8
 80261d8:	46bd      	mov	sp, r7
 80261da:	bd80      	pop	{r7, pc}
 80261dc:	20000004 	.word	0x20000004
 80261e0:	2000000c 	.word	0x2000000c
 80261e4:	20000008 	.word	0x20000008

080261e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80261e8:	b480      	push	{r7}
 80261ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80261ec:	4b06      	ldr	r3, [pc, #24]	; (8026208 <HAL_IncTick+0x20>)
 80261ee:	781b      	ldrb	r3, [r3, #0]
 80261f0:	461a      	mov	r2, r3
 80261f2:	4b06      	ldr	r3, [pc, #24]	; (802620c <HAL_IncTick+0x24>)
 80261f4:	681b      	ldr	r3, [r3, #0]
 80261f6:	4413      	add	r3, r2
 80261f8:	4a04      	ldr	r2, [pc, #16]	; (802620c <HAL_IncTick+0x24>)
 80261fa:	6013      	str	r3, [r2, #0]
}
 80261fc:	bf00      	nop
 80261fe:	46bd      	mov	sp, r7
 8026200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026204:	4770      	bx	lr
 8026206:	bf00      	nop
 8026208:	2000000c 	.word	0x2000000c
 802620c:	20011520 	.word	0x20011520

08026210 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8026210:	b480      	push	{r7}
 8026212:	af00      	add	r7, sp, #0
  return uwTick;
 8026214:	4b03      	ldr	r3, [pc, #12]	; (8026224 <HAL_GetTick+0x14>)
 8026216:	681b      	ldr	r3, [r3, #0]
}
 8026218:	4618      	mov	r0, r3
 802621a:	46bd      	mov	sp, r7
 802621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026220:	4770      	bx	lr
 8026222:	bf00      	nop
 8026224:	20011520 	.word	0x20011520

08026228 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8026228:	b580      	push	{r7, lr}
 802622a:	b084      	sub	sp, #16
 802622c:	af00      	add	r7, sp, #0
 802622e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8026230:	f7ff ffee 	bl	8026210 <HAL_GetTick>
 8026234:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8026236:	687b      	ldr	r3, [r7, #4]
 8026238:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802623a:	68fb      	ldr	r3, [r7, #12]
 802623c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8026240:	d005      	beq.n	802624e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8026242:	4b09      	ldr	r3, [pc, #36]	; (8026268 <HAL_Delay+0x40>)
 8026244:	781b      	ldrb	r3, [r3, #0]
 8026246:	461a      	mov	r2, r3
 8026248:	68fb      	ldr	r3, [r7, #12]
 802624a:	4413      	add	r3, r2
 802624c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802624e:	bf00      	nop
 8026250:	f7ff ffde 	bl	8026210 <HAL_GetTick>
 8026254:	4602      	mov	r2, r0
 8026256:	68bb      	ldr	r3, [r7, #8]
 8026258:	1ad3      	subs	r3, r2, r3
 802625a:	68fa      	ldr	r2, [r7, #12]
 802625c:	429a      	cmp	r2, r3
 802625e:	d8f7      	bhi.n	8026250 <HAL_Delay+0x28>
  {
  }
}
 8026260:	bf00      	nop
 8026262:	3710      	adds	r7, #16
 8026264:	46bd      	mov	sp, r7
 8026266:	bd80      	pop	{r7, pc}
 8026268:	2000000c 	.word	0x2000000c

0802626c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 802626c:	b580      	push	{r7, lr}
 802626e:	b084      	sub	sp, #16
 8026270:	af00      	add	r7, sp, #0
 8026272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8026274:	2300      	movs	r3, #0
 8026276:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8026278:	687b      	ldr	r3, [r7, #4]
 802627a:	2b00      	cmp	r3, #0
 802627c:	d101      	bne.n	8026282 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 802627e:	2301      	movs	r3, #1
 8026280:	e033      	b.n	80262ea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8026282:	687b      	ldr	r3, [r7, #4]
 8026284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026286:	2b00      	cmp	r3, #0
 8026288:	d109      	bne.n	802629e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 802628a:	6878      	ldr	r0, [r7, #4]
 802628c:	f7ff f870 	bl	8025370 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8026290:	687b      	ldr	r3, [r7, #4]
 8026292:	2200      	movs	r2, #0
 8026294:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8026296:	687b      	ldr	r3, [r7, #4]
 8026298:	2200      	movs	r2, #0
 802629a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 802629e:	687b      	ldr	r3, [r7, #4]
 80262a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80262a2:	f003 0310 	and.w	r3, r3, #16
 80262a6:	2b00      	cmp	r3, #0
 80262a8:	d118      	bne.n	80262dc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80262aa:	687b      	ldr	r3, [r7, #4]
 80262ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80262ae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80262b2:	f023 0302 	bic.w	r3, r3, #2
 80262b6:	f043 0202 	orr.w	r2, r3, #2
 80262ba:	687b      	ldr	r3, [r7, #4]
 80262bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80262be:	6878      	ldr	r0, [r7, #4]
 80262c0:	f000 fa4a 	bl	8026758 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80262c4:	687b      	ldr	r3, [r7, #4]
 80262c6:	2200      	movs	r2, #0
 80262c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80262ca:	687b      	ldr	r3, [r7, #4]
 80262cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80262ce:	f023 0303 	bic.w	r3, r3, #3
 80262d2:	f043 0201 	orr.w	r2, r3, #1
 80262d6:	687b      	ldr	r3, [r7, #4]
 80262d8:	641a      	str	r2, [r3, #64]	; 0x40
 80262da:	e001      	b.n	80262e0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80262dc:	2301      	movs	r3, #1
 80262de:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80262e0:	687b      	ldr	r3, [r7, #4]
 80262e2:	2200      	movs	r2, #0
 80262e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80262e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80262ea:	4618      	mov	r0, r3
 80262ec:	3710      	adds	r7, #16
 80262ee:	46bd      	mov	sp, r7
 80262f0:	bd80      	pop	{r7, pc}
	...

080262f4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80262f4:	b580      	push	{r7, lr}
 80262f6:	b086      	sub	sp, #24
 80262f8:	af00      	add	r7, sp, #0
 80262fa:	60f8      	str	r0, [r7, #12]
 80262fc:	60b9      	str	r1, [r7, #8]
 80262fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8026300:	2300      	movs	r3, #0
 8026302:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8026304:	68fb      	ldr	r3, [r7, #12]
 8026306:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802630a:	2b01      	cmp	r3, #1
 802630c:	d101      	bne.n	8026312 <HAL_ADC_Start_DMA+0x1e>
 802630e:	2302      	movs	r3, #2
 8026310:	e0cc      	b.n	80264ac <HAL_ADC_Start_DMA+0x1b8>
 8026312:	68fb      	ldr	r3, [r7, #12]
 8026314:	2201      	movs	r2, #1
 8026316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 802631a:	68fb      	ldr	r3, [r7, #12]
 802631c:	681b      	ldr	r3, [r3, #0]
 802631e:	689b      	ldr	r3, [r3, #8]
 8026320:	f003 0301 	and.w	r3, r3, #1
 8026324:	2b01      	cmp	r3, #1
 8026326:	d018      	beq.n	802635a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8026328:	68fb      	ldr	r3, [r7, #12]
 802632a:	681b      	ldr	r3, [r3, #0]
 802632c:	689a      	ldr	r2, [r3, #8]
 802632e:	68fb      	ldr	r3, [r7, #12]
 8026330:	681b      	ldr	r3, [r3, #0]
 8026332:	f042 0201 	orr.w	r2, r2, #1
 8026336:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8026338:	4b5e      	ldr	r3, [pc, #376]	; (80264b4 <HAL_ADC_Start_DMA+0x1c0>)
 802633a:	681b      	ldr	r3, [r3, #0]
 802633c:	4a5e      	ldr	r2, [pc, #376]	; (80264b8 <HAL_ADC_Start_DMA+0x1c4>)
 802633e:	fba2 2303 	umull	r2, r3, r2, r3
 8026342:	0c9a      	lsrs	r2, r3, #18
 8026344:	4613      	mov	r3, r2
 8026346:	005b      	lsls	r3, r3, #1
 8026348:	4413      	add	r3, r2
 802634a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 802634c:	e002      	b.n	8026354 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 802634e:	693b      	ldr	r3, [r7, #16]
 8026350:	3b01      	subs	r3, #1
 8026352:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8026354:	693b      	ldr	r3, [r7, #16]
 8026356:	2b00      	cmp	r3, #0
 8026358:	d1f9      	bne.n	802634e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 802635a:	68fb      	ldr	r3, [r7, #12]
 802635c:	681b      	ldr	r3, [r3, #0]
 802635e:	689b      	ldr	r3, [r3, #8]
 8026360:	f003 0301 	and.w	r3, r3, #1
 8026364:	2b01      	cmp	r3, #1
 8026366:	f040 80a0 	bne.w	80264aa <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 802636a:	68fb      	ldr	r3, [r7, #12]
 802636c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802636e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8026372:	f023 0301 	bic.w	r3, r3, #1
 8026376:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 802637a:	68fb      	ldr	r3, [r7, #12]
 802637c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 802637e:	68fb      	ldr	r3, [r7, #12]
 8026380:	681b      	ldr	r3, [r3, #0]
 8026382:	685b      	ldr	r3, [r3, #4]
 8026384:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8026388:	2b00      	cmp	r3, #0
 802638a:	d007      	beq.n	802639c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 802638c:	68fb      	ldr	r3, [r7, #12]
 802638e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026390:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8026394:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8026398:	68fb      	ldr	r3, [r7, #12]
 802639a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 802639c:	68fb      	ldr	r3, [r7, #12]
 802639e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80263a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80263a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80263a8:	d106      	bne.n	80263b8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80263aa:	68fb      	ldr	r3, [r7, #12]
 80263ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80263ae:	f023 0206 	bic.w	r2, r3, #6
 80263b2:	68fb      	ldr	r3, [r7, #12]
 80263b4:	645a      	str	r2, [r3, #68]	; 0x44
 80263b6:	e002      	b.n	80263be <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80263b8:	68fb      	ldr	r3, [r7, #12]
 80263ba:	2200      	movs	r2, #0
 80263bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80263be:	68fb      	ldr	r3, [r7, #12]
 80263c0:	2200      	movs	r2, #0
 80263c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80263c6:	4b3d      	ldr	r3, [pc, #244]	; (80264bc <HAL_ADC_Start_DMA+0x1c8>)
 80263c8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80263ca:	68fb      	ldr	r3, [r7, #12]
 80263cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80263ce:	4a3c      	ldr	r2, [pc, #240]	; (80264c0 <HAL_ADC_Start_DMA+0x1cc>)
 80263d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80263d2:	68fb      	ldr	r3, [r7, #12]
 80263d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80263d6:	4a3b      	ldr	r2, [pc, #236]	; (80264c4 <HAL_ADC_Start_DMA+0x1d0>)
 80263d8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80263da:	68fb      	ldr	r3, [r7, #12]
 80263dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80263de:	4a3a      	ldr	r2, [pc, #232]	; (80264c8 <HAL_ADC_Start_DMA+0x1d4>)
 80263e0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80263e2:	68fb      	ldr	r3, [r7, #12]
 80263e4:	681b      	ldr	r3, [r3, #0]
 80263e6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80263ea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80263ec:	68fb      	ldr	r3, [r7, #12]
 80263ee:	681b      	ldr	r3, [r3, #0]
 80263f0:	685a      	ldr	r2, [r3, #4]
 80263f2:	68fb      	ldr	r3, [r7, #12]
 80263f4:	681b      	ldr	r3, [r3, #0]
 80263f6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80263fa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80263fc:	68fb      	ldr	r3, [r7, #12]
 80263fe:	681b      	ldr	r3, [r3, #0]
 8026400:	689a      	ldr	r2, [r3, #8]
 8026402:	68fb      	ldr	r3, [r7, #12]
 8026404:	681b      	ldr	r3, [r3, #0]
 8026406:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 802640a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 802640c:	68fb      	ldr	r3, [r7, #12]
 802640e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8026410:	68fb      	ldr	r3, [r7, #12]
 8026412:	681b      	ldr	r3, [r3, #0]
 8026414:	334c      	adds	r3, #76	; 0x4c
 8026416:	4619      	mov	r1, r3
 8026418:	68ba      	ldr	r2, [r7, #8]
 802641a:	687b      	ldr	r3, [r7, #4]
 802641c:	f000 fcda 	bl	8026dd4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8026420:	697b      	ldr	r3, [r7, #20]
 8026422:	685b      	ldr	r3, [r3, #4]
 8026424:	f003 031f 	and.w	r3, r3, #31
 8026428:	2b00      	cmp	r3, #0
 802642a:	d12a      	bne.n	8026482 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 802642c:	68fb      	ldr	r3, [r7, #12]
 802642e:	681b      	ldr	r3, [r3, #0]
 8026430:	4a26      	ldr	r2, [pc, #152]	; (80264cc <HAL_ADC_Start_DMA+0x1d8>)
 8026432:	4293      	cmp	r3, r2
 8026434:	d015      	beq.n	8026462 <HAL_ADC_Start_DMA+0x16e>
 8026436:	68fb      	ldr	r3, [r7, #12]
 8026438:	681b      	ldr	r3, [r3, #0]
 802643a:	4a25      	ldr	r2, [pc, #148]	; (80264d0 <HAL_ADC_Start_DMA+0x1dc>)
 802643c:	4293      	cmp	r3, r2
 802643e:	d105      	bne.n	802644c <HAL_ADC_Start_DMA+0x158>
 8026440:	4b1e      	ldr	r3, [pc, #120]	; (80264bc <HAL_ADC_Start_DMA+0x1c8>)
 8026442:	685b      	ldr	r3, [r3, #4]
 8026444:	f003 031f 	and.w	r3, r3, #31
 8026448:	2b00      	cmp	r3, #0
 802644a:	d00a      	beq.n	8026462 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 802644c:	68fb      	ldr	r3, [r7, #12]
 802644e:	681b      	ldr	r3, [r3, #0]
 8026450:	4a20      	ldr	r2, [pc, #128]	; (80264d4 <HAL_ADC_Start_DMA+0x1e0>)
 8026452:	4293      	cmp	r3, r2
 8026454:	d129      	bne.n	80264aa <HAL_ADC_Start_DMA+0x1b6>
 8026456:	4b19      	ldr	r3, [pc, #100]	; (80264bc <HAL_ADC_Start_DMA+0x1c8>)
 8026458:	685b      	ldr	r3, [r3, #4]
 802645a:	f003 031f 	and.w	r3, r3, #31
 802645e:	2b0f      	cmp	r3, #15
 8026460:	d823      	bhi.n	80264aa <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8026462:	68fb      	ldr	r3, [r7, #12]
 8026464:	681b      	ldr	r3, [r3, #0]
 8026466:	689b      	ldr	r3, [r3, #8]
 8026468:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 802646c:	2b00      	cmp	r3, #0
 802646e:	d11c      	bne.n	80264aa <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8026470:	68fb      	ldr	r3, [r7, #12]
 8026472:	681b      	ldr	r3, [r3, #0]
 8026474:	689a      	ldr	r2, [r3, #8]
 8026476:	68fb      	ldr	r3, [r7, #12]
 8026478:	681b      	ldr	r3, [r3, #0]
 802647a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 802647e:	609a      	str	r2, [r3, #8]
 8026480:	e013      	b.n	80264aa <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8026482:	68fb      	ldr	r3, [r7, #12]
 8026484:	681b      	ldr	r3, [r3, #0]
 8026486:	4a11      	ldr	r2, [pc, #68]	; (80264cc <HAL_ADC_Start_DMA+0x1d8>)
 8026488:	4293      	cmp	r3, r2
 802648a:	d10e      	bne.n	80264aa <HAL_ADC_Start_DMA+0x1b6>
 802648c:	68fb      	ldr	r3, [r7, #12]
 802648e:	681b      	ldr	r3, [r3, #0]
 8026490:	689b      	ldr	r3, [r3, #8]
 8026492:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8026496:	2b00      	cmp	r3, #0
 8026498:	d107      	bne.n	80264aa <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 802649a:	68fb      	ldr	r3, [r7, #12]
 802649c:	681b      	ldr	r3, [r3, #0]
 802649e:	689a      	ldr	r2, [r3, #8]
 80264a0:	68fb      	ldr	r3, [r7, #12]
 80264a2:	681b      	ldr	r3, [r3, #0]
 80264a4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80264a8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80264aa:	2300      	movs	r3, #0
}
 80264ac:	4618      	mov	r0, r3
 80264ae:	3718      	adds	r7, #24
 80264b0:	46bd      	mov	sp, r7
 80264b2:	bd80      	pop	{r7, pc}
 80264b4:	20000004 	.word	0x20000004
 80264b8:	431bde83 	.word	0x431bde83
 80264bc:	40012300 	.word	0x40012300
 80264c0:	08026951 	.word	0x08026951
 80264c4:	08026a0b 	.word	0x08026a0b
 80264c8:	08026a27 	.word	0x08026a27
 80264cc:	40012000 	.word	0x40012000
 80264d0:	40012100 	.word	0x40012100
 80264d4:	40012200 	.word	0x40012200

080264d8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80264d8:	b480      	push	{r7}
 80264da:	b083      	sub	sp, #12
 80264dc:	af00      	add	r7, sp, #0
 80264de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80264e0:	bf00      	nop
 80264e2:	370c      	adds	r7, #12
 80264e4:	46bd      	mov	sp, r7
 80264e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80264ea:	4770      	bx	lr

080264ec <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80264ec:	b480      	push	{r7}
 80264ee:	b083      	sub	sp, #12
 80264f0:	af00      	add	r7, sp, #0
 80264f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80264f4:	bf00      	nop
 80264f6:	370c      	adds	r7, #12
 80264f8:	46bd      	mov	sp, r7
 80264fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80264fe:	4770      	bx	lr

08026500 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8026500:	b480      	push	{r7}
 8026502:	b083      	sub	sp, #12
 8026504:	af00      	add	r7, sp, #0
 8026506:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8026508:	bf00      	nop
 802650a:	370c      	adds	r7, #12
 802650c:	46bd      	mov	sp, r7
 802650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026512:	4770      	bx	lr

08026514 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8026514:	b480      	push	{r7}
 8026516:	b085      	sub	sp, #20
 8026518:	af00      	add	r7, sp, #0
 802651a:	6078      	str	r0, [r7, #4]
 802651c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 802651e:	2300      	movs	r3, #0
 8026520:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8026522:	687b      	ldr	r3, [r7, #4]
 8026524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8026528:	2b01      	cmp	r3, #1
 802652a:	d101      	bne.n	8026530 <HAL_ADC_ConfigChannel+0x1c>
 802652c:	2302      	movs	r3, #2
 802652e:	e105      	b.n	802673c <HAL_ADC_ConfigChannel+0x228>
 8026530:	687b      	ldr	r3, [r7, #4]
 8026532:	2201      	movs	r2, #1
 8026534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8026538:	683b      	ldr	r3, [r7, #0]
 802653a:	681b      	ldr	r3, [r3, #0]
 802653c:	2b09      	cmp	r3, #9
 802653e:	d925      	bls.n	802658c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8026540:	687b      	ldr	r3, [r7, #4]
 8026542:	681b      	ldr	r3, [r3, #0]
 8026544:	68d9      	ldr	r1, [r3, #12]
 8026546:	683b      	ldr	r3, [r7, #0]
 8026548:	681b      	ldr	r3, [r3, #0]
 802654a:	b29b      	uxth	r3, r3
 802654c:	461a      	mov	r2, r3
 802654e:	4613      	mov	r3, r2
 8026550:	005b      	lsls	r3, r3, #1
 8026552:	4413      	add	r3, r2
 8026554:	3b1e      	subs	r3, #30
 8026556:	2207      	movs	r2, #7
 8026558:	fa02 f303 	lsl.w	r3, r2, r3
 802655c:	43da      	mvns	r2, r3
 802655e:	687b      	ldr	r3, [r7, #4]
 8026560:	681b      	ldr	r3, [r3, #0]
 8026562:	400a      	ands	r2, r1
 8026564:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8026566:	687b      	ldr	r3, [r7, #4]
 8026568:	681b      	ldr	r3, [r3, #0]
 802656a:	68d9      	ldr	r1, [r3, #12]
 802656c:	683b      	ldr	r3, [r7, #0]
 802656e:	689a      	ldr	r2, [r3, #8]
 8026570:	683b      	ldr	r3, [r7, #0]
 8026572:	681b      	ldr	r3, [r3, #0]
 8026574:	b29b      	uxth	r3, r3
 8026576:	4618      	mov	r0, r3
 8026578:	4603      	mov	r3, r0
 802657a:	005b      	lsls	r3, r3, #1
 802657c:	4403      	add	r3, r0
 802657e:	3b1e      	subs	r3, #30
 8026580:	409a      	lsls	r2, r3
 8026582:	687b      	ldr	r3, [r7, #4]
 8026584:	681b      	ldr	r3, [r3, #0]
 8026586:	430a      	orrs	r2, r1
 8026588:	60da      	str	r2, [r3, #12]
 802658a:	e022      	b.n	80265d2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 802658c:	687b      	ldr	r3, [r7, #4]
 802658e:	681b      	ldr	r3, [r3, #0]
 8026590:	6919      	ldr	r1, [r3, #16]
 8026592:	683b      	ldr	r3, [r7, #0]
 8026594:	681b      	ldr	r3, [r3, #0]
 8026596:	b29b      	uxth	r3, r3
 8026598:	461a      	mov	r2, r3
 802659a:	4613      	mov	r3, r2
 802659c:	005b      	lsls	r3, r3, #1
 802659e:	4413      	add	r3, r2
 80265a0:	2207      	movs	r2, #7
 80265a2:	fa02 f303 	lsl.w	r3, r2, r3
 80265a6:	43da      	mvns	r2, r3
 80265a8:	687b      	ldr	r3, [r7, #4]
 80265aa:	681b      	ldr	r3, [r3, #0]
 80265ac:	400a      	ands	r2, r1
 80265ae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80265b0:	687b      	ldr	r3, [r7, #4]
 80265b2:	681b      	ldr	r3, [r3, #0]
 80265b4:	6919      	ldr	r1, [r3, #16]
 80265b6:	683b      	ldr	r3, [r7, #0]
 80265b8:	689a      	ldr	r2, [r3, #8]
 80265ba:	683b      	ldr	r3, [r7, #0]
 80265bc:	681b      	ldr	r3, [r3, #0]
 80265be:	b29b      	uxth	r3, r3
 80265c0:	4618      	mov	r0, r3
 80265c2:	4603      	mov	r3, r0
 80265c4:	005b      	lsls	r3, r3, #1
 80265c6:	4403      	add	r3, r0
 80265c8:	409a      	lsls	r2, r3
 80265ca:	687b      	ldr	r3, [r7, #4]
 80265cc:	681b      	ldr	r3, [r3, #0]
 80265ce:	430a      	orrs	r2, r1
 80265d0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80265d2:	683b      	ldr	r3, [r7, #0]
 80265d4:	685b      	ldr	r3, [r3, #4]
 80265d6:	2b06      	cmp	r3, #6
 80265d8:	d824      	bhi.n	8026624 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80265da:	687b      	ldr	r3, [r7, #4]
 80265dc:	681b      	ldr	r3, [r3, #0]
 80265de:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80265e0:	683b      	ldr	r3, [r7, #0]
 80265e2:	685a      	ldr	r2, [r3, #4]
 80265e4:	4613      	mov	r3, r2
 80265e6:	009b      	lsls	r3, r3, #2
 80265e8:	4413      	add	r3, r2
 80265ea:	3b05      	subs	r3, #5
 80265ec:	221f      	movs	r2, #31
 80265ee:	fa02 f303 	lsl.w	r3, r2, r3
 80265f2:	43da      	mvns	r2, r3
 80265f4:	687b      	ldr	r3, [r7, #4]
 80265f6:	681b      	ldr	r3, [r3, #0]
 80265f8:	400a      	ands	r2, r1
 80265fa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80265fc:	687b      	ldr	r3, [r7, #4]
 80265fe:	681b      	ldr	r3, [r3, #0]
 8026600:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8026602:	683b      	ldr	r3, [r7, #0]
 8026604:	681b      	ldr	r3, [r3, #0]
 8026606:	b29b      	uxth	r3, r3
 8026608:	4618      	mov	r0, r3
 802660a:	683b      	ldr	r3, [r7, #0]
 802660c:	685a      	ldr	r2, [r3, #4]
 802660e:	4613      	mov	r3, r2
 8026610:	009b      	lsls	r3, r3, #2
 8026612:	4413      	add	r3, r2
 8026614:	3b05      	subs	r3, #5
 8026616:	fa00 f203 	lsl.w	r2, r0, r3
 802661a:	687b      	ldr	r3, [r7, #4]
 802661c:	681b      	ldr	r3, [r3, #0]
 802661e:	430a      	orrs	r2, r1
 8026620:	635a      	str	r2, [r3, #52]	; 0x34
 8026622:	e04c      	b.n	80266be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8026624:	683b      	ldr	r3, [r7, #0]
 8026626:	685b      	ldr	r3, [r3, #4]
 8026628:	2b0c      	cmp	r3, #12
 802662a:	d824      	bhi.n	8026676 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 802662c:	687b      	ldr	r3, [r7, #4]
 802662e:	681b      	ldr	r3, [r3, #0]
 8026630:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8026632:	683b      	ldr	r3, [r7, #0]
 8026634:	685a      	ldr	r2, [r3, #4]
 8026636:	4613      	mov	r3, r2
 8026638:	009b      	lsls	r3, r3, #2
 802663a:	4413      	add	r3, r2
 802663c:	3b23      	subs	r3, #35	; 0x23
 802663e:	221f      	movs	r2, #31
 8026640:	fa02 f303 	lsl.w	r3, r2, r3
 8026644:	43da      	mvns	r2, r3
 8026646:	687b      	ldr	r3, [r7, #4]
 8026648:	681b      	ldr	r3, [r3, #0]
 802664a:	400a      	ands	r2, r1
 802664c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 802664e:	687b      	ldr	r3, [r7, #4]
 8026650:	681b      	ldr	r3, [r3, #0]
 8026652:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8026654:	683b      	ldr	r3, [r7, #0]
 8026656:	681b      	ldr	r3, [r3, #0]
 8026658:	b29b      	uxth	r3, r3
 802665a:	4618      	mov	r0, r3
 802665c:	683b      	ldr	r3, [r7, #0]
 802665e:	685a      	ldr	r2, [r3, #4]
 8026660:	4613      	mov	r3, r2
 8026662:	009b      	lsls	r3, r3, #2
 8026664:	4413      	add	r3, r2
 8026666:	3b23      	subs	r3, #35	; 0x23
 8026668:	fa00 f203 	lsl.w	r2, r0, r3
 802666c:	687b      	ldr	r3, [r7, #4]
 802666e:	681b      	ldr	r3, [r3, #0]
 8026670:	430a      	orrs	r2, r1
 8026672:	631a      	str	r2, [r3, #48]	; 0x30
 8026674:	e023      	b.n	80266be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8026676:	687b      	ldr	r3, [r7, #4]
 8026678:	681b      	ldr	r3, [r3, #0]
 802667a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802667c:	683b      	ldr	r3, [r7, #0]
 802667e:	685a      	ldr	r2, [r3, #4]
 8026680:	4613      	mov	r3, r2
 8026682:	009b      	lsls	r3, r3, #2
 8026684:	4413      	add	r3, r2
 8026686:	3b41      	subs	r3, #65	; 0x41
 8026688:	221f      	movs	r2, #31
 802668a:	fa02 f303 	lsl.w	r3, r2, r3
 802668e:	43da      	mvns	r2, r3
 8026690:	687b      	ldr	r3, [r7, #4]
 8026692:	681b      	ldr	r3, [r3, #0]
 8026694:	400a      	ands	r2, r1
 8026696:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8026698:	687b      	ldr	r3, [r7, #4]
 802669a:	681b      	ldr	r3, [r3, #0]
 802669c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 802669e:	683b      	ldr	r3, [r7, #0]
 80266a0:	681b      	ldr	r3, [r3, #0]
 80266a2:	b29b      	uxth	r3, r3
 80266a4:	4618      	mov	r0, r3
 80266a6:	683b      	ldr	r3, [r7, #0]
 80266a8:	685a      	ldr	r2, [r3, #4]
 80266aa:	4613      	mov	r3, r2
 80266ac:	009b      	lsls	r3, r3, #2
 80266ae:	4413      	add	r3, r2
 80266b0:	3b41      	subs	r3, #65	; 0x41
 80266b2:	fa00 f203 	lsl.w	r2, r0, r3
 80266b6:	687b      	ldr	r3, [r7, #4]
 80266b8:	681b      	ldr	r3, [r3, #0]
 80266ba:	430a      	orrs	r2, r1
 80266bc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80266be:	4b22      	ldr	r3, [pc, #136]	; (8026748 <HAL_ADC_ConfigChannel+0x234>)
 80266c0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80266c2:	687b      	ldr	r3, [r7, #4]
 80266c4:	681b      	ldr	r3, [r3, #0]
 80266c6:	4a21      	ldr	r2, [pc, #132]	; (802674c <HAL_ADC_ConfigChannel+0x238>)
 80266c8:	4293      	cmp	r3, r2
 80266ca:	d109      	bne.n	80266e0 <HAL_ADC_ConfigChannel+0x1cc>
 80266cc:	683b      	ldr	r3, [r7, #0]
 80266ce:	681b      	ldr	r3, [r3, #0]
 80266d0:	2b12      	cmp	r3, #18
 80266d2:	d105      	bne.n	80266e0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80266d4:	68fb      	ldr	r3, [r7, #12]
 80266d6:	685b      	ldr	r3, [r3, #4]
 80266d8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80266dc:	68fb      	ldr	r3, [r7, #12]
 80266de:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80266e0:	687b      	ldr	r3, [r7, #4]
 80266e2:	681b      	ldr	r3, [r3, #0]
 80266e4:	4a19      	ldr	r2, [pc, #100]	; (802674c <HAL_ADC_ConfigChannel+0x238>)
 80266e6:	4293      	cmp	r3, r2
 80266e8:	d123      	bne.n	8026732 <HAL_ADC_ConfigChannel+0x21e>
 80266ea:	683b      	ldr	r3, [r7, #0]
 80266ec:	681b      	ldr	r3, [r3, #0]
 80266ee:	2b10      	cmp	r3, #16
 80266f0:	d003      	beq.n	80266fa <HAL_ADC_ConfigChannel+0x1e6>
 80266f2:	683b      	ldr	r3, [r7, #0]
 80266f4:	681b      	ldr	r3, [r3, #0]
 80266f6:	2b11      	cmp	r3, #17
 80266f8:	d11b      	bne.n	8026732 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80266fa:	68fb      	ldr	r3, [r7, #12]
 80266fc:	685b      	ldr	r3, [r3, #4]
 80266fe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8026702:	68fb      	ldr	r3, [r7, #12]
 8026704:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8026706:	683b      	ldr	r3, [r7, #0]
 8026708:	681b      	ldr	r3, [r3, #0]
 802670a:	2b10      	cmp	r3, #16
 802670c:	d111      	bne.n	8026732 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 802670e:	4b10      	ldr	r3, [pc, #64]	; (8026750 <HAL_ADC_ConfigChannel+0x23c>)
 8026710:	681b      	ldr	r3, [r3, #0]
 8026712:	4a10      	ldr	r2, [pc, #64]	; (8026754 <HAL_ADC_ConfigChannel+0x240>)
 8026714:	fba2 2303 	umull	r2, r3, r2, r3
 8026718:	0c9a      	lsrs	r2, r3, #18
 802671a:	4613      	mov	r3, r2
 802671c:	009b      	lsls	r3, r3, #2
 802671e:	4413      	add	r3, r2
 8026720:	005b      	lsls	r3, r3, #1
 8026722:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8026724:	e002      	b.n	802672c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8026726:	68bb      	ldr	r3, [r7, #8]
 8026728:	3b01      	subs	r3, #1
 802672a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 802672c:	68bb      	ldr	r3, [r7, #8]
 802672e:	2b00      	cmp	r3, #0
 8026730:	d1f9      	bne.n	8026726 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8026732:	687b      	ldr	r3, [r7, #4]
 8026734:	2200      	movs	r2, #0
 8026736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 802673a:	2300      	movs	r3, #0
}
 802673c:	4618      	mov	r0, r3
 802673e:	3714      	adds	r7, #20
 8026740:	46bd      	mov	sp, r7
 8026742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026746:	4770      	bx	lr
 8026748:	40012300 	.word	0x40012300
 802674c:	40012000 	.word	0x40012000
 8026750:	20000004 	.word	0x20000004
 8026754:	431bde83 	.word	0x431bde83

08026758 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8026758:	b480      	push	{r7}
 802675a:	b085      	sub	sp, #20
 802675c:	af00      	add	r7, sp, #0
 802675e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8026760:	4b79      	ldr	r3, [pc, #484]	; (8026948 <ADC_Init+0x1f0>)
 8026762:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8026764:	68fb      	ldr	r3, [r7, #12]
 8026766:	685b      	ldr	r3, [r3, #4]
 8026768:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 802676c:	68fb      	ldr	r3, [r7, #12]
 802676e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8026770:	68fb      	ldr	r3, [r7, #12]
 8026772:	685a      	ldr	r2, [r3, #4]
 8026774:	687b      	ldr	r3, [r7, #4]
 8026776:	685b      	ldr	r3, [r3, #4]
 8026778:	431a      	orrs	r2, r3
 802677a:	68fb      	ldr	r3, [r7, #12]
 802677c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 802677e:	687b      	ldr	r3, [r7, #4]
 8026780:	681b      	ldr	r3, [r3, #0]
 8026782:	685a      	ldr	r2, [r3, #4]
 8026784:	687b      	ldr	r3, [r7, #4]
 8026786:	681b      	ldr	r3, [r3, #0]
 8026788:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 802678c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 802678e:	687b      	ldr	r3, [r7, #4]
 8026790:	681b      	ldr	r3, [r3, #0]
 8026792:	6859      	ldr	r1, [r3, #4]
 8026794:	687b      	ldr	r3, [r7, #4]
 8026796:	691b      	ldr	r3, [r3, #16]
 8026798:	021a      	lsls	r2, r3, #8
 802679a:	687b      	ldr	r3, [r7, #4]
 802679c:	681b      	ldr	r3, [r3, #0]
 802679e:	430a      	orrs	r2, r1
 80267a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80267a2:	687b      	ldr	r3, [r7, #4]
 80267a4:	681b      	ldr	r3, [r3, #0]
 80267a6:	685a      	ldr	r2, [r3, #4]
 80267a8:	687b      	ldr	r3, [r7, #4]
 80267aa:	681b      	ldr	r3, [r3, #0]
 80267ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80267b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80267b2:	687b      	ldr	r3, [r7, #4]
 80267b4:	681b      	ldr	r3, [r3, #0]
 80267b6:	6859      	ldr	r1, [r3, #4]
 80267b8:	687b      	ldr	r3, [r7, #4]
 80267ba:	689a      	ldr	r2, [r3, #8]
 80267bc:	687b      	ldr	r3, [r7, #4]
 80267be:	681b      	ldr	r3, [r3, #0]
 80267c0:	430a      	orrs	r2, r1
 80267c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80267c4:	687b      	ldr	r3, [r7, #4]
 80267c6:	681b      	ldr	r3, [r3, #0]
 80267c8:	689a      	ldr	r2, [r3, #8]
 80267ca:	687b      	ldr	r3, [r7, #4]
 80267cc:	681b      	ldr	r3, [r3, #0]
 80267ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80267d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80267d4:	687b      	ldr	r3, [r7, #4]
 80267d6:	681b      	ldr	r3, [r3, #0]
 80267d8:	6899      	ldr	r1, [r3, #8]
 80267da:	687b      	ldr	r3, [r7, #4]
 80267dc:	68da      	ldr	r2, [r3, #12]
 80267de:	687b      	ldr	r3, [r7, #4]
 80267e0:	681b      	ldr	r3, [r3, #0]
 80267e2:	430a      	orrs	r2, r1
 80267e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80267e6:	687b      	ldr	r3, [r7, #4]
 80267e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80267ea:	4a58      	ldr	r2, [pc, #352]	; (802694c <ADC_Init+0x1f4>)
 80267ec:	4293      	cmp	r3, r2
 80267ee:	d022      	beq.n	8026836 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80267f0:	687b      	ldr	r3, [r7, #4]
 80267f2:	681b      	ldr	r3, [r3, #0]
 80267f4:	689a      	ldr	r2, [r3, #8]
 80267f6:	687b      	ldr	r3, [r7, #4]
 80267f8:	681b      	ldr	r3, [r3, #0]
 80267fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80267fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8026800:	687b      	ldr	r3, [r7, #4]
 8026802:	681b      	ldr	r3, [r3, #0]
 8026804:	6899      	ldr	r1, [r3, #8]
 8026806:	687b      	ldr	r3, [r7, #4]
 8026808:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 802680a:	687b      	ldr	r3, [r7, #4]
 802680c:	681b      	ldr	r3, [r3, #0]
 802680e:	430a      	orrs	r2, r1
 8026810:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8026812:	687b      	ldr	r3, [r7, #4]
 8026814:	681b      	ldr	r3, [r3, #0]
 8026816:	689a      	ldr	r2, [r3, #8]
 8026818:	687b      	ldr	r3, [r7, #4]
 802681a:	681b      	ldr	r3, [r3, #0]
 802681c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8026820:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8026822:	687b      	ldr	r3, [r7, #4]
 8026824:	681b      	ldr	r3, [r3, #0]
 8026826:	6899      	ldr	r1, [r3, #8]
 8026828:	687b      	ldr	r3, [r7, #4]
 802682a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802682c:	687b      	ldr	r3, [r7, #4]
 802682e:	681b      	ldr	r3, [r3, #0]
 8026830:	430a      	orrs	r2, r1
 8026832:	609a      	str	r2, [r3, #8]
 8026834:	e00f      	b.n	8026856 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8026836:	687b      	ldr	r3, [r7, #4]
 8026838:	681b      	ldr	r3, [r3, #0]
 802683a:	689a      	ldr	r2, [r3, #8]
 802683c:	687b      	ldr	r3, [r7, #4]
 802683e:	681b      	ldr	r3, [r3, #0]
 8026840:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8026844:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8026846:	687b      	ldr	r3, [r7, #4]
 8026848:	681b      	ldr	r3, [r3, #0]
 802684a:	689a      	ldr	r2, [r3, #8]
 802684c:	687b      	ldr	r3, [r7, #4]
 802684e:	681b      	ldr	r3, [r3, #0]
 8026850:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8026854:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8026856:	687b      	ldr	r3, [r7, #4]
 8026858:	681b      	ldr	r3, [r3, #0]
 802685a:	689a      	ldr	r2, [r3, #8]
 802685c:	687b      	ldr	r3, [r7, #4]
 802685e:	681b      	ldr	r3, [r3, #0]
 8026860:	f022 0202 	bic.w	r2, r2, #2
 8026864:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8026866:	687b      	ldr	r3, [r7, #4]
 8026868:	681b      	ldr	r3, [r3, #0]
 802686a:	6899      	ldr	r1, [r3, #8]
 802686c:	687b      	ldr	r3, [r7, #4]
 802686e:	7e1b      	ldrb	r3, [r3, #24]
 8026870:	005a      	lsls	r2, r3, #1
 8026872:	687b      	ldr	r3, [r7, #4]
 8026874:	681b      	ldr	r3, [r3, #0]
 8026876:	430a      	orrs	r2, r1
 8026878:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 802687a:	687b      	ldr	r3, [r7, #4]
 802687c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8026880:	2b00      	cmp	r3, #0
 8026882:	d01b      	beq.n	80268bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8026884:	687b      	ldr	r3, [r7, #4]
 8026886:	681b      	ldr	r3, [r3, #0]
 8026888:	685a      	ldr	r2, [r3, #4]
 802688a:	687b      	ldr	r3, [r7, #4]
 802688c:	681b      	ldr	r3, [r3, #0]
 802688e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8026892:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8026894:	687b      	ldr	r3, [r7, #4]
 8026896:	681b      	ldr	r3, [r3, #0]
 8026898:	685a      	ldr	r2, [r3, #4]
 802689a:	687b      	ldr	r3, [r7, #4]
 802689c:	681b      	ldr	r3, [r3, #0]
 802689e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80268a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80268a4:	687b      	ldr	r3, [r7, #4]
 80268a6:	681b      	ldr	r3, [r3, #0]
 80268a8:	6859      	ldr	r1, [r3, #4]
 80268aa:	687b      	ldr	r3, [r7, #4]
 80268ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80268ae:	3b01      	subs	r3, #1
 80268b0:	035a      	lsls	r2, r3, #13
 80268b2:	687b      	ldr	r3, [r7, #4]
 80268b4:	681b      	ldr	r3, [r3, #0]
 80268b6:	430a      	orrs	r2, r1
 80268b8:	605a      	str	r2, [r3, #4]
 80268ba:	e007      	b.n	80268cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80268bc:	687b      	ldr	r3, [r7, #4]
 80268be:	681b      	ldr	r3, [r3, #0]
 80268c0:	685a      	ldr	r2, [r3, #4]
 80268c2:	687b      	ldr	r3, [r7, #4]
 80268c4:	681b      	ldr	r3, [r3, #0]
 80268c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80268ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80268cc:	687b      	ldr	r3, [r7, #4]
 80268ce:	681b      	ldr	r3, [r3, #0]
 80268d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80268d2:	687b      	ldr	r3, [r7, #4]
 80268d4:	681b      	ldr	r3, [r3, #0]
 80268d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80268da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80268dc:	687b      	ldr	r3, [r7, #4]
 80268de:	681b      	ldr	r3, [r3, #0]
 80268e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80268e2:	687b      	ldr	r3, [r7, #4]
 80268e4:	69db      	ldr	r3, [r3, #28]
 80268e6:	3b01      	subs	r3, #1
 80268e8:	051a      	lsls	r2, r3, #20
 80268ea:	687b      	ldr	r3, [r7, #4]
 80268ec:	681b      	ldr	r3, [r3, #0]
 80268ee:	430a      	orrs	r2, r1
 80268f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80268f2:	687b      	ldr	r3, [r7, #4]
 80268f4:	681b      	ldr	r3, [r3, #0]
 80268f6:	689a      	ldr	r2, [r3, #8]
 80268f8:	687b      	ldr	r3, [r7, #4]
 80268fa:	681b      	ldr	r3, [r3, #0]
 80268fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8026900:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8026902:	687b      	ldr	r3, [r7, #4]
 8026904:	681b      	ldr	r3, [r3, #0]
 8026906:	6899      	ldr	r1, [r3, #8]
 8026908:	687b      	ldr	r3, [r7, #4]
 802690a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 802690e:	025a      	lsls	r2, r3, #9
 8026910:	687b      	ldr	r3, [r7, #4]
 8026912:	681b      	ldr	r3, [r3, #0]
 8026914:	430a      	orrs	r2, r1
 8026916:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8026918:	687b      	ldr	r3, [r7, #4]
 802691a:	681b      	ldr	r3, [r3, #0]
 802691c:	689a      	ldr	r2, [r3, #8]
 802691e:	687b      	ldr	r3, [r7, #4]
 8026920:	681b      	ldr	r3, [r3, #0]
 8026922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8026926:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8026928:	687b      	ldr	r3, [r7, #4]
 802692a:	681b      	ldr	r3, [r3, #0]
 802692c:	6899      	ldr	r1, [r3, #8]
 802692e:	687b      	ldr	r3, [r7, #4]
 8026930:	695b      	ldr	r3, [r3, #20]
 8026932:	029a      	lsls	r2, r3, #10
 8026934:	687b      	ldr	r3, [r7, #4]
 8026936:	681b      	ldr	r3, [r3, #0]
 8026938:	430a      	orrs	r2, r1
 802693a:	609a      	str	r2, [r3, #8]
}
 802693c:	bf00      	nop
 802693e:	3714      	adds	r7, #20
 8026940:	46bd      	mov	sp, r7
 8026942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026946:	4770      	bx	lr
 8026948:	40012300 	.word	0x40012300
 802694c:	0f000001 	.word	0x0f000001

08026950 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8026950:	b580      	push	{r7, lr}
 8026952:	b084      	sub	sp, #16
 8026954:	af00      	add	r7, sp, #0
 8026956:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8026958:	687b      	ldr	r3, [r7, #4]
 802695a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802695c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 802695e:	68fb      	ldr	r3, [r7, #12]
 8026960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026962:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8026966:	2b00      	cmp	r3, #0
 8026968:	d13c      	bne.n	80269e4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 802696a:	68fb      	ldr	r3, [r7, #12]
 802696c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802696e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8026972:	68fb      	ldr	r3, [r7, #12]
 8026974:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8026976:	68fb      	ldr	r3, [r7, #12]
 8026978:	681b      	ldr	r3, [r3, #0]
 802697a:	689b      	ldr	r3, [r3, #8]
 802697c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8026980:	2b00      	cmp	r3, #0
 8026982:	d12b      	bne.n	80269dc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8026984:	68fb      	ldr	r3, [r7, #12]
 8026986:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8026988:	2b00      	cmp	r3, #0
 802698a:	d127      	bne.n	80269dc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 802698c:	68fb      	ldr	r3, [r7, #12]
 802698e:	681b      	ldr	r3, [r3, #0]
 8026990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026992:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8026996:	2b00      	cmp	r3, #0
 8026998:	d006      	beq.n	80269a8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 802699a:	68fb      	ldr	r3, [r7, #12]
 802699c:	681b      	ldr	r3, [r3, #0]
 802699e:	689b      	ldr	r3, [r3, #8]
 80269a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80269a4:	2b00      	cmp	r3, #0
 80269a6:	d119      	bne.n	80269dc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80269a8:	68fb      	ldr	r3, [r7, #12]
 80269aa:	681b      	ldr	r3, [r3, #0]
 80269ac:	685a      	ldr	r2, [r3, #4]
 80269ae:	68fb      	ldr	r3, [r7, #12]
 80269b0:	681b      	ldr	r3, [r3, #0]
 80269b2:	f022 0220 	bic.w	r2, r2, #32
 80269b6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80269b8:	68fb      	ldr	r3, [r7, #12]
 80269ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80269bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80269c0:	68fb      	ldr	r3, [r7, #12]
 80269c2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80269c4:	68fb      	ldr	r3, [r7, #12]
 80269c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80269c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80269cc:	2b00      	cmp	r3, #0
 80269ce:	d105      	bne.n	80269dc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80269d0:	68fb      	ldr	r3, [r7, #12]
 80269d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80269d4:	f043 0201 	orr.w	r2, r3, #1
 80269d8:	68fb      	ldr	r3, [r7, #12]
 80269da:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80269dc:	68f8      	ldr	r0, [r7, #12]
 80269de:	f7ff fd7b 	bl	80264d8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80269e2:	e00e      	b.n	8026a02 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80269e4:	68fb      	ldr	r3, [r7, #12]
 80269e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80269e8:	f003 0310 	and.w	r3, r3, #16
 80269ec:	2b00      	cmp	r3, #0
 80269ee:	d003      	beq.n	80269f8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80269f0:	68f8      	ldr	r0, [r7, #12]
 80269f2:	f7ff fd85 	bl	8026500 <HAL_ADC_ErrorCallback>
}
 80269f6:	e004      	b.n	8026a02 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80269f8:	68fb      	ldr	r3, [r7, #12]
 80269fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80269fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80269fe:	6878      	ldr	r0, [r7, #4]
 8026a00:	4798      	blx	r3
}
 8026a02:	bf00      	nop
 8026a04:	3710      	adds	r7, #16
 8026a06:	46bd      	mov	sp, r7
 8026a08:	bd80      	pop	{r7, pc}

08026a0a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8026a0a:	b580      	push	{r7, lr}
 8026a0c:	b084      	sub	sp, #16
 8026a0e:	af00      	add	r7, sp, #0
 8026a10:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8026a12:	687b      	ldr	r3, [r7, #4]
 8026a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8026a16:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8026a18:	68f8      	ldr	r0, [r7, #12]
 8026a1a:	f7ff fd67 	bl	80264ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8026a1e:	bf00      	nop
 8026a20:	3710      	adds	r7, #16
 8026a22:	46bd      	mov	sp, r7
 8026a24:	bd80      	pop	{r7, pc}

08026a26 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8026a26:	b580      	push	{r7, lr}
 8026a28:	b084      	sub	sp, #16
 8026a2a:	af00      	add	r7, sp, #0
 8026a2c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8026a2e:	687b      	ldr	r3, [r7, #4]
 8026a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8026a32:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8026a34:	68fb      	ldr	r3, [r7, #12]
 8026a36:	2240      	movs	r2, #64	; 0x40
 8026a38:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8026a3a:	68fb      	ldr	r3, [r7, #12]
 8026a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8026a3e:	f043 0204 	orr.w	r2, r3, #4
 8026a42:	68fb      	ldr	r3, [r7, #12]
 8026a44:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8026a46:	68f8      	ldr	r0, [r7, #12]
 8026a48:	f7ff fd5a 	bl	8026500 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8026a4c:	bf00      	nop
 8026a4e:	3710      	adds	r7, #16
 8026a50:	46bd      	mov	sp, r7
 8026a52:	bd80      	pop	{r7, pc}

08026a54 <__NVIC_SetPriorityGrouping>:
{
 8026a54:	b480      	push	{r7}
 8026a56:	b085      	sub	sp, #20
 8026a58:	af00      	add	r7, sp, #0
 8026a5a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8026a5c:	687b      	ldr	r3, [r7, #4]
 8026a5e:	f003 0307 	and.w	r3, r3, #7
 8026a62:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8026a64:	4b0c      	ldr	r3, [pc, #48]	; (8026a98 <__NVIC_SetPriorityGrouping+0x44>)
 8026a66:	68db      	ldr	r3, [r3, #12]
 8026a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8026a6a:	68ba      	ldr	r2, [r7, #8]
 8026a6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8026a70:	4013      	ands	r3, r2
 8026a72:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8026a74:	68fb      	ldr	r3, [r7, #12]
 8026a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8026a78:	68bb      	ldr	r3, [r7, #8]
 8026a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8026a7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8026a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8026a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8026a86:	4a04      	ldr	r2, [pc, #16]	; (8026a98 <__NVIC_SetPriorityGrouping+0x44>)
 8026a88:	68bb      	ldr	r3, [r7, #8]
 8026a8a:	60d3      	str	r3, [r2, #12]
}
 8026a8c:	bf00      	nop
 8026a8e:	3714      	adds	r7, #20
 8026a90:	46bd      	mov	sp, r7
 8026a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026a96:	4770      	bx	lr
 8026a98:	e000ed00 	.word	0xe000ed00

08026a9c <__NVIC_GetPriorityGrouping>:
{
 8026a9c:	b480      	push	{r7}
 8026a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8026aa0:	4b04      	ldr	r3, [pc, #16]	; (8026ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8026aa2:	68db      	ldr	r3, [r3, #12]
 8026aa4:	0a1b      	lsrs	r3, r3, #8
 8026aa6:	f003 0307 	and.w	r3, r3, #7
}
 8026aaa:	4618      	mov	r0, r3
 8026aac:	46bd      	mov	sp, r7
 8026aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026ab2:	4770      	bx	lr
 8026ab4:	e000ed00 	.word	0xe000ed00

08026ab8 <__NVIC_EnableIRQ>:
{
 8026ab8:	b480      	push	{r7}
 8026aba:	b083      	sub	sp, #12
 8026abc:	af00      	add	r7, sp, #0
 8026abe:	4603      	mov	r3, r0
 8026ac0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8026ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8026ac6:	2b00      	cmp	r3, #0
 8026ac8:	db0b      	blt.n	8026ae2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8026aca:	79fb      	ldrb	r3, [r7, #7]
 8026acc:	f003 021f 	and.w	r2, r3, #31
 8026ad0:	4907      	ldr	r1, [pc, #28]	; (8026af0 <__NVIC_EnableIRQ+0x38>)
 8026ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8026ad6:	095b      	lsrs	r3, r3, #5
 8026ad8:	2001      	movs	r0, #1
 8026ada:	fa00 f202 	lsl.w	r2, r0, r2
 8026ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8026ae2:	bf00      	nop
 8026ae4:	370c      	adds	r7, #12
 8026ae6:	46bd      	mov	sp, r7
 8026ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026aec:	4770      	bx	lr
 8026aee:	bf00      	nop
 8026af0:	e000e100 	.word	0xe000e100

08026af4 <__NVIC_SetPriority>:
{
 8026af4:	b480      	push	{r7}
 8026af6:	b083      	sub	sp, #12
 8026af8:	af00      	add	r7, sp, #0
 8026afa:	4603      	mov	r3, r0
 8026afc:	6039      	str	r1, [r7, #0]
 8026afe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8026b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8026b04:	2b00      	cmp	r3, #0
 8026b06:	db0a      	blt.n	8026b1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8026b08:	683b      	ldr	r3, [r7, #0]
 8026b0a:	b2da      	uxtb	r2, r3
 8026b0c:	490c      	ldr	r1, [pc, #48]	; (8026b40 <__NVIC_SetPriority+0x4c>)
 8026b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8026b12:	0112      	lsls	r2, r2, #4
 8026b14:	b2d2      	uxtb	r2, r2
 8026b16:	440b      	add	r3, r1
 8026b18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8026b1c:	e00a      	b.n	8026b34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8026b1e:	683b      	ldr	r3, [r7, #0]
 8026b20:	b2da      	uxtb	r2, r3
 8026b22:	4908      	ldr	r1, [pc, #32]	; (8026b44 <__NVIC_SetPriority+0x50>)
 8026b24:	79fb      	ldrb	r3, [r7, #7]
 8026b26:	f003 030f 	and.w	r3, r3, #15
 8026b2a:	3b04      	subs	r3, #4
 8026b2c:	0112      	lsls	r2, r2, #4
 8026b2e:	b2d2      	uxtb	r2, r2
 8026b30:	440b      	add	r3, r1
 8026b32:	761a      	strb	r2, [r3, #24]
}
 8026b34:	bf00      	nop
 8026b36:	370c      	adds	r7, #12
 8026b38:	46bd      	mov	sp, r7
 8026b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026b3e:	4770      	bx	lr
 8026b40:	e000e100 	.word	0xe000e100
 8026b44:	e000ed00 	.word	0xe000ed00

08026b48 <NVIC_EncodePriority>:
{
 8026b48:	b480      	push	{r7}
 8026b4a:	b089      	sub	sp, #36	; 0x24
 8026b4c:	af00      	add	r7, sp, #0
 8026b4e:	60f8      	str	r0, [r7, #12]
 8026b50:	60b9      	str	r1, [r7, #8]
 8026b52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8026b54:	68fb      	ldr	r3, [r7, #12]
 8026b56:	f003 0307 	and.w	r3, r3, #7
 8026b5a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8026b5c:	69fb      	ldr	r3, [r7, #28]
 8026b5e:	f1c3 0307 	rsb	r3, r3, #7
 8026b62:	2b04      	cmp	r3, #4
 8026b64:	bf28      	it	cs
 8026b66:	2304      	movcs	r3, #4
 8026b68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8026b6a:	69fb      	ldr	r3, [r7, #28]
 8026b6c:	3304      	adds	r3, #4
 8026b6e:	2b06      	cmp	r3, #6
 8026b70:	d902      	bls.n	8026b78 <NVIC_EncodePriority+0x30>
 8026b72:	69fb      	ldr	r3, [r7, #28]
 8026b74:	3b03      	subs	r3, #3
 8026b76:	e000      	b.n	8026b7a <NVIC_EncodePriority+0x32>
 8026b78:	2300      	movs	r3, #0
 8026b7a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8026b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8026b80:	69bb      	ldr	r3, [r7, #24]
 8026b82:	fa02 f303 	lsl.w	r3, r2, r3
 8026b86:	43da      	mvns	r2, r3
 8026b88:	68bb      	ldr	r3, [r7, #8]
 8026b8a:	401a      	ands	r2, r3
 8026b8c:	697b      	ldr	r3, [r7, #20]
 8026b8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8026b90:	f04f 31ff 	mov.w	r1, #4294967295
 8026b94:	697b      	ldr	r3, [r7, #20]
 8026b96:	fa01 f303 	lsl.w	r3, r1, r3
 8026b9a:	43d9      	mvns	r1, r3
 8026b9c:	687b      	ldr	r3, [r7, #4]
 8026b9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8026ba0:	4313      	orrs	r3, r2
}
 8026ba2:	4618      	mov	r0, r3
 8026ba4:	3724      	adds	r7, #36	; 0x24
 8026ba6:	46bd      	mov	sp, r7
 8026ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026bac:	4770      	bx	lr
	...

08026bb0 <SysTick_Config>:
{
 8026bb0:	b580      	push	{r7, lr}
 8026bb2:	b082      	sub	sp, #8
 8026bb4:	af00      	add	r7, sp, #0
 8026bb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8026bb8:	687b      	ldr	r3, [r7, #4]
 8026bba:	3b01      	subs	r3, #1
 8026bbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8026bc0:	d301      	bcc.n	8026bc6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8026bc2:	2301      	movs	r3, #1
 8026bc4:	e00f      	b.n	8026be6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8026bc6:	4a0a      	ldr	r2, [pc, #40]	; (8026bf0 <SysTick_Config+0x40>)
 8026bc8:	687b      	ldr	r3, [r7, #4]
 8026bca:	3b01      	subs	r3, #1
 8026bcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8026bce:	210f      	movs	r1, #15
 8026bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8026bd4:	f7ff ff8e 	bl	8026af4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8026bd8:	4b05      	ldr	r3, [pc, #20]	; (8026bf0 <SysTick_Config+0x40>)
 8026bda:	2200      	movs	r2, #0
 8026bdc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8026bde:	4b04      	ldr	r3, [pc, #16]	; (8026bf0 <SysTick_Config+0x40>)
 8026be0:	2207      	movs	r2, #7
 8026be2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8026be4:	2300      	movs	r3, #0
}
 8026be6:	4618      	mov	r0, r3
 8026be8:	3708      	adds	r7, #8
 8026bea:	46bd      	mov	sp, r7
 8026bec:	bd80      	pop	{r7, pc}
 8026bee:	bf00      	nop
 8026bf0:	e000e010 	.word	0xe000e010

08026bf4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8026bf4:	b580      	push	{r7, lr}
 8026bf6:	b082      	sub	sp, #8
 8026bf8:	af00      	add	r7, sp, #0
 8026bfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8026bfc:	6878      	ldr	r0, [r7, #4]
 8026bfe:	f7ff ff29 	bl	8026a54 <__NVIC_SetPriorityGrouping>
}
 8026c02:	bf00      	nop
 8026c04:	3708      	adds	r7, #8
 8026c06:	46bd      	mov	sp, r7
 8026c08:	bd80      	pop	{r7, pc}

08026c0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8026c0a:	b580      	push	{r7, lr}
 8026c0c:	b086      	sub	sp, #24
 8026c0e:	af00      	add	r7, sp, #0
 8026c10:	4603      	mov	r3, r0
 8026c12:	60b9      	str	r1, [r7, #8]
 8026c14:	607a      	str	r2, [r7, #4]
 8026c16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8026c18:	2300      	movs	r3, #0
 8026c1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8026c1c:	f7ff ff3e 	bl	8026a9c <__NVIC_GetPriorityGrouping>
 8026c20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8026c22:	687a      	ldr	r2, [r7, #4]
 8026c24:	68b9      	ldr	r1, [r7, #8]
 8026c26:	6978      	ldr	r0, [r7, #20]
 8026c28:	f7ff ff8e 	bl	8026b48 <NVIC_EncodePriority>
 8026c2c:	4602      	mov	r2, r0
 8026c2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8026c32:	4611      	mov	r1, r2
 8026c34:	4618      	mov	r0, r3
 8026c36:	f7ff ff5d 	bl	8026af4 <__NVIC_SetPriority>
}
 8026c3a:	bf00      	nop
 8026c3c:	3718      	adds	r7, #24
 8026c3e:	46bd      	mov	sp, r7
 8026c40:	bd80      	pop	{r7, pc}

08026c42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8026c42:	b580      	push	{r7, lr}
 8026c44:	b082      	sub	sp, #8
 8026c46:	af00      	add	r7, sp, #0
 8026c48:	4603      	mov	r3, r0
 8026c4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8026c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8026c50:	4618      	mov	r0, r3
 8026c52:	f7ff ff31 	bl	8026ab8 <__NVIC_EnableIRQ>
}
 8026c56:	bf00      	nop
 8026c58:	3708      	adds	r7, #8
 8026c5a:	46bd      	mov	sp, r7
 8026c5c:	bd80      	pop	{r7, pc}

08026c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8026c5e:	b580      	push	{r7, lr}
 8026c60:	b082      	sub	sp, #8
 8026c62:	af00      	add	r7, sp, #0
 8026c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8026c66:	6878      	ldr	r0, [r7, #4]
 8026c68:	f7ff ffa2 	bl	8026bb0 <SysTick_Config>
 8026c6c:	4603      	mov	r3, r0
}
 8026c6e:	4618      	mov	r0, r3
 8026c70:	3708      	adds	r7, #8
 8026c72:	46bd      	mov	sp, r7
 8026c74:	bd80      	pop	{r7, pc}
	...

08026c78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8026c78:	b580      	push	{r7, lr}
 8026c7a:	b086      	sub	sp, #24
 8026c7c:	af00      	add	r7, sp, #0
 8026c7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8026c80:	2300      	movs	r3, #0
 8026c82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8026c84:	f7ff fac4 	bl	8026210 <HAL_GetTick>
 8026c88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8026c8a:	687b      	ldr	r3, [r7, #4]
 8026c8c:	2b00      	cmp	r3, #0
 8026c8e:	d101      	bne.n	8026c94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8026c90:	2301      	movs	r3, #1
 8026c92:	e099      	b.n	8026dc8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8026c94:	687b      	ldr	r3, [r7, #4]
 8026c96:	2200      	movs	r2, #0
 8026c98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8026c9c:	687b      	ldr	r3, [r7, #4]
 8026c9e:	2202      	movs	r2, #2
 8026ca0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8026ca4:	687b      	ldr	r3, [r7, #4]
 8026ca6:	681b      	ldr	r3, [r3, #0]
 8026ca8:	681a      	ldr	r2, [r3, #0]
 8026caa:	687b      	ldr	r3, [r7, #4]
 8026cac:	681b      	ldr	r3, [r3, #0]
 8026cae:	f022 0201 	bic.w	r2, r2, #1
 8026cb2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8026cb4:	e00f      	b.n	8026cd6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8026cb6:	f7ff faab 	bl	8026210 <HAL_GetTick>
 8026cba:	4602      	mov	r2, r0
 8026cbc:	693b      	ldr	r3, [r7, #16]
 8026cbe:	1ad3      	subs	r3, r2, r3
 8026cc0:	2b05      	cmp	r3, #5
 8026cc2:	d908      	bls.n	8026cd6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8026cc4:	687b      	ldr	r3, [r7, #4]
 8026cc6:	2220      	movs	r2, #32
 8026cc8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8026cca:	687b      	ldr	r3, [r7, #4]
 8026ccc:	2203      	movs	r2, #3
 8026cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8026cd2:	2303      	movs	r3, #3
 8026cd4:	e078      	b.n	8026dc8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8026cd6:	687b      	ldr	r3, [r7, #4]
 8026cd8:	681b      	ldr	r3, [r3, #0]
 8026cda:	681b      	ldr	r3, [r3, #0]
 8026cdc:	f003 0301 	and.w	r3, r3, #1
 8026ce0:	2b00      	cmp	r3, #0
 8026ce2:	d1e8      	bne.n	8026cb6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8026ce4:	687b      	ldr	r3, [r7, #4]
 8026ce6:	681b      	ldr	r3, [r3, #0]
 8026ce8:	681b      	ldr	r3, [r3, #0]
 8026cea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8026cec:	697a      	ldr	r2, [r7, #20]
 8026cee:	4b38      	ldr	r3, [pc, #224]	; (8026dd0 <HAL_DMA_Init+0x158>)
 8026cf0:	4013      	ands	r3, r2
 8026cf2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8026cf4:	687b      	ldr	r3, [r7, #4]
 8026cf6:	685a      	ldr	r2, [r3, #4]
 8026cf8:	687b      	ldr	r3, [r7, #4]
 8026cfa:	689b      	ldr	r3, [r3, #8]
 8026cfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8026cfe:	687b      	ldr	r3, [r7, #4]
 8026d00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8026d02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8026d04:	687b      	ldr	r3, [r7, #4]
 8026d06:	691b      	ldr	r3, [r3, #16]
 8026d08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8026d0a:	687b      	ldr	r3, [r7, #4]
 8026d0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8026d0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8026d10:	687b      	ldr	r3, [r7, #4]
 8026d12:	699b      	ldr	r3, [r3, #24]
 8026d14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8026d16:	687b      	ldr	r3, [r7, #4]
 8026d18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8026d1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8026d1c:	687b      	ldr	r3, [r7, #4]
 8026d1e:	6a1b      	ldr	r3, [r3, #32]
 8026d20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8026d22:	697a      	ldr	r2, [r7, #20]
 8026d24:	4313      	orrs	r3, r2
 8026d26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8026d28:	687b      	ldr	r3, [r7, #4]
 8026d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026d2c:	2b04      	cmp	r3, #4
 8026d2e:	d107      	bne.n	8026d40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8026d30:	687b      	ldr	r3, [r7, #4]
 8026d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8026d34:	687b      	ldr	r3, [r7, #4]
 8026d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8026d38:	4313      	orrs	r3, r2
 8026d3a:	697a      	ldr	r2, [r7, #20]
 8026d3c:	4313      	orrs	r3, r2
 8026d3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8026d40:	687b      	ldr	r3, [r7, #4]
 8026d42:	681b      	ldr	r3, [r3, #0]
 8026d44:	697a      	ldr	r2, [r7, #20]
 8026d46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8026d48:	687b      	ldr	r3, [r7, #4]
 8026d4a:	681b      	ldr	r3, [r3, #0]
 8026d4c:	695b      	ldr	r3, [r3, #20]
 8026d4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8026d50:	697b      	ldr	r3, [r7, #20]
 8026d52:	f023 0307 	bic.w	r3, r3, #7
 8026d56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8026d58:	687b      	ldr	r3, [r7, #4]
 8026d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026d5c:	697a      	ldr	r2, [r7, #20]
 8026d5e:	4313      	orrs	r3, r2
 8026d60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8026d62:	687b      	ldr	r3, [r7, #4]
 8026d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8026d66:	2b04      	cmp	r3, #4
 8026d68:	d117      	bne.n	8026d9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8026d6a:	687b      	ldr	r3, [r7, #4]
 8026d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8026d6e:	697a      	ldr	r2, [r7, #20]
 8026d70:	4313      	orrs	r3, r2
 8026d72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8026d74:	687b      	ldr	r3, [r7, #4]
 8026d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8026d78:	2b00      	cmp	r3, #0
 8026d7a:	d00e      	beq.n	8026d9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8026d7c:	6878      	ldr	r0, [r7, #4]
 8026d7e:	f000 fa6f 	bl	8027260 <DMA_CheckFifoParam>
 8026d82:	4603      	mov	r3, r0
 8026d84:	2b00      	cmp	r3, #0
 8026d86:	d008      	beq.n	8026d9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8026d88:	687b      	ldr	r3, [r7, #4]
 8026d8a:	2240      	movs	r2, #64	; 0x40
 8026d8c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8026d8e:	687b      	ldr	r3, [r7, #4]
 8026d90:	2201      	movs	r2, #1
 8026d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8026d96:	2301      	movs	r3, #1
 8026d98:	e016      	b.n	8026dc8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8026d9a:	687b      	ldr	r3, [r7, #4]
 8026d9c:	681b      	ldr	r3, [r3, #0]
 8026d9e:	697a      	ldr	r2, [r7, #20]
 8026da0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8026da2:	6878      	ldr	r0, [r7, #4]
 8026da4:	f000 fa26 	bl	80271f4 <DMA_CalcBaseAndBitshift>
 8026da8:	4603      	mov	r3, r0
 8026daa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8026dac:	687b      	ldr	r3, [r7, #4]
 8026dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026db0:	223f      	movs	r2, #63	; 0x3f
 8026db2:	409a      	lsls	r2, r3
 8026db4:	68fb      	ldr	r3, [r7, #12]
 8026db6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8026db8:	687b      	ldr	r3, [r7, #4]
 8026dba:	2200      	movs	r2, #0
 8026dbc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8026dbe:	687b      	ldr	r3, [r7, #4]
 8026dc0:	2201      	movs	r2, #1
 8026dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8026dc6:	2300      	movs	r3, #0
}
 8026dc8:	4618      	mov	r0, r3
 8026dca:	3718      	adds	r7, #24
 8026dcc:	46bd      	mov	sp, r7
 8026dce:	bd80      	pop	{r7, pc}
 8026dd0:	f010803f 	.word	0xf010803f

08026dd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8026dd4:	b580      	push	{r7, lr}
 8026dd6:	b086      	sub	sp, #24
 8026dd8:	af00      	add	r7, sp, #0
 8026dda:	60f8      	str	r0, [r7, #12]
 8026ddc:	60b9      	str	r1, [r7, #8]
 8026dde:	607a      	str	r2, [r7, #4]
 8026de0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8026de2:	2300      	movs	r3, #0
 8026de4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8026de6:	68fb      	ldr	r3, [r7, #12]
 8026de8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8026dea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8026dec:	68fb      	ldr	r3, [r7, #12]
 8026dee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8026df2:	2b01      	cmp	r3, #1
 8026df4:	d101      	bne.n	8026dfa <HAL_DMA_Start_IT+0x26>
 8026df6:	2302      	movs	r3, #2
 8026df8:	e040      	b.n	8026e7c <HAL_DMA_Start_IT+0xa8>
 8026dfa:	68fb      	ldr	r3, [r7, #12]
 8026dfc:	2201      	movs	r2, #1
 8026dfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8026e02:	68fb      	ldr	r3, [r7, #12]
 8026e04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8026e08:	b2db      	uxtb	r3, r3
 8026e0a:	2b01      	cmp	r3, #1
 8026e0c:	d12f      	bne.n	8026e6e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8026e0e:	68fb      	ldr	r3, [r7, #12]
 8026e10:	2202      	movs	r2, #2
 8026e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8026e16:	68fb      	ldr	r3, [r7, #12]
 8026e18:	2200      	movs	r2, #0
 8026e1a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8026e1c:	683b      	ldr	r3, [r7, #0]
 8026e1e:	687a      	ldr	r2, [r7, #4]
 8026e20:	68b9      	ldr	r1, [r7, #8]
 8026e22:	68f8      	ldr	r0, [r7, #12]
 8026e24:	f000 f9b8 	bl	8027198 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8026e28:	68fb      	ldr	r3, [r7, #12]
 8026e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026e2c:	223f      	movs	r2, #63	; 0x3f
 8026e2e:	409a      	lsls	r2, r3
 8026e30:	693b      	ldr	r3, [r7, #16]
 8026e32:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8026e34:	68fb      	ldr	r3, [r7, #12]
 8026e36:	681b      	ldr	r3, [r3, #0]
 8026e38:	681a      	ldr	r2, [r3, #0]
 8026e3a:	68fb      	ldr	r3, [r7, #12]
 8026e3c:	681b      	ldr	r3, [r3, #0]
 8026e3e:	f042 0216 	orr.w	r2, r2, #22
 8026e42:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8026e44:	68fb      	ldr	r3, [r7, #12]
 8026e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026e48:	2b00      	cmp	r3, #0
 8026e4a:	d007      	beq.n	8026e5c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8026e4c:	68fb      	ldr	r3, [r7, #12]
 8026e4e:	681b      	ldr	r3, [r3, #0]
 8026e50:	681a      	ldr	r2, [r3, #0]
 8026e52:	68fb      	ldr	r3, [r7, #12]
 8026e54:	681b      	ldr	r3, [r3, #0]
 8026e56:	f042 0208 	orr.w	r2, r2, #8
 8026e5a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8026e5c:	68fb      	ldr	r3, [r7, #12]
 8026e5e:	681b      	ldr	r3, [r3, #0]
 8026e60:	681a      	ldr	r2, [r3, #0]
 8026e62:	68fb      	ldr	r3, [r7, #12]
 8026e64:	681b      	ldr	r3, [r3, #0]
 8026e66:	f042 0201 	orr.w	r2, r2, #1
 8026e6a:	601a      	str	r2, [r3, #0]
 8026e6c:	e005      	b.n	8026e7a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8026e6e:	68fb      	ldr	r3, [r7, #12]
 8026e70:	2200      	movs	r2, #0
 8026e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8026e76:	2302      	movs	r3, #2
 8026e78:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8026e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8026e7c:	4618      	mov	r0, r3
 8026e7e:	3718      	adds	r7, #24
 8026e80:	46bd      	mov	sp, r7
 8026e82:	bd80      	pop	{r7, pc}

08026e84 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8026e84:	b580      	push	{r7, lr}
 8026e86:	b086      	sub	sp, #24
 8026e88:	af00      	add	r7, sp, #0
 8026e8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8026e8c:	2300      	movs	r3, #0
 8026e8e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8026e90:	4b92      	ldr	r3, [pc, #584]	; (80270dc <HAL_DMA_IRQHandler+0x258>)
 8026e92:	681b      	ldr	r3, [r3, #0]
 8026e94:	4a92      	ldr	r2, [pc, #584]	; (80270e0 <HAL_DMA_IRQHandler+0x25c>)
 8026e96:	fba2 2303 	umull	r2, r3, r2, r3
 8026e9a:	0a9b      	lsrs	r3, r3, #10
 8026e9c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8026e9e:	687b      	ldr	r3, [r7, #4]
 8026ea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8026ea2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8026ea4:	693b      	ldr	r3, [r7, #16]
 8026ea6:	681b      	ldr	r3, [r3, #0]
 8026ea8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8026eaa:	687b      	ldr	r3, [r7, #4]
 8026eac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026eae:	2208      	movs	r2, #8
 8026eb0:	409a      	lsls	r2, r3
 8026eb2:	68fb      	ldr	r3, [r7, #12]
 8026eb4:	4013      	ands	r3, r2
 8026eb6:	2b00      	cmp	r3, #0
 8026eb8:	d01a      	beq.n	8026ef0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8026eba:	687b      	ldr	r3, [r7, #4]
 8026ebc:	681b      	ldr	r3, [r3, #0]
 8026ebe:	681b      	ldr	r3, [r3, #0]
 8026ec0:	f003 0304 	and.w	r3, r3, #4
 8026ec4:	2b00      	cmp	r3, #0
 8026ec6:	d013      	beq.n	8026ef0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8026ec8:	687b      	ldr	r3, [r7, #4]
 8026eca:	681b      	ldr	r3, [r3, #0]
 8026ecc:	681a      	ldr	r2, [r3, #0]
 8026ece:	687b      	ldr	r3, [r7, #4]
 8026ed0:	681b      	ldr	r3, [r3, #0]
 8026ed2:	f022 0204 	bic.w	r2, r2, #4
 8026ed6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8026ed8:	687b      	ldr	r3, [r7, #4]
 8026eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026edc:	2208      	movs	r2, #8
 8026ede:	409a      	lsls	r2, r3
 8026ee0:	693b      	ldr	r3, [r7, #16]
 8026ee2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8026ee4:	687b      	ldr	r3, [r7, #4]
 8026ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8026ee8:	f043 0201 	orr.w	r2, r3, #1
 8026eec:	687b      	ldr	r3, [r7, #4]
 8026eee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8026ef0:	687b      	ldr	r3, [r7, #4]
 8026ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026ef4:	2201      	movs	r2, #1
 8026ef6:	409a      	lsls	r2, r3
 8026ef8:	68fb      	ldr	r3, [r7, #12]
 8026efa:	4013      	ands	r3, r2
 8026efc:	2b00      	cmp	r3, #0
 8026efe:	d012      	beq.n	8026f26 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8026f00:	687b      	ldr	r3, [r7, #4]
 8026f02:	681b      	ldr	r3, [r3, #0]
 8026f04:	695b      	ldr	r3, [r3, #20]
 8026f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8026f0a:	2b00      	cmp	r3, #0
 8026f0c:	d00b      	beq.n	8026f26 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8026f0e:	687b      	ldr	r3, [r7, #4]
 8026f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026f12:	2201      	movs	r2, #1
 8026f14:	409a      	lsls	r2, r3
 8026f16:	693b      	ldr	r3, [r7, #16]
 8026f18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8026f1a:	687b      	ldr	r3, [r7, #4]
 8026f1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8026f1e:	f043 0202 	orr.w	r2, r3, #2
 8026f22:	687b      	ldr	r3, [r7, #4]
 8026f24:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8026f26:	687b      	ldr	r3, [r7, #4]
 8026f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026f2a:	2204      	movs	r2, #4
 8026f2c:	409a      	lsls	r2, r3
 8026f2e:	68fb      	ldr	r3, [r7, #12]
 8026f30:	4013      	ands	r3, r2
 8026f32:	2b00      	cmp	r3, #0
 8026f34:	d012      	beq.n	8026f5c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8026f36:	687b      	ldr	r3, [r7, #4]
 8026f38:	681b      	ldr	r3, [r3, #0]
 8026f3a:	681b      	ldr	r3, [r3, #0]
 8026f3c:	f003 0302 	and.w	r3, r3, #2
 8026f40:	2b00      	cmp	r3, #0
 8026f42:	d00b      	beq.n	8026f5c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8026f44:	687b      	ldr	r3, [r7, #4]
 8026f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026f48:	2204      	movs	r2, #4
 8026f4a:	409a      	lsls	r2, r3
 8026f4c:	693b      	ldr	r3, [r7, #16]
 8026f4e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8026f50:	687b      	ldr	r3, [r7, #4]
 8026f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8026f54:	f043 0204 	orr.w	r2, r3, #4
 8026f58:	687b      	ldr	r3, [r7, #4]
 8026f5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8026f5c:	687b      	ldr	r3, [r7, #4]
 8026f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026f60:	2210      	movs	r2, #16
 8026f62:	409a      	lsls	r2, r3
 8026f64:	68fb      	ldr	r3, [r7, #12]
 8026f66:	4013      	ands	r3, r2
 8026f68:	2b00      	cmp	r3, #0
 8026f6a:	d043      	beq.n	8026ff4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8026f6c:	687b      	ldr	r3, [r7, #4]
 8026f6e:	681b      	ldr	r3, [r3, #0]
 8026f70:	681b      	ldr	r3, [r3, #0]
 8026f72:	f003 0308 	and.w	r3, r3, #8
 8026f76:	2b00      	cmp	r3, #0
 8026f78:	d03c      	beq.n	8026ff4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8026f7a:	687b      	ldr	r3, [r7, #4]
 8026f7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026f7e:	2210      	movs	r2, #16
 8026f80:	409a      	lsls	r2, r3
 8026f82:	693b      	ldr	r3, [r7, #16]
 8026f84:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8026f86:	687b      	ldr	r3, [r7, #4]
 8026f88:	681b      	ldr	r3, [r3, #0]
 8026f8a:	681b      	ldr	r3, [r3, #0]
 8026f8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8026f90:	2b00      	cmp	r3, #0
 8026f92:	d018      	beq.n	8026fc6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8026f94:	687b      	ldr	r3, [r7, #4]
 8026f96:	681b      	ldr	r3, [r3, #0]
 8026f98:	681b      	ldr	r3, [r3, #0]
 8026f9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8026f9e:	2b00      	cmp	r3, #0
 8026fa0:	d108      	bne.n	8026fb4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8026fa2:	687b      	ldr	r3, [r7, #4]
 8026fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026fa6:	2b00      	cmp	r3, #0
 8026fa8:	d024      	beq.n	8026ff4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8026faa:	687b      	ldr	r3, [r7, #4]
 8026fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026fae:	6878      	ldr	r0, [r7, #4]
 8026fb0:	4798      	blx	r3
 8026fb2:	e01f      	b.n	8026ff4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8026fb4:	687b      	ldr	r3, [r7, #4]
 8026fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8026fb8:	2b00      	cmp	r3, #0
 8026fba:	d01b      	beq.n	8026ff4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8026fbc:	687b      	ldr	r3, [r7, #4]
 8026fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8026fc0:	6878      	ldr	r0, [r7, #4]
 8026fc2:	4798      	blx	r3
 8026fc4:	e016      	b.n	8026ff4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8026fc6:	687b      	ldr	r3, [r7, #4]
 8026fc8:	681b      	ldr	r3, [r3, #0]
 8026fca:	681b      	ldr	r3, [r3, #0]
 8026fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8026fd0:	2b00      	cmp	r3, #0
 8026fd2:	d107      	bne.n	8026fe4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8026fd4:	687b      	ldr	r3, [r7, #4]
 8026fd6:	681b      	ldr	r3, [r3, #0]
 8026fd8:	681a      	ldr	r2, [r3, #0]
 8026fda:	687b      	ldr	r3, [r7, #4]
 8026fdc:	681b      	ldr	r3, [r3, #0]
 8026fde:	f022 0208 	bic.w	r2, r2, #8
 8026fe2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8026fe4:	687b      	ldr	r3, [r7, #4]
 8026fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026fe8:	2b00      	cmp	r3, #0
 8026fea:	d003      	beq.n	8026ff4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8026fec:	687b      	ldr	r3, [r7, #4]
 8026fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8026ff0:	6878      	ldr	r0, [r7, #4]
 8026ff2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8026ff4:	687b      	ldr	r3, [r7, #4]
 8026ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8026ff8:	2220      	movs	r2, #32
 8026ffa:	409a      	lsls	r2, r3
 8026ffc:	68fb      	ldr	r3, [r7, #12]
 8026ffe:	4013      	ands	r3, r2
 8027000:	2b00      	cmp	r3, #0
 8027002:	f000 808e 	beq.w	8027122 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8027006:	687b      	ldr	r3, [r7, #4]
 8027008:	681b      	ldr	r3, [r3, #0]
 802700a:	681b      	ldr	r3, [r3, #0]
 802700c:	f003 0310 	and.w	r3, r3, #16
 8027010:	2b00      	cmp	r3, #0
 8027012:	f000 8086 	beq.w	8027122 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8027016:	687b      	ldr	r3, [r7, #4]
 8027018:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 802701a:	2220      	movs	r2, #32
 802701c:	409a      	lsls	r2, r3
 802701e:	693b      	ldr	r3, [r7, #16]
 8027020:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8027022:	687b      	ldr	r3, [r7, #4]
 8027024:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8027028:	b2db      	uxtb	r3, r3
 802702a:	2b05      	cmp	r3, #5
 802702c:	d136      	bne.n	802709c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 802702e:	687b      	ldr	r3, [r7, #4]
 8027030:	681b      	ldr	r3, [r3, #0]
 8027032:	681a      	ldr	r2, [r3, #0]
 8027034:	687b      	ldr	r3, [r7, #4]
 8027036:	681b      	ldr	r3, [r3, #0]
 8027038:	f022 0216 	bic.w	r2, r2, #22
 802703c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 802703e:	687b      	ldr	r3, [r7, #4]
 8027040:	681b      	ldr	r3, [r3, #0]
 8027042:	695a      	ldr	r2, [r3, #20]
 8027044:	687b      	ldr	r3, [r7, #4]
 8027046:	681b      	ldr	r3, [r3, #0]
 8027048:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 802704c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 802704e:	687b      	ldr	r3, [r7, #4]
 8027050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8027052:	2b00      	cmp	r3, #0
 8027054:	d103      	bne.n	802705e <HAL_DMA_IRQHandler+0x1da>
 8027056:	687b      	ldr	r3, [r7, #4]
 8027058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 802705a:	2b00      	cmp	r3, #0
 802705c:	d007      	beq.n	802706e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 802705e:	687b      	ldr	r3, [r7, #4]
 8027060:	681b      	ldr	r3, [r3, #0]
 8027062:	681a      	ldr	r2, [r3, #0]
 8027064:	687b      	ldr	r3, [r7, #4]
 8027066:	681b      	ldr	r3, [r3, #0]
 8027068:	f022 0208 	bic.w	r2, r2, #8
 802706c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 802706e:	687b      	ldr	r3, [r7, #4]
 8027070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8027072:	223f      	movs	r2, #63	; 0x3f
 8027074:	409a      	lsls	r2, r3
 8027076:	693b      	ldr	r3, [r7, #16]
 8027078:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 802707a:	687b      	ldr	r3, [r7, #4]
 802707c:	2200      	movs	r2, #0
 802707e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8027082:	687b      	ldr	r3, [r7, #4]
 8027084:	2201      	movs	r2, #1
 8027086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 802708a:	687b      	ldr	r3, [r7, #4]
 802708c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 802708e:	2b00      	cmp	r3, #0
 8027090:	d07d      	beq.n	802718e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8027092:	687b      	ldr	r3, [r7, #4]
 8027094:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8027096:	6878      	ldr	r0, [r7, #4]
 8027098:	4798      	blx	r3
        }
        return;
 802709a:	e078      	b.n	802718e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 802709c:	687b      	ldr	r3, [r7, #4]
 802709e:	681b      	ldr	r3, [r3, #0]
 80270a0:	681b      	ldr	r3, [r3, #0]
 80270a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80270a6:	2b00      	cmp	r3, #0
 80270a8:	d01c      	beq.n	80270e4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80270aa:	687b      	ldr	r3, [r7, #4]
 80270ac:	681b      	ldr	r3, [r3, #0]
 80270ae:	681b      	ldr	r3, [r3, #0]
 80270b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80270b4:	2b00      	cmp	r3, #0
 80270b6:	d108      	bne.n	80270ca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80270b8:	687b      	ldr	r3, [r7, #4]
 80270ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80270bc:	2b00      	cmp	r3, #0
 80270be:	d030      	beq.n	8027122 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80270c0:	687b      	ldr	r3, [r7, #4]
 80270c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80270c4:	6878      	ldr	r0, [r7, #4]
 80270c6:	4798      	blx	r3
 80270c8:	e02b      	b.n	8027122 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80270ca:	687b      	ldr	r3, [r7, #4]
 80270cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80270ce:	2b00      	cmp	r3, #0
 80270d0:	d027      	beq.n	8027122 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80270d2:	687b      	ldr	r3, [r7, #4]
 80270d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80270d6:	6878      	ldr	r0, [r7, #4]
 80270d8:	4798      	blx	r3
 80270da:	e022      	b.n	8027122 <HAL_DMA_IRQHandler+0x29e>
 80270dc:	20000004 	.word	0x20000004
 80270e0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80270e4:	687b      	ldr	r3, [r7, #4]
 80270e6:	681b      	ldr	r3, [r3, #0]
 80270e8:	681b      	ldr	r3, [r3, #0]
 80270ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80270ee:	2b00      	cmp	r3, #0
 80270f0:	d10f      	bne.n	8027112 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80270f2:	687b      	ldr	r3, [r7, #4]
 80270f4:	681b      	ldr	r3, [r3, #0]
 80270f6:	681a      	ldr	r2, [r3, #0]
 80270f8:	687b      	ldr	r3, [r7, #4]
 80270fa:	681b      	ldr	r3, [r3, #0]
 80270fc:	f022 0210 	bic.w	r2, r2, #16
 8027100:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8027102:	687b      	ldr	r3, [r7, #4]
 8027104:	2200      	movs	r2, #0
 8027106:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 802710a:	687b      	ldr	r3, [r7, #4]
 802710c:	2201      	movs	r2, #1
 802710e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8027112:	687b      	ldr	r3, [r7, #4]
 8027114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8027116:	2b00      	cmp	r3, #0
 8027118:	d003      	beq.n	8027122 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 802711a:	687b      	ldr	r3, [r7, #4]
 802711c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802711e:	6878      	ldr	r0, [r7, #4]
 8027120:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8027122:	687b      	ldr	r3, [r7, #4]
 8027124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8027126:	2b00      	cmp	r3, #0
 8027128:	d032      	beq.n	8027190 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 802712a:	687b      	ldr	r3, [r7, #4]
 802712c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802712e:	f003 0301 	and.w	r3, r3, #1
 8027132:	2b00      	cmp	r3, #0
 8027134:	d022      	beq.n	802717c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8027136:	687b      	ldr	r3, [r7, #4]
 8027138:	2205      	movs	r2, #5
 802713a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 802713e:	687b      	ldr	r3, [r7, #4]
 8027140:	681b      	ldr	r3, [r3, #0]
 8027142:	681a      	ldr	r2, [r3, #0]
 8027144:	687b      	ldr	r3, [r7, #4]
 8027146:	681b      	ldr	r3, [r3, #0]
 8027148:	f022 0201 	bic.w	r2, r2, #1
 802714c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 802714e:	68bb      	ldr	r3, [r7, #8]
 8027150:	3301      	adds	r3, #1
 8027152:	60bb      	str	r3, [r7, #8]
 8027154:	697a      	ldr	r2, [r7, #20]
 8027156:	429a      	cmp	r2, r3
 8027158:	d307      	bcc.n	802716a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 802715a:	687b      	ldr	r3, [r7, #4]
 802715c:	681b      	ldr	r3, [r3, #0]
 802715e:	681b      	ldr	r3, [r3, #0]
 8027160:	f003 0301 	and.w	r3, r3, #1
 8027164:	2b00      	cmp	r3, #0
 8027166:	d1f2      	bne.n	802714e <HAL_DMA_IRQHandler+0x2ca>
 8027168:	e000      	b.n	802716c <HAL_DMA_IRQHandler+0x2e8>
          break;
 802716a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 802716c:	687b      	ldr	r3, [r7, #4]
 802716e:	2200      	movs	r2, #0
 8027170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8027174:	687b      	ldr	r3, [r7, #4]
 8027176:	2201      	movs	r2, #1
 8027178:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 802717c:	687b      	ldr	r3, [r7, #4]
 802717e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8027180:	2b00      	cmp	r3, #0
 8027182:	d005      	beq.n	8027190 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8027184:	687b      	ldr	r3, [r7, #4]
 8027186:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8027188:	6878      	ldr	r0, [r7, #4]
 802718a:	4798      	blx	r3
 802718c:	e000      	b.n	8027190 <HAL_DMA_IRQHandler+0x30c>
        return;
 802718e:	bf00      	nop
    }
  }
}
 8027190:	3718      	adds	r7, #24
 8027192:	46bd      	mov	sp, r7
 8027194:	bd80      	pop	{r7, pc}
 8027196:	bf00      	nop

08027198 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8027198:	b480      	push	{r7}
 802719a:	b085      	sub	sp, #20
 802719c:	af00      	add	r7, sp, #0
 802719e:	60f8      	str	r0, [r7, #12]
 80271a0:	60b9      	str	r1, [r7, #8]
 80271a2:	607a      	str	r2, [r7, #4]
 80271a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80271a6:	68fb      	ldr	r3, [r7, #12]
 80271a8:	681b      	ldr	r3, [r3, #0]
 80271aa:	681a      	ldr	r2, [r3, #0]
 80271ac:	68fb      	ldr	r3, [r7, #12]
 80271ae:	681b      	ldr	r3, [r3, #0]
 80271b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80271b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80271b6:	68fb      	ldr	r3, [r7, #12]
 80271b8:	681b      	ldr	r3, [r3, #0]
 80271ba:	683a      	ldr	r2, [r7, #0]
 80271bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80271be:	68fb      	ldr	r3, [r7, #12]
 80271c0:	689b      	ldr	r3, [r3, #8]
 80271c2:	2b40      	cmp	r3, #64	; 0x40
 80271c4:	d108      	bne.n	80271d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80271c6:	68fb      	ldr	r3, [r7, #12]
 80271c8:	681b      	ldr	r3, [r3, #0]
 80271ca:	687a      	ldr	r2, [r7, #4]
 80271cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80271ce:	68fb      	ldr	r3, [r7, #12]
 80271d0:	681b      	ldr	r3, [r3, #0]
 80271d2:	68ba      	ldr	r2, [r7, #8]
 80271d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80271d6:	e007      	b.n	80271e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80271d8:	68fb      	ldr	r3, [r7, #12]
 80271da:	681b      	ldr	r3, [r3, #0]
 80271dc:	68ba      	ldr	r2, [r7, #8]
 80271de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80271e0:	68fb      	ldr	r3, [r7, #12]
 80271e2:	681b      	ldr	r3, [r3, #0]
 80271e4:	687a      	ldr	r2, [r7, #4]
 80271e6:	60da      	str	r2, [r3, #12]
}
 80271e8:	bf00      	nop
 80271ea:	3714      	adds	r7, #20
 80271ec:	46bd      	mov	sp, r7
 80271ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80271f2:	4770      	bx	lr

080271f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80271f4:	b480      	push	{r7}
 80271f6:	b085      	sub	sp, #20
 80271f8:	af00      	add	r7, sp, #0
 80271fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80271fc:	687b      	ldr	r3, [r7, #4]
 80271fe:	681b      	ldr	r3, [r3, #0]
 8027200:	b2db      	uxtb	r3, r3
 8027202:	3b10      	subs	r3, #16
 8027204:	4a14      	ldr	r2, [pc, #80]	; (8027258 <DMA_CalcBaseAndBitshift+0x64>)
 8027206:	fba2 2303 	umull	r2, r3, r2, r3
 802720a:	091b      	lsrs	r3, r3, #4
 802720c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 802720e:	4a13      	ldr	r2, [pc, #76]	; (802725c <DMA_CalcBaseAndBitshift+0x68>)
 8027210:	68fb      	ldr	r3, [r7, #12]
 8027212:	4413      	add	r3, r2
 8027214:	781b      	ldrb	r3, [r3, #0]
 8027216:	461a      	mov	r2, r3
 8027218:	687b      	ldr	r3, [r7, #4]
 802721a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 802721c:	68fb      	ldr	r3, [r7, #12]
 802721e:	2b03      	cmp	r3, #3
 8027220:	d909      	bls.n	8027236 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8027222:	687b      	ldr	r3, [r7, #4]
 8027224:	681b      	ldr	r3, [r3, #0]
 8027226:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802722a:	f023 0303 	bic.w	r3, r3, #3
 802722e:	1d1a      	adds	r2, r3, #4
 8027230:	687b      	ldr	r3, [r7, #4]
 8027232:	659a      	str	r2, [r3, #88]	; 0x58
 8027234:	e007      	b.n	8027246 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8027236:	687b      	ldr	r3, [r7, #4]
 8027238:	681b      	ldr	r3, [r3, #0]
 802723a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 802723e:	f023 0303 	bic.w	r3, r3, #3
 8027242:	687a      	ldr	r2, [r7, #4]
 8027244:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8027246:	687b      	ldr	r3, [r7, #4]
 8027248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 802724a:	4618      	mov	r0, r3
 802724c:	3714      	adds	r7, #20
 802724e:	46bd      	mov	sp, r7
 8027250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027254:	4770      	bx	lr
 8027256:	bf00      	nop
 8027258:	aaaaaaab 	.word	0xaaaaaaab
 802725c:	0802cad8 	.word	0x0802cad8

08027260 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8027260:	b480      	push	{r7}
 8027262:	b085      	sub	sp, #20
 8027264:	af00      	add	r7, sp, #0
 8027266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8027268:	2300      	movs	r3, #0
 802726a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 802726c:	687b      	ldr	r3, [r7, #4]
 802726e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8027270:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8027272:	687b      	ldr	r3, [r7, #4]
 8027274:	699b      	ldr	r3, [r3, #24]
 8027276:	2b00      	cmp	r3, #0
 8027278:	d11f      	bne.n	80272ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 802727a:	68bb      	ldr	r3, [r7, #8]
 802727c:	2b03      	cmp	r3, #3
 802727e:	d855      	bhi.n	802732c <DMA_CheckFifoParam+0xcc>
 8027280:	a201      	add	r2, pc, #4	; (adr r2, 8027288 <DMA_CheckFifoParam+0x28>)
 8027282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8027286:	bf00      	nop
 8027288:	08027299 	.word	0x08027299
 802728c:	080272ab 	.word	0x080272ab
 8027290:	08027299 	.word	0x08027299
 8027294:	0802732d 	.word	0x0802732d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8027298:	687b      	ldr	r3, [r7, #4]
 802729a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802729c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80272a0:	2b00      	cmp	r3, #0
 80272a2:	d045      	beq.n	8027330 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80272a4:	2301      	movs	r3, #1
 80272a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80272a8:	e042      	b.n	8027330 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80272aa:	687b      	ldr	r3, [r7, #4]
 80272ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80272ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80272b2:	d13f      	bne.n	8027334 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80272b4:	2301      	movs	r3, #1
 80272b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80272b8:	e03c      	b.n	8027334 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80272ba:	687b      	ldr	r3, [r7, #4]
 80272bc:	699b      	ldr	r3, [r3, #24]
 80272be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80272c2:	d121      	bne.n	8027308 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80272c4:	68bb      	ldr	r3, [r7, #8]
 80272c6:	2b03      	cmp	r3, #3
 80272c8:	d836      	bhi.n	8027338 <DMA_CheckFifoParam+0xd8>
 80272ca:	a201      	add	r2, pc, #4	; (adr r2, 80272d0 <DMA_CheckFifoParam+0x70>)
 80272cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80272d0:	080272e1 	.word	0x080272e1
 80272d4:	080272e7 	.word	0x080272e7
 80272d8:	080272e1 	.word	0x080272e1
 80272dc:	080272f9 	.word	0x080272f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80272e0:	2301      	movs	r3, #1
 80272e2:	73fb      	strb	r3, [r7, #15]
      break;
 80272e4:	e02f      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80272e6:	687b      	ldr	r3, [r7, #4]
 80272e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80272ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80272ee:	2b00      	cmp	r3, #0
 80272f0:	d024      	beq.n	802733c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80272f2:	2301      	movs	r3, #1
 80272f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80272f6:	e021      	b.n	802733c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80272f8:	687b      	ldr	r3, [r7, #4]
 80272fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80272fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8027300:	d11e      	bne.n	8027340 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8027302:	2301      	movs	r3, #1
 8027304:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8027306:	e01b      	b.n	8027340 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8027308:	68bb      	ldr	r3, [r7, #8]
 802730a:	2b02      	cmp	r3, #2
 802730c:	d902      	bls.n	8027314 <DMA_CheckFifoParam+0xb4>
 802730e:	2b03      	cmp	r3, #3
 8027310:	d003      	beq.n	802731a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8027312:	e018      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8027314:	2301      	movs	r3, #1
 8027316:	73fb      	strb	r3, [r7, #15]
      break;
 8027318:	e015      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802731a:	687b      	ldr	r3, [r7, #4]
 802731c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802731e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8027322:	2b00      	cmp	r3, #0
 8027324:	d00e      	beq.n	8027344 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8027326:	2301      	movs	r3, #1
 8027328:	73fb      	strb	r3, [r7, #15]
      break;
 802732a:	e00b      	b.n	8027344 <DMA_CheckFifoParam+0xe4>
      break;
 802732c:	bf00      	nop
 802732e:	e00a      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
      break;
 8027330:	bf00      	nop
 8027332:	e008      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
      break;
 8027334:	bf00      	nop
 8027336:	e006      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
      break;
 8027338:	bf00      	nop
 802733a:	e004      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
      break;
 802733c:	bf00      	nop
 802733e:	e002      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
      break;   
 8027340:	bf00      	nop
 8027342:	e000      	b.n	8027346 <DMA_CheckFifoParam+0xe6>
      break;
 8027344:	bf00      	nop
    }
  } 
  
  return status; 
 8027346:	7bfb      	ldrb	r3, [r7, #15]
}
 8027348:	4618      	mov	r0, r3
 802734a:	3714      	adds	r7, #20
 802734c:	46bd      	mov	sp, r7
 802734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027352:	4770      	bx	lr

08027354 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8027354:	b580      	push	{r7, lr}
 8027356:	b086      	sub	sp, #24
 8027358:	af00      	add	r7, sp, #0
 802735a:	60f8      	str	r0, [r7, #12]
 802735c:	60b9      	str	r1, [r7, #8]
 802735e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8027362:	2301      	movs	r3, #1
 8027364:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8027366:	4b23      	ldr	r3, [pc, #140]	; (80273f4 <HAL_FLASH_Program+0xa0>)
 8027368:	7e1b      	ldrb	r3, [r3, #24]
 802736a:	2b01      	cmp	r3, #1
 802736c:	d101      	bne.n	8027372 <HAL_FLASH_Program+0x1e>
 802736e:	2302      	movs	r3, #2
 8027370:	e03b      	b.n	80273ea <HAL_FLASH_Program+0x96>
 8027372:	4b20      	ldr	r3, [pc, #128]	; (80273f4 <HAL_FLASH_Program+0xa0>)
 8027374:	2201      	movs	r2, #1
 8027376:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8027378:	f24c 3050 	movw	r0, #50000	; 0xc350
 802737c:	f000 f870 	bl	8027460 <FLASH_WaitForLastOperation>
 8027380:	4603      	mov	r3, r0
 8027382:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8027384:	7dfb      	ldrb	r3, [r7, #23]
 8027386:	2b00      	cmp	r3, #0
 8027388:	d12b      	bne.n	80273e2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 802738a:	68fb      	ldr	r3, [r7, #12]
 802738c:	2b00      	cmp	r3, #0
 802738e:	d105      	bne.n	802739c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8027390:	783b      	ldrb	r3, [r7, #0]
 8027392:	4619      	mov	r1, r3
 8027394:	68b8      	ldr	r0, [r7, #8]
 8027396:	f000 f919 	bl	80275cc <FLASH_Program_Byte>
 802739a:	e016      	b.n	80273ca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 802739c:	68fb      	ldr	r3, [r7, #12]
 802739e:	2b01      	cmp	r3, #1
 80273a0:	d105      	bne.n	80273ae <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80273a2:	883b      	ldrh	r3, [r7, #0]
 80273a4:	4619      	mov	r1, r3
 80273a6:	68b8      	ldr	r0, [r7, #8]
 80273a8:	f000 f8ec 	bl	8027584 <FLASH_Program_HalfWord>
 80273ac:	e00d      	b.n	80273ca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80273ae:	68fb      	ldr	r3, [r7, #12]
 80273b0:	2b02      	cmp	r3, #2
 80273b2:	d105      	bne.n	80273c0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80273b4:	683b      	ldr	r3, [r7, #0]
 80273b6:	4619      	mov	r1, r3
 80273b8:	68b8      	ldr	r0, [r7, #8]
 80273ba:	f000 f8c1 	bl	8027540 <FLASH_Program_Word>
 80273be:	e004      	b.n	80273ca <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80273c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80273c4:	68b8      	ldr	r0, [r7, #8]
 80273c6:	f000 f88b 	bl	80274e0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80273ca:	f24c 3050 	movw	r0, #50000	; 0xc350
 80273ce:	f000 f847 	bl	8027460 <FLASH_WaitForLastOperation>
 80273d2:	4603      	mov	r3, r0
 80273d4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80273d6:	4b08      	ldr	r3, [pc, #32]	; (80273f8 <HAL_FLASH_Program+0xa4>)
 80273d8:	691b      	ldr	r3, [r3, #16]
 80273da:	4a07      	ldr	r2, [pc, #28]	; (80273f8 <HAL_FLASH_Program+0xa4>)
 80273dc:	f023 0301 	bic.w	r3, r3, #1
 80273e0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80273e2:	4b04      	ldr	r3, [pc, #16]	; (80273f4 <HAL_FLASH_Program+0xa0>)
 80273e4:	2200      	movs	r2, #0
 80273e6:	761a      	strb	r2, [r3, #24]
  
  return status;
 80273e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80273ea:	4618      	mov	r0, r3
 80273ec:	3718      	adds	r7, #24
 80273ee:	46bd      	mov	sp, r7
 80273f0:	bd80      	pop	{r7, pc}
 80273f2:	bf00      	nop
 80273f4:	20011524 	.word	0x20011524
 80273f8:	40023c00 	.word	0x40023c00

080273fc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80273fc:	b480      	push	{r7}
 80273fe:	b083      	sub	sp, #12
 8027400:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8027402:	2300      	movs	r3, #0
 8027404:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8027406:	4b0b      	ldr	r3, [pc, #44]	; (8027434 <HAL_FLASH_Unlock+0x38>)
 8027408:	691b      	ldr	r3, [r3, #16]
 802740a:	2b00      	cmp	r3, #0
 802740c:	da0b      	bge.n	8027426 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 802740e:	4b09      	ldr	r3, [pc, #36]	; (8027434 <HAL_FLASH_Unlock+0x38>)
 8027410:	4a09      	ldr	r2, [pc, #36]	; (8027438 <HAL_FLASH_Unlock+0x3c>)
 8027412:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8027414:	4b07      	ldr	r3, [pc, #28]	; (8027434 <HAL_FLASH_Unlock+0x38>)
 8027416:	4a09      	ldr	r2, [pc, #36]	; (802743c <HAL_FLASH_Unlock+0x40>)
 8027418:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 802741a:	4b06      	ldr	r3, [pc, #24]	; (8027434 <HAL_FLASH_Unlock+0x38>)
 802741c:	691b      	ldr	r3, [r3, #16]
 802741e:	2b00      	cmp	r3, #0
 8027420:	da01      	bge.n	8027426 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8027422:	2301      	movs	r3, #1
 8027424:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8027426:	79fb      	ldrb	r3, [r7, #7]
}
 8027428:	4618      	mov	r0, r3
 802742a:	370c      	adds	r7, #12
 802742c:	46bd      	mov	sp, r7
 802742e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027432:	4770      	bx	lr
 8027434:	40023c00 	.word	0x40023c00
 8027438:	45670123 	.word	0x45670123
 802743c:	cdef89ab 	.word	0xcdef89ab

08027440 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8027440:	b480      	push	{r7}
 8027442:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8027444:	4b05      	ldr	r3, [pc, #20]	; (802745c <HAL_FLASH_Lock+0x1c>)
 8027446:	691b      	ldr	r3, [r3, #16]
 8027448:	4a04      	ldr	r2, [pc, #16]	; (802745c <HAL_FLASH_Lock+0x1c>)
 802744a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 802744e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8027450:	2300      	movs	r3, #0
}
 8027452:	4618      	mov	r0, r3
 8027454:	46bd      	mov	sp, r7
 8027456:	f85d 7b04 	ldr.w	r7, [sp], #4
 802745a:	4770      	bx	lr
 802745c:	40023c00 	.word	0x40023c00

08027460 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8027460:	b580      	push	{r7, lr}
 8027462:	b084      	sub	sp, #16
 8027464:	af00      	add	r7, sp, #0
 8027466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8027468:	2300      	movs	r3, #0
 802746a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 802746c:	4b1a      	ldr	r3, [pc, #104]	; (80274d8 <FLASH_WaitForLastOperation+0x78>)
 802746e:	2200      	movs	r2, #0
 8027470:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8027472:	f7fe fecd 	bl	8026210 <HAL_GetTick>
 8027476:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8027478:	e010      	b.n	802749c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 802747a:	687b      	ldr	r3, [r7, #4]
 802747c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8027480:	d00c      	beq.n	802749c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8027482:	687b      	ldr	r3, [r7, #4]
 8027484:	2b00      	cmp	r3, #0
 8027486:	d007      	beq.n	8027498 <FLASH_WaitForLastOperation+0x38>
 8027488:	f7fe fec2 	bl	8026210 <HAL_GetTick>
 802748c:	4602      	mov	r2, r0
 802748e:	68fb      	ldr	r3, [r7, #12]
 8027490:	1ad3      	subs	r3, r2, r3
 8027492:	687a      	ldr	r2, [r7, #4]
 8027494:	429a      	cmp	r2, r3
 8027496:	d201      	bcs.n	802749c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8027498:	2303      	movs	r3, #3
 802749a:	e019      	b.n	80274d0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 802749c:	4b0f      	ldr	r3, [pc, #60]	; (80274dc <FLASH_WaitForLastOperation+0x7c>)
 802749e:	68db      	ldr	r3, [r3, #12]
 80274a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80274a4:	2b00      	cmp	r3, #0
 80274a6:	d1e8      	bne.n	802747a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80274a8:	4b0c      	ldr	r3, [pc, #48]	; (80274dc <FLASH_WaitForLastOperation+0x7c>)
 80274aa:	68db      	ldr	r3, [r3, #12]
 80274ac:	f003 0301 	and.w	r3, r3, #1
 80274b0:	2b00      	cmp	r3, #0
 80274b2:	d002      	beq.n	80274ba <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80274b4:	4b09      	ldr	r3, [pc, #36]	; (80274dc <FLASH_WaitForLastOperation+0x7c>)
 80274b6:	2201      	movs	r2, #1
 80274b8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80274ba:	4b08      	ldr	r3, [pc, #32]	; (80274dc <FLASH_WaitForLastOperation+0x7c>)
 80274bc:	68db      	ldr	r3, [r3, #12]
 80274be:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80274c2:	2b00      	cmp	r3, #0
 80274c4:	d003      	beq.n	80274ce <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80274c6:	f000 f8a3 	bl	8027610 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80274ca:	2301      	movs	r3, #1
 80274cc:	e000      	b.n	80274d0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80274ce:	2300      	movs	r3, #0
  
}  
 80274d0:	4618      	mov	r0, r3
 80274d2:	3710      	adds	r7, #16
 80274d4:	46bd      	mov	sp, r7
 80274d6:	bd80      	pop	{r7, pc}
 80274d8:	20011524 	.word	0x20011524
 80274dc:	40023c00 	.word	0x40023c00

080274e0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80274e0:	b490      	push	{r4, r7}
 80274e2:	b084      	sub	sp, #16
 80274e4:	af00      	add	r7, sp, #0
 80274e6:	60f8      	str	r0, [r7, #12]
 80274e8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80274ec:	4b13      	ldr	r3, [pc, #76]	; (802753c <FLASH_Program_DoubleWord+0x5c>)
 80274ee:	691b      	ldr	r3, [r3, #16]
 80274f0:	4a12      	ldr	r2, [pc, #72]	; (802753c <FLASH_Program_DoubleWord+0x5c>)
 80274f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80274f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80274f8:	4b10      	ldr	r3, [pc, #64]	; (802753c <FLASH_Program_DoubleWord+0x5c>)
 80274fa:	691b      	ldr	r3, [r3, #16]
 80274fc:	4a0f      	ldr	r2, [pc, #60]	; (802753c <FLASH_Program_DoubleWord+0x5c>)
 80274fe:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8027502:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8027504:	4b0d      	ldr	r3, [pc, #52]	; (802753c <FLASH_Program_DoubleWord+0x5c>)
 8027506:	691b      	ldr	r3, [r3, #16]
 8027508:	4a0c      	ldr	r2, [pc, #48]	; (802753c <FLASH_Program_DoubleWord+0x5c>)
 802750a:	f043 0301 	orr.w	r3, r3, #1
 802750e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8027510:	68fb      	ldr	r3, [r7, #12]
 8027512:	683a      	ldr	r2, [r7, #0]
 8027514:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8027516:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 802751a:	e9d7 1200 	ldrd	r1, r2, [r7]
 802751e:	f04f 0300 	mov.w	r3, #0
 8027522:	f04f 0400 	mov.w	r4, #0
 8027526:	0013      	movs	r3, r2
 8027528:	2400      	movs	r4, #0
 802752a:	68fa      	ldr	r2, [r7, #12]
 802752c:	3204      	adds	r2, #4
 802752e:	6013      	str	r3, [r2, #0]
}
 8027530:	bf00      	nop
 8027532:	3710      	adds	r7, #16
 8027534:	46bd      	mov	sp, r7
 8027536:	bc90      	pop	{r4, r7}
 8027538:	4770      	bx	lr
 802753a:	bf00      	nop
 802753c:	40023c00 	.word	0x40023c00

08027540 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8027540:	b480      	push	{r7}
 8027542:	b083      	sub	sp, #12
 8027544:	af00      	add	r7, sp, #0
 8027546:	6078      	str	r0, [r7, #4]
 8027548:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 802754a:	4b0d      	ldr	r3, [pc, #52]	; (8027580 <FLASH_Program_Word+0x40>)
 802754c:	691b      	ldr	r3, [r3, #16]
 802754e:	4a0c      	ldr	r2, [pc, #48]	; (8027580 <FLASH_Program_Word+0x40>)
 8027550:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8027554:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8027556:	4b0a      	ldr	r3, [pc, #40]	; (8027580 <FLASH_Program_Word+0x40>)
 8027558:	691b      	ldr	r3, [r3, #16]
 802755a:	4a09      	ldr	r2, [pc, #36]	; (8027580 <FLASH_Program_Word+0x40>)
 802755c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8027560:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8027562:	4b07      	ldr	r3, [pc, #28]	; (8027580 <FLASH_Program_Word+0x40>)
 8027564:	691b      	ldr	r3, [r3, #16]
 8027566:	4a06      	ldr	r2, [pc, #24]	; (8027580 <FLASH_Program_Word+0x40>)
 8027568:	f043 0301 	orr.w	r3, r3, #1
 802756c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 802756e:	687b      	ldr	r3, [r7, #4]
 8027570:	683a      	ldr	r2, [r7, #0]
 8027572:	601a      	str	r2, [r3, #0]
}
 8027574:	bf00      	nop
 8027576:	370c      	adds	r7, #12
 8027578:	46bd      	mov	sp, r7
 802757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802757e:	4770      	bx	lr
 8027580:	40023c00 	.word	0x40023c00

08027584 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8027584:	b480      	push	{r7}
 8027586:	b083      	sub	sp, #12
 8027588:	af00      	add	r7, sp, #0
 802758a:	6078      	str	r0, [r7, #4]
 802758c:	460b      	mov	r3, r1
 802758e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8027590:	4b0d      	ldr	r3, [pc, #52]	; (80275c8 <FLASH_Program_HalfWord+0x44>)
 8027592:	691b      	ldr	r3, [r3, #16]
 8027594:	4a0c      	ldr	r2, [pc, #48]	; (80275c8 <FLASH_Program_HalfWord+0x44>)
 8027596:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802759a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 802759c:	4b0a      	ldr	r3, [pc, #40]	; (80275c8 <FLASH_Program_HalfWord+0x44>)
 802759e:	691b      	ldr	r3, [r3, #16]
 80275a0:	4a09      	ldr	r2, [pc, #36]	; (80275c8 <FLASH_Program_HalfWord+0x44>)
 80275a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80275a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80275a8:	4b07      	ldr	r3, [pc, #28]	; (80275c8 <FLASH_Program_HalfWord+0x44>)
 80275aa:	691b      	ldr	r3, [r3, #16]
 80275ac:	4a06      	ldr	r2, [pc, #24]	; (80275c8 <FLASH_Program_HalfWord+0x44>)
 80275ae:	f043 0301 	orr.w	r3, r3, #1
 80275b2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80275b4:	687b      	ldr	r3, [r7, #4]
 80275b6:	887a      	ldrh	r2, [r7, #2]
 80275b8:	801a      	strh	r2, [r3, #0]
}
 80275ba:	bf00      	nop
 80275bc:	370c      	adds	r7, #12
 80275be:	46bd      	mov	sp, r7
 80275c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80275c4:	4770      	bx	lr
 80275c6:	bf00      	nop
 80275c8:	40023c00 	.word	0x40023c00

080275cc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80275cc:	b480      	push	{r7}
 80275ce:	b083      	sub	sp, #12
 80275d0:	af00      	add	r7, sp, #0
 80275d2:	6078      	str	r0, [r7, #4]
 80275d4:	460b      	mov	r3, r1
 80275d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80275d8:	4b0c      	ldr	r3, [pc, #48]	; (802760c <FLASH_Program_Byte+0x40>)
 80275da:	691b      	ldr	r3, [r3, #16]
 80275dc:	4a0b      	ldr	r2, [pc, #44]	; (802760c <FLASH_Program_Byte+0x40>)
 80275de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80275e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80275e4:	4b09      	ldr	r3, [pc, #36]	; (802760c <FLASH_Program_Byte+0x40>)
 80275e6:	4a09      	ldr	r2, [pc, #36]	; (802760c <FLASH_Program_Byte+0x40>)
 80275e8:	691b      	ldr	r3, [r3, #16]
 80275ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80275ec:	4b07      	ldr	r3, [pc, #28]	; (802760c <FLASH_Program_Byte+0x40>)
 80275ee:	691b      	ldr	r3, [r3, #16]
 80275f0:	4a06      	ldr	r2, [pc, #24]	; (802760c <FLASH_Program_Byte+0x40>)
 80275f2:	f043 0301 	orr.w	r3, r3, #1
 80275f6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80275f8:	687b      	ldr	r3, [r7, #4]
 80275fa:	78fa      	ldrb	r2, [r7, #3]
 80275fc:	701a      	strb	r2, [r3, #0]
}
 80275fe:	bf00      	nop
 8027600:	370c      	adds	r7, #12
 8027602:	46bd      	mov	sp, r7
 8027604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027608:	4770      	bx	lr
 802760a:	bf00      	nop
 802760c:	40023c00 	.word	0x40023c00

08027610 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8027610:	b480      	push	{r7}
 8027612:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8027614:	4b27      	ldr	r3, [pc, #156]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 8027616:	68db      	ldr	r3, [r3, #12]
 8027618:	f003 0310 	and.w	r3, r3, #16
 802761c:	2b00      	cmp	r3, #0
 802761e:	d008      	beq.n	8027632 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8027620:	4b25      	ldr	r3, [pc, #148]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 8027622:	69db      	ldr	r3, [r3, #28]
 8027624:	f043 0310 	orr.w	r3, r3, #16
 8027628:	4a23      	ldr	r2, [pc, #140]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 802762a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 802762c:	4b21      	ldr	r3, [pc, #132]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 802762e:	2210      	movs	r2, #16
 8027630:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8027632:	4b20      	ldr	r3, [pc, #128]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 8027634:	68db      	ldr	r3, [r3, #12]
 8027636:	f003 0320 	and.w	r3, r3, #32
 802763a:	2b00      	cmp	r3, #0
 802763c:	d008      	beq.n	8027650 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 802763e:	4b1e      	ldr	r3, [pc, #120]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 8027640:	69db      	ldr	r3, [r3, #28]
 8027642:	f043 0308 	orr.w	r3, r3, #8
 8027646:	4a1c      	ldr	r2, [pc, #112]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 8027648:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 802764a:	4b1a      	ldr	r3, [pc, #104]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 802764c:	2220      	movs	r2, #32
 802764e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8027650:	4b18      	ldr	r3, [pc, #96]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 8027652:	68db      	ldr	r3, [r3, #12]
 8027654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8027658:	2b00      	cmp	r3, #0
 802765a:	d008      	beq.n	802766e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 802765c:	4b16      	ldr	r3, [pc, #88]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 802765e:	69db      	ldr	r3, [r3, #28]
 8027660:	f043 0304 	orr.w	r3, r3, #4
 8027664:	4a14      	ldr	r2, [pc, #80]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 8027666:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8027668:	4b12      	ldr	r3, [pc, #72]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 802766a:	2240      	movs	r2, #64	; 0x40
 802766c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 802766e:	4b11      	ldr	r3, [pc, #68]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 8027670:	68db      	ldr	r3, [r3, #12]
 8027672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8027676:	2b00      	cmp	r3, #0
 8027678:	d008      	beq.n	802768c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 802767a:	4b0f      	ldr	r3, [pc, #60]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 802767c:	69db      	ldr	r3, [r3, #28]
 802767e:	f043 0302 	orr.w	r3, r3, #2
 8027682:	4a0d      	ldr	r2, [pc, #52]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 8027684:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8027686:	4b0b      	ldr	r3, [pc, #44]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 8027688:	2280      	movs	r2, #128	; 0x80
 802768a:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 802768c:	4b09      	ldr	r3, [pc, #36]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 802768e:	68db      	ldr	r3, [r3, #12]
 8027690:	f003 0302 	and.w	r3, r3, #2
 8027694:	2b00      	cmp	r3, #0
 8027696:	d008      	beq.n	80276aa <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8027698:	4b07      	ldr	r3, [pc, #28]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 802769a:	69db      	ldr	r3, [r3, #28]
 802769c:	f043 0320 	orr.w	r3, r3, #32
 80276a0:	4a05      	ldr	r2, [pc, #20]	; (80276b8 <FLASH_SetErrorCode+0xa8>)
 80276a2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80276a4:	4b03      	ldr	r3, [pc, #12]	; (80276b4 <FLASH_SetErrorCode+0xa4>)
 80276a6:	2202      	movs	r2, #2
 80276a8:	60da      	str	r2, [r3, #12]
  }
}
 80276aa:	bf00      	nop
 80276ac:	46bd      	mov	sp, r7
 80276ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80276b2:	4770      	bx	lr
 80276b4:	40023c00 	.word	0x40023c00
 80276b8:	20011524 	.word	0x20011524

080276bc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80276bc:	b580      	push	{r7, lr}
 80276be:	b084      	sub	sp, #16
 80276c0:	af00      	add	r7, sp, #0
 80276c2:	6078      	str	r0, [r7, #4]
 80276c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80276c6:	2301      	movs	r3, #1
 80276c8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80276ca:	2300      	movs	r3, #0
 80276cc:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80276ce:	4b31      	ldr	r3, [pc, #196]	; (8027794 <HAL_FLASHEx_Erase+0xd8>)
 80276d0:	7e1b      	ldrb	r3, [r3, #24]
 80276d2:	2b01      	cmp	r3, #1
 80276d4:	d101      	bne.n	80276da <HAL_FLASHEx_Erase+0x1e>
 80276d6:	2302      	movs	r3, #2
 80276d8:	e058      	b.n	802778c <HAL_FLASHEx_Erase+0xd0>
 80276da:	4b2e      	ldr	r3, [pc, #184]	; (8027794 <HAL_FLASHEx_Erase+0xd8>)
 80276dc:	2201      	movs	r2, #1
 80276de:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80276e0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80276e4:	f7ff febc 	bl	8027460 <FLASH_WaitForLastOperation>
 80276e8:	4603      	mov	r3, r0
 80276ea:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80276ec:	7bfb      	ldrb	r3, [r7, #15]
 80276ee:	2b00      	cmp	r3, #0
 80276f0:	d148      	bne.n	8027784 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80276f2:	683b      	ldr	r3, [r7, #0]
 80276f4:	f04f 32ff 	mov.w	r2, #4294967295
 80276f8:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80276fa:	687b      	ldr	r3, [r7, #4]
 80276fc:	681b      	ldr	r3, [r3, #0]
 80276fe:	2b01      	cmp	r3, #1
 8027700:	d115      	bne.n	802772e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8027702:	687b      	ldr	r3, [r7, #4]
 8027704:	691b      	ldr	r3, [r3, #16]
 8027706:	b2da      	uxtb	r2, r3
 8027708:	687b      	ldr	r3, [r7, #4]
 802770a:	685b      	ldr	r3, [r3, #4]
 802770c:	4619      	mov	r1, r3
 802770e:	4610      	mov	r0, r2
 8027710:	f000 f844 	bl	802779c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8027714:	f24c 3050 	movw	r0, #50000	; 0xc350
 8027718:	f7ff fea2 	bl	8027460 <FLASH_WaitForLastOperation>
 802771c:	4603      	mov	r3, r0
 802771e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8027720:	4b1d      	ldr	r3, [pc, #116]	; (8027798 <HAL_FLASHEx_Erase+0xdc>)
 8027722:	691b      	ldr	r3, [r3, #16]
 8027724:	4a1c      	ldr	r2, [pc, #112]	; (8027798 <HAL_FLASHEx_Erase+0xdc>)
 8027726:	f023 0304 	bic.w	r3, r3, #4
 802772a:	6113      	str	r3, [r2, #16]
 802772c:	e028      	b.n	8027780 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 802772e:	687b      	ldr	r3, [r7, #4]
 8027730:	689b      	ldr	r3, [r3, #8]
 8027732:	60bb      	str	r3, [r7, #8]
 8027734:	e01c      	b.n	8027770 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8027736:	687b      	ldr	r3, [r7, #4]
 8027738:	691b      	ldr	r3, [r3, #16]
 802773a:	b2db      	uxtb	r3, r3
 802773c:	4619      	mov	r1, r3
 802773e:	68b8      	ldr	r0, [r7, #8]
 8027740:	f000 f850 	bl	80277e4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8027744:	f24c 3050 	movw	r0, #50000	; 0xc350
 8027748:	f7ff fe8a 	bl	8027460 <FLASH_WaitForLastOperation>
 802774c:	4603      	mov	r3, r0
 802774e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8027750:	4b11      	ldr	r3, [pc, #68]	; (8027798 <HAL_FLASHEx_Erase+0xdc>)
 8027752:	691b      	ldr	r3, [r3, #16]
 8027754:	4a10      	ldr	r2, [pc, #64]	; (8027798 <HAL_FLASHEx_Erase+0xdc>)
 8027756:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 802775a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 802775c:	7bfb      	ldrb	r3, [r7, #15]
 802775e:	2b00      	cmp	r3, #0
 8027760:	d003      	beq.n	802776a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8027762:	683b      	ldr	r3, [r7, #0]
 8027764:	68ba      	ldr	r2, [r7, #8]
 8027766:	601a      	str	r2, [r3, #0]
          break;
 8027768:	e00a      	b.n	8027780 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 802776a:	68bb      	ldr	r3, [r7, #8]
 802776c:	3301      	adds	r3, #1
 802776e:	60bb      	str	r3, [r7, #8]
 8027770:	687b      	ldr	r3, [r7, #4]
 8027772:	68da      	ldr	r2, [r3, #12]
 8027774:	687b      	ldr	r3, [r7, #4]
 8027776:	689b      	ldr	r3, [r3, #8]
 8027778:	4413      	add	r3, r2
 802777a:	68ba      	ldr	r2, [r7, #8]
 802777c:	429a      	cmp	r2, r3
 802777e:	d3da      	bcc.n	8027736 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8027780:	f000 f878 	bl	8027874 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8027784:	4b03      	ldr	r3, [pc, #12]	; (8027794 <HAL_FLASHEx_Erase+0xd8>)
 8027786:	2200      	movs	r2, #0
 8027788:	761a      	strb	r2, [r3, #24]

  return status;
 802778a:	7bfb      	ldrb	r3, [r7, #15]
}
 802778c:	4618      	mov	r0, r3
 802778e:	3710      	adds	r7, #16
 8027790:	46bd      	mov	sp, r7
 8027792:	bd80      	pop	{r7, pc}
 8027794:	20011524 	.word	0x20011524
 8027798:	40023c00 	.word	0x40023c00

0802779c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 802779c:	b480      	push	{r7}
 802779e:	b083      	sub	sp, #12
 80277a0:	af00      	add	r7, sp, #0
 80277a2:	4603      	mov	r3, r0
 80277a4:	6039      	str	r1, [r7, #0]
 80277a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80277a8:	4b0d      	ldr	r3, [pc, #52]	; (80277e0 <FLASH_MassErase+0x44>)
 80277aa:	691b      	ldr	r3, [r3, #16]
 80277ac:	4a0c      	ldr	r2, [pc, #48]	; (80277e0 <FLASH_MassErase+0x44>)
 80277ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80277b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80277b4:	4b0a      	ldr	r3, [pc, #40]	; (80277e0 <FLASH_MassErase+0x44>)
 80277b6:	691b      	ldr	r3, [r3, #16]
 80277b8:	4a09      	ldr	r2, [pc, #36]	; (80277e0 <FLASH_MassErase+0x44>)
 80277ba:	f043 0304 	orr.w	r3, r3, #4
 80277be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80277c0:	4b07      	ldr	r3, [pc, #28]	; (80277e0 <FLASH_MassErase+0x44>)
 80277c2:	691a      	ldr	r2, [r3, #16]
 80277c4:	79fb      	ldrb	r3, [r7, #7]
 80277c6:	021b      	lsls	r3, r3, #8
 80277c8:	4313      	orrs	r3, r2
 80277ca:	4a05      	ldr	r2, [pc, #20]	; (80277e0 <FLASH_MassErase+0x44>)
 80277cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80277d0:	6113      	str	r3, [r2, #16]
}
 80277d2:	bf00      	nop
 80277d4:	370c      	adds	r7, #12
 80277d6:	46bd      	mov	sp, r7
 80277d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80277dc:	4770      	bx	lr
 80277de:	bf00      	nop
 80277e0:	40023c00 	.word	0x40023c00

080277e4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80277e4:	b480      	push	{r7}
 80277e6:	b085      	sub	sp, #20
 80277e8:	af00      	add	r7, sp, #0
 80277ea:	6078      	str	r0, [r7, #4]
 80277ec:	460b      	mov	r3, r1
 80277ee:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80277f0:	2300      	movs	r3, #0
 80277f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80277f4:	78fb      	ldrb	r3, [r7, #3]
 80277f6:	2b00      	cmp	r3, #0
 80277f8:	d102      	bne.n	8027800 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80277fa:	2300      	movs	r3, #0
 80277fc:	60fb      	str	r3, [r7, #12]
 80277fe:	e010      	b.n	8027822 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8027800:	78fb      	ldrb	r3, [r7, #3]
 8027802:	2b01      	cmp	r3, #1
 8027804:	d103      	bne.n	802780e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8027806:	f44f 7380 	mov.w	r3, #256	; 0x100
 802780a:	60fb      	str	r3, [r7, #12]
 802780c:	e009      	b.n	8027822 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 802780e:	78fb      	ldrb	r3, [r7, #3]
 8027810:	2b02      	cmp	r3, #2
 8027812:	d103      	bne.n	802781c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8027814:	f44f 7300 	mov.w	r3, #512	; 0x200
 8027818:	60fb      	str	r3, [r7, #12]
 802781a:	e002      	b.n	8027822 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 802781c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8027820:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8027822:	4b13      	ldr	r3, [pc, #76]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 8027824:	691b      	ldr	r3, [r3, #16]
 8027826:	4a12      	ldr	r2, [pc, #72]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 8027828:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 802782c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 802782e:	4b10      	ldr	r3, [pc, #64]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 8027830:	691a      	ldr	r2, [r3, #16]
 8027832:	490f      	ldr	r1, [pc, #60]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 8027834:	68fb      	ldr	r3, [r7, #12]
 8027836:	4313      	orrs	r3, r2
 8027838:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 802783a:	4b0d      	ldr	r3, [pc, #52]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 802783c:	691b      	ldr	r3, [r3, #16]
 802783e:	4a0c      	ldr	r2, [pc, #48]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 8027840:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8027844:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8027846:	4b0a      	ldr	r3, [pc, #40]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 8027848:	691a      	ldr	r2, [r3, #16]
 802784a:	687b      	ldr	r3, [r7, #4]
 802784c:	00db      	lsls	r3, r3, #3
 802784e:	4313      	orrs	r3, r2
 8027850:	4a07      	ldr	r2, [pc, #28]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 8027852:	f043 0302 	orr.w	r3, r3, #2
 8027856:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8027858:	4b05      	ldr	r3, [pc, #20]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 802785a:	691b      	ldr	r3, [r3, #16]
 802785c:	4a04      	ldr	r2, [pc, #16]	; (8027870 <FLASH_Erase_Sector+0x8c>)
 802785e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8027862:	6113      	str	r3, [r2, #16]
}
 8027864:	bf00      	nop
 8027866:	3714      	adds	r7, #20
 8027868:	46bd      	mov	sp, r7
 802786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802786e:	4770      	bx	lr
 8027870:	40023c00 	.word	0x40023c00

08027874 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8027874:	b480      	push	{r7}
 8027876:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8027878:	4b20      	ldr	r3, [pc, #128]	; (80278fc <FLASH_FlushCaches+0x88>)
 802787a:	681b      	ldr	r3, [r3, #0]
 802787c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8027880:	2b00      	cmp	r3, #0
 8027882:	d017      	beq.n	80278b4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8027884:	4b1d      	ldr	r3, [pc, #116]	; (80278fc <FLASH_FlushCaches+0x88>)
 8027886:	681b      	ldr	r3, [r3, #0]
 8027888:	4a1c      	ldr	r2, [pc, #112]	; (80278fc <FLASH_FlushCaches+0x88>)
 802788a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 802788e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8027890:	4b1a      	ldr	r3, [pc, #104]	; (80278fc <FLASH_FlushCaches+0x88>)
 8027892:	681b      	ldr	r3, [r3, #0]
 8027894:	4a19      	ldr	r2, [pc, #100]	; (80278fc <FLASH_FlushCaches+0x88>)
 8027896:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 802789a:	6013      	str	r3, [r2, #0]
 802789c:	4b17      	ldr	r3, [pc, #92]	; (80278fc <FLASH_FlushCaches+0x88>)
 802789e:	681b      	ldr	r3, [r3, #0]
 80278a0:	4a16      	ldr	r2, [pc, #88]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80278a6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80278a8:	4b14      	ldr	r3, [pc, #80]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278aa:	681b      	ldr	r3, [r3, #0]
 80278ac:	4a13      	ldr	r2, [pc, #76]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80278b2:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80278b4:	4b11      	ldr	r3, [pc, #68]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278b6:	681b      	ldr	r3, [r3, #0]
 80278b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80278bc:	2b00      	cmp	r3, #0
 80278be:	d017      	beq.n	80278f0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80278c0:	4b0e      	ldr	r3, [pc, #56]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278c2:	681b      	ldr	r3, [r3, #0]
 80278c4:	4a0d      	ldr	r2, [pc, #52]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80278ca:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80278cc:	4b0b      	ldr	r3, [pc, #44]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278ce:	681b      	ldr	r3, [r3, #0]
 80278d0:	4a0a      	ldr	r2, [pc, #40]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80278d6:	6013      	str	r3, [r2, #0]
 80278d8:	4b08      	ldr	r3, [pc, #32]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278da:	681b      	ldr	r3, [r3, #0]
 80278dc:	4a07      	ldr	r2, [pc, #28]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80278e2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80278e4:	4b05      	ldr	r3, [pc, #20]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278e6:	681b      	ldr	r3, [r3, #0]
 80278e8:	4a04      	ldr	r2, [pc, #16]	; (80278fc <FLASH_FlushCaches+0x88>)
 80278ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80278ee:	6013      	str	r3, [r2, #0]
  }
}
 80278f0:	bf00      	nop
 80278f2:	46bd      	mov	sp, r7
 80278f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80278f8:	4770      	bx	lr
 80278fa:	bf00      	nop
 80278fc:	40023c00 	.word	0x40023c00

08027900 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8027900:	b480      	push	{r7}
 8027902:	b089      	sub	sp, #36	; 0x24
 8027904:	af00      	add	r7, sp, #0
 8027906:	6078      	str	r0, [r7, #4]
 8027908:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 802790a:	2300      	movs	r3, #0
 802790c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 802790e:	2300      	movs	r3, #0
 8027910:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8027912:	2300      	movs	r3, #0
 8027914:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8027916:	2300      	movs	r3, #0
 8027918:	61fb      	str	r3, [r7, #28]
 802791a:	e16b      	b.n	8027bf4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 802791c:	2201      	movs	r2, #1
 802791e:	69fb      	ldr	r3, [r7, #28]
 8027920:	fa02 f303 	lsl.w	r3, r2, r3
 8027924:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8027926:	683b      	ldr	r3, [r7, #0]
 8027928:	681b      	ldr	r3, [r3, #0]
 802792a:	697a      	ldr	r2, [r7, #20]
 802792c:	4013      	ands	r3, r2
 802792e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8027930:	693a      	ldr	r2, [r7, #16]
 8027932:	697b      	ldr	r3, [r7, #20]
 8027934:	429a      	cmp	r2, r3
 8027936:	f040 815a 	bne.w	8027bee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802793a:	683b      	ldr	r3, [r7, #0]
 802793c:	685b      	ldr	r3, [r3, #4]
 802793e:	2b01      	cmp	r3, #1
 8027940:	d00b      	beq.n	802795a <HAL_GPIO_Init+0x5a>
 8027942:	683b      	ldr	r3, [r7, #0]
 8027944:	685b      	ldr	r3, [r3, #4]
 8027946:	2b02      	cmp	r3, #2
 8027948:	d007      	beq.n	802795a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 802794a:	683b      	ldr	r3, [r7, #0]
 802794c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 802794e:	2b11      	cmp	r3, #17
 8027950:	d003      	beq.n	802795a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8027952:	683b      	ldr	r3, [r7, #0]
 8027954:	685b      	ldr	r3, [r3, #4]
 8027956:	2b12      	cmp	r3, #18
 8027958:	d130      	bne.n	80279bc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 802795a:	687b      	ldr	r3, [r7, #4]
 802795c:	689b      	ldr	r3, [r3, #8]
 802795e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8027960:	69fb      	ldr	r3, [r7, #28]
 8027962:	005b      	lsls	r3, r3, #1
 8027964:	2203      	movs	r2, #3
 8027966:	fa02 f303 	lsl.w	r3, r2, r3
 802796a:	43db      	mvns	r3, r3
 802796c:	69ba      	ldr	r2, [r7, #24]
 802796e:	4013      	ands	r3, r2
 8027970:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8027972:	683b      	ldr	r3, [r7, #0]
 8027974:	68da      	ldr	r2, [r3, #12]
 8027976:	69fb      	ldr	r3, [r7, #28]
 8027978:	005b      	lsls	r3, r3, #1
 802797a:	fa02 f303 	lsl.w	r3, r2, r3
 802797e:	69ba      	ldr	r2, [r7, #24]
 8027980:	4313      	orrs	r3, r2
 8027982:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8027984:	687b      	ldr	r3, [r7, #4]
 8027986:	69ba      	ldr	r2, [r7, #24]
 8027988:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 802798a:	687b      	ldr	r3, [r7, #4]
 802798c:	685b      	ldr	r3, [r3, #4]
 802798e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8027990:	2201      	movs	r2, #1
 8027992:	69fb      	ldr	r3, [r7, #28]
 8027994:	fa02 f303 	lsl.w	r3, r2, r3
 8027998:	43db      	mvns	r3, r3
 802799a:	69ba      	ldr	r2, [r7, #24]
 802799c:	4013      	ands	r3, r2
 802799e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80279a0:	683b      	ldr	r3, [r7, #0]
 80279a2:	685b      	ldr	r3, [r3, #4]
 80279a4:	091b      	lsrs	r3, r3, #4
 80279a6:	f003 0201 	and.w	r2, r3, #1
 80279aa:	69fb      	ldr	r3, [r7, #28]
 80279ac:	fa02 f303 	lsl.w	r3, r2, r3
 80279b0:	69ba      	ldr	r2, [r7, #24]
 80279b2:	4313      	orrs	r3, r2
 80279b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80279b6:	687b      	ldr	r3, [r7, #4]
 80279b8:	69ba      	ldr	r2, [r7, #24]
 80279ba:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80279bc:	687b      	ldr	r3, [r7, #4]
 80279be:	68db      	ldr	r3, [r3, #12]
 80279c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80279c2:	69fb      	ldr	r3, [r7, #28]
 80279c4:	005b      	lsls	r3, r3, #1
 80279c6:	2203      	movs	r2, #3
 80279c8:	fa02 f303 	lsl.w	r3, r2, r3
 80279cc:	43db      	mvns	r3, r3
 80279ce:	69ba      	ldr	r2, [r7, #24]
 80279d0:	4013      	ands	r3, r2
 80279d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80279d4:	683b      	ldr	r3, [r7, #0]
 80279d6:	689a      	ldr	r2, [r3, #8]
 80279d8:	69fb      	ldr	r3, [r7, #28]
 80279da:	005b      	lsls	r3, r3, #1
 80279dc:	fa02 f303 	lsl.w	r3, r2, r3
 80279e0:	69ba      	ldr	r2, [r7, #24]
 80279e2:	4313      	orrs	r3, r2
 80279e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80279e6:	687b      	ldr	r3, [r7, #4]
 80279e8:	69ba      	ldr	r2, [r7, #24]
 80279ea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80279ec:	683b      	ldr	r3, [r7, #0]
 80279ee:	685b      	ldr	r3, [r3, #4]
 80279f0:	2b02      	cmp	r3, #2
 80279f2:	d003      	beq.n	80279fc <HAL_GPIO_Init+0xfc>
 80279f4:	683b      	ldr	r3, [r7, #0]
 80279f6:	685b      	ldr	r3, [r3, #4]
 80279f8:	2b12      	cmp	r3, #18
 80279fa:	d123      	bne.n	8027a44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80279fc:	69fb      	ldr	r3, [r7, #28]
 80279fe:	08da      	lsrs	r2, r3, #3
 8027a00:	687b      	ldr	r3, [r7, #4]
 8027a02:	3208      	adds	r2, #8
 8027a04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8027a08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8027a0a:	69fb      	ldr	r3, [r7, #28]
 8027a0c:	f003 0307 	and.w	r3, r3, #7
 8027a10:	009b      	lsls	r3, r3, #2
 8027a12:	220f      	movs	r2, #15
 8027a14:	fa02 f303 	lsl.w	r3, r2, r3
 8027a18:	43db      	mvns	r3, r3
 8027a1a:	69ba      	ldr	r2, [r7, #24]
 8027a1c:	4013      	ands	r3, r2
 8027a1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8027a20:	683b      	ldr	r3, [r7, #0]
 8027a22:	691a      	ldr	r2, [r3, #16]
 8027a24:	69fb      	ldr	r3, [r7, #28]
 8027a26:	f003 0307 	and.w	r3, r3, #7
 8027a2a:	009b      	lsls	r3, r3, #2
 8027a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8027a30:	69ba      	ldr	r2, [r7, #24]
 8027a32:	4313      	orrs	r3, r2
 8027a34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8027a36:	69fb      	ldr	r3, [r7, #28]
 8027a38:	08da      	lsrs	r2, r3, #3
 8027a3a:	687b      	ldr	r3, [r7, #4]
 8027a3c:	3208      	adds	r2, #8
 8027a3e:	69b9      	ldr	r1, [r7, #24]
 8027a40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8027a44:	687b      	ldr	r3, [r7, #4]
 8027a46:	681b      	ldr	r3, [r3, #0]
 8027a48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8027a4a:	69fb      	ldr	r3, [r7, #28]
 8027a4c:	005b      	lsls	r3, r3, #1
 8027a4e:	2203      	movs	r2, #3
 8027a50:	fa02 f303 	lsl.w	r3, r2, r3
 8027a54:	43db      	mvns	r3, r3
 8027a56:	69ba      	ldr	r2, [r7, #24]
 8027a58:	4013      	ands	r3, r2
 8027a5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8027a5c:	683b      	ldr	r3, [r7, #0]
 8027a5e:	685b      	ldr	r3, [r3, #4]
 8027a60:	f003 0203 	and.w	r2, r3, #3
 8027a64:	69fb      	ldr	r3, [r7, #28]
 8027a66:	005b      	lsls	r3, r3, #1
 8027a68:	fa02 f303 	lsl.w	r3, r2, r3
 8027a6c:	69ba      	ldr	r2, [r7, #24]
 8027a6e:	4313      	orrs	r3, r2
 8027a70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8027a72:	687b      	ldr	r3, [r7, #4]
 8027a74:	69ba      	ldr	r2, [r7, #24]
 8027a76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8027a78:	683b      	ldr	r3, [r7, #0]
 8027a7a:	685b      	ldr	r3, [r3, #4]
 8027a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8027a80:	2b00      	cmp	r3, #0
 8027a82:	f000 80b4 	beq.w	8027bee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8027a86:	2300      	movs	r3, #0
 8027a88:	60fb      	str	r3, [r7, #12]
 8027a8a:	4b5f      	ldr	r3, [pc, #380]	; (8027c08 <HAL_GPIO_Init+0x308>)
 8027a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8027a8e:	4a5e      	ldr	r2, [pc, #376]	; (8027c08 <HAL_GPIO_Init+0x308>)
 8027a90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8027a94:	6453      	str	r3, [r2, #68]	; 0x44
 8027a96:	4b5c      	ldr	r3, [pc, #368]	; (8027c08 <HAL_GPIO_Init+0x308>)
 8027a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8027a9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8027a9e:	60fb      	str	r3, [r7, #12]
 8027aa0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8027aa2:	4a5a      	ldr	r2, [pc, #360]	; (8027c0c <HAL_GPIO_Init+0x30c>)
 8027aa4:	69fb      	ldr	r3, [r7, #28]
 8027aa6:	089b      	lsrs	r3, r3, #2
 8027aa8:	3302      	adds	r3, #2
 8027aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8027aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8027ab0:	69fb      	ldr	r3, [r7, #28]
 8027ab2:	f003 0303 	and.w	r3, r3, #3
 8027ab6:	009b      	lsls	r3, r3, #2
 8027ab8:	220f      	movs	r2, #15
 8027aba:	fa02 f303 	lsl.w	r3, r2, r3
 8027abe:	43db      	mvns	r3, r3
 8027ac0:	69ba      	ldr	r2, [r7, #24]
 8027ac2:	4013      	ands	r3, r2
 8027ac4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8027ac6:	687b      	ldr	r3, [r7, #4]
 8027ac8:	4a51      	ldr	r2, [pc, #324]	; (8027c10 <HAL_GPIO_Init+0x310>)
 8027aca:	4293      	cmp	r3, r2
 8027acc:	d02b      	beq.n	8027b26 <HAL_GPIO_Init+0x226>
 8027ace:	687b      	ldr	r3, [r7, #4]
 8027ad0:	4a50      	ldr	r2, [pc, #320]	; (8027c14 <HAL_GPIO_Init+0x314>)
 8027ad2:	4293      	cmp	r3, r2
 8027ad4:	d025      	beq.n	8027b22 <HAL_GPIO_Init+0x222>
 8027ad6:	687b      	ldr	r3, [r7, #4]
 8027ad8:	4a4f      	ldr	r2, [pc, #316]	; (8027c18 <HAL_GPIO_Init+0x318>)
 8027ada:	4293      	cmp	r3, r2
 8027adc:	d01f      	beq.n	8027b1e <HAL_GPIO_Init+0x21e>
 8027ade:	687b      	ldr	r3, [r7, #4]
 8027ae0:	4a4e      	ldr	r2, [pc, #312]	; (8027c1c <HAL_GPIO_Init+0x31c>)
 8027ae2:	4293      	cmp	r3, r2
 8027ae4:	d019      	beq.n	8027b1a <HAL_GPIO_Init+0x21a>
 8027ae6:	687b      	ldr	r3, [r7, #4]
 8027ae8:	4a4d      	ldr	r2, [pc, #308]	; (8027c20 <HAL_GPIO_Init+0x320>)
 8027aea:	4293      	cmp	r3, r2
 8027aec:	d013      	beq.n	8027b16 <HAL_GPIO_Init+0x216>
 8027aee:	687b      	ldr	r3, [r7, #4]
 8027af0:	4a4c      	ldr	r2, [pc, #304]	; (8027c24 <HAL_GPIO_Init+0x324>)
 8027af2:	4293      	cmp	r3, r2
 8027af4:	d00d      	beq.n	8027b12 <HAL_GPIO_Init+0x212>
 8027af6:	687b      	ldr	r3, [r7, #4]
 8027af8:	4a4b      	ldr	r2, [pc, #300]	; (8027c28 <HAL_GPIO_Init+0x328>)
 8027afa:	4293      	cmp	r3, r2
 8027afc:	d007      	beq.n	8027b0e <HAL_GPIO_Init+0x20e>
 8027afe:	687b      	ldr	r3, [r7, #4]
 8027b00:	4a4a      	ldr	r2, [pc, #296]	; (8027c2c <HAL_GPIO_Init+0x32c>)
 8027b02:	4293      	cmp	r3, r2
 8027b04:	d101      	bne.n	8027b0a <HAL_GPIO_Init+0x20a>
 8027b06:	2307      	movs	r3, #7
 8027b08:	e00e      	b.n	8027b28 <HAL_GPIO_Init+0x228>
 8027b0a:	2308      	movs	r3, #8
 8027b0c:	e00c      	b.n	8027b28 <HAL_GPIO_Init+0x228>
 8027b0e:	2306      	movs	r3, #6
 8027b10:	e00a      	b.n	8027b28 <HAL_GPIO_Init+0x228>
 8027b12:	2305      	movs	r3, #5
 8027b14:	e008      	b.n	8027b28 <HAL_GPIO_Init+0x228>
 8027b16:	2304      	movs	r3, #4
 8027b18:	e006      	b.n	8027b28 <HAL_GPIO_Init+0x228>
 8027b1a:	2303      	movs	r3, #3
 8027b1c:	e004      	b.n	8027b28 <HAL_GPIO_Init+0x228>
 8027b1e:	2302      	movs	r3, #2
 8027b20:	e002      	b.n	8027b28 <HAL_GPIO_Init+0x228>
 8027b22:	2301      	movs	r3, #1
 8027b24:	e000      	b.n	8027b28 <HAL_GPIO_Init+0x228>
 8027b26:	2300      	movs	r3, #0
 8027b28:	69fa      	ldr	r2, [r7, #28]
 8027b2a:	f002 0203 	and.w	r2, r2, #3
 8027b2e:	0092      	lsls	r2, r2, #2
 8027b30:	4093      	lsls	r3, r2
 8027b32:	69ba      	ldr	r2, [r7, #24]
 8027b34:	4313      	orrs	r3, r2
 8027b36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8027b38:	4934      	ldr	r1, [pc, #208]	; (8027c0c <HAL_GPIO_Init+0x30c>)
 8027b3a:	69fb      	ldr	r3, [r7, #28]
 8027b3c:	089b      	lsrs	r3, r3, #2
 8027b3e:	3302      	adds	r3, #2
 8027b40:	69ba      	ldr	r2, [r7, #24]
 8027b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8027b46:	4b3a      	ldr	r3, [pc, #232]	; (8027c30 <HAL_GPIO_Init+0x330>)
 8027b48:	681b      	ldr	r3, [r3, #0]
 8027b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8027b4c:	693b      	ldr	r3, [r7, #16]
 8027b4e:	43db      	mvns	r3, r3
 8027b50:	69ba      	ldr	r2, [r7, #24]
 8027b52:	4013      	ands	r3, r2
 8027b54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8027b56:	683b      	ldr	r3, [r7, #0]
 8027b58:	685b      	ldr	r3, [r3, #4]
 8027b5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8027b5e:	2b00      	cmp	r3, #0
 8027b60:	d003      	beq.n	8027b6a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8027b62:	69ba      	ldr	r2, [r7, #24]
 8027b64:	693b      	ldr	r3, [r7, #16]
 8027b66:	4313      	orrs	r3, r2
 8027b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8027b6a:	4a31      	ldr	r2, [pc, #196]	; (8027c30 <HAL_GPIO_Init+0x330>)
 8027b6c:	69bb      	ldr	r3, [r7, #24]
 8027b6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8027b70:	4b2f      	ldr	r3, [pc, #188]	; (8027c30 <HAL_GPIO_Init+0x330>)
 8027b72:	685b      	ldr	r3, [r3, #4]
 8027b74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8027b76:	693b      	ldr	r3, [r7, #16]
 8027b78:	43db      	mvns	r3, r3
 8027b7a:	69ba      	ldr	r2, [r7, #24]
 8027b7c:	4013      	ands	r3, r2
 8027b7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8027b80:	683b      	ldr	r3, [r7, #0]
 8027b82:	685b      	ldr	r3, [r3, #4]
 8027b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027b88:	2b00      	cmp	r3, #0
 8027b8a:	d003      	beq.n	8027b94 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8027b8c:	69ba      	ldr	r2, [r7, #24]
 8027b8e:	693b      	ldr	r3, [r7, #16]
 8027b90:	4313      	orrs	r3, r2
 8027b92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8027b94:	4a26      	ldr	r2, [pc, #152]	; (8027c30 <HAL_GPIO_Init+0x330>)
 8027b96:	69bb      	ldr	r3, [r7, #24]
 8027b98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8027b9a:	4b25      	ldr	r3, [pc, #148]	; (8027c30 <HAL_GPIO_Init+0x330>)
 8027b9c:	689b      	ldr	r3, [r3, #8]
 8027b9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8027ba0:	693b      	ldr	r3, [r7, #16]
 8027ba2:	43db      	mvns	r3, r3
 8027ba4:	69ba      	ldr	r2, [r7, #24]
 8027ba6:	4013      	ands	r3, r2
 8027ba8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8027baa:	683b      	ldr	r3, [r7, #0]
 8027bac:	685b      	ldr	r3, [r3, #4]
 8027bae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8027bb2:	2b00      	cmp	r3, #0
 8027bb4:	d003      	beq.n	8027bbe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8027bb6:	69ba      	ldr	r2, [r7, #24]
 8027bb8:	693b      	ldr	r3, [r7, #16]
 8027bba:	4313      	orrs	r3, r2
 8027bbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8027bbe:	4a1c      	ldr	r2, [pc, #112]	; (8027c30 <HAL_GPIO_Init+0x330>)
 8027bc0:	69bb      	ldr	r3, [r7, #24]
 8027bc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8027bc4:	4b1a      	ldr	r3, [pc, #104]	; (8027c30 <HAL_GPIO_Init+0x330>)
 8027bc6:	68db      	ldr	r3, [r3, #12]
 8027bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8027bca:	693b      	ldr	r3, [r7, #16]
 8027bcc:	43db      	mvns	r3, r3
 8027bce:	69ba      	ldr	r2, [r7, #24]
 8027bd0:	4013      	ands	r3, r2
 8027bd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8027bd4:	683b      	ldr	r3, [r7, #0]
 8027bd6:	685b      	ldr	r3, [r3, #4]
 8027bd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8027bdc:	2b00      	cmp	r3, #0
 8027bde:	d003      	beq.n	8027be8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8027be0:	69ba      	ldr	r2, [r7, #24]
 8027be2:	693b      	ldr	r3, [r7, #16]
 8027be4:	4313      	orrs	r3, r2
 8027be6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8027be8:	4a11      	ldr	r2, [pc, #68]	; (8027c30 <HAL_GPIO_Init+0x330>)
 8027bea:	69bb      	ldr	r3, [r7, #24]
 8027bec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8027bee:	69fb      	ldr	r3, [r7, #28]
 8027bf0:	3301      	adds	r3, #1
 8027bf2:	61fb      	str	r3, [r7, #28]
 8027bf4:	69fb      	ldr	r3, [r7, #28]
 8027bf6:	2b0f      	cmp	r3, #15
 8027bf8:	f67f ae90 	bls.w	802791c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8027bfc:	bf00      	nop
 8027bfe:	3724      	adds	r7, #36	; 0x24
 8027c00:	46bd      	mov	sp, r7
 8027c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c06:	4770      	bx	lr
 8027c08:	40023800 	.word	0x40023800
 8027c0c:	40013800 	.word	0x40013800
 8027c10:	40020000 	.word	0x40020000
 8027c14:	40020400 	.word	0x40020400
 8027c18:	40020800 	.word	0x40020800
 8027c1c:	40020c00 	.word	0x40020c00
 8027c20:	40021000 	.word	0x40021000
 8027c24:	40021400 	.word	0x40021400
 8027c28:	40021800 	.word	0x40021800
 8027c2c:	40021c00 	.word	0x40021c00
 8027c30:	40013c00 	.word	0x40013c00

08027c34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8027c34:	b480      	push	{r7}
 8027c36:	b085      	sub	sp, #20
 8027c38:	af00      	add	r7, sp, #0
 8027c3a:	6078      	str	r0, [r7, #4]
 8027c3c:	460b      	mov	r3, r1
 8027c3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8027c40:	687b      	ldr	r3, [r7, #4]
 8027c42:	691a      	ldr	r2, [r3, #16]
 8027c44:	887b      	ldrh	r3, [r7, #2]
 8027c46:	4013      	ands	r3, r2
 8027c48:	2b00      	cmp	r3, #0
 8027c4a:	d002      	beq.n	8027c52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8027c4c:	2301      	movs	r3, #1
 8027c4e:	73fb      	strb	r3, [r7, #15]
 8027c50:	e001      	b.n	8027c56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8027c52:	2300      	movs	r3, #0
 8027c54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8027c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8027c58:	4618      	mov	r0, r3
 8027c5a:	3714      	adds	r7, #20
 8027c5c:	46bd      	mov	sp, r7
 8027c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c62:	4770      	bx	lr

08027c64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8027c64:	b480      	push	{r7}
 8027c66:	b083      	sub	sp, #12
 8027c68:	af00      	add	r7, sp, #0
 8027c6a:	6078      	str	r0, [r7, #4]
 8027c6c:	460b      	mov	r3, r1
 8027c6e:	807b      	strh	r3, [r7, #2]
 8027c70:	4613      	mov	r3, r2
 8027c72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8027c74:	787b      	ldrb	r3, [r7, #1]
 8027c76:	2b00      	cmp	r3, #0
 8027c78:	d003      	beq.n	8027c82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8027c7a:	887a      	ldrh	r2, [r7, #2]
 8027c7c:	687b      	ldr	r3, [r7, #4]
 8027c7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8027c80:	e003      	b.n	8027c8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8027c82:	887b      	ldrh	r3, [r7, #2]
 8027c84:	041a      	lsls	r2, r3, #16
 8027c86:	687b      	ldr	r3, [r7, #4]
 8027c88:	619a      	str	r2, [r3, #24]
}
 8027c8a:	bf00      	nop
 8027c8c:	370c      	adds	r7, #12
 8027c8e:	46bd      	mov	sp, r7
 8027c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027c94:	4770      	bx	lr
	...

08027c98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8027c98:	b580      	push	{r7, lr}
 8027c9a:	b084      	sub	sp, #16
 8027c9c:	af00      	add	r7, sp, #0
 8027c9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8027ca0:	687b      	ldr	r3, [r7, #4]
 8027ca2:	2b00      	cmp	r3, #0
 8027ca4:	d101      	bne.n	8027caa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8027ca6:	2301      	movs	r3, #1
 8027ca8:	e11f      	b.n	8027eea <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8027caa:	687b      	ldr	r3, [r7, #4]
 8027cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8027cb0:	b2db      	uxtb	r3, r3
 8027cb2:	2b00      	cmp	r3, #0
 8027cb4:	d106      	bne.n	8027cc4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8027cb6:	687b      	ldr	r3, [r7, #4]
 8027cb8:	2200      	movs	r2, #0
 8027cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8027cbe:	6878      	ldr	r0, [r7, #4]
 8027cc0:	f7fd fbea 	bl	8025498 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8027cc4:	687b      	ldr	r3, [r7, #4]
 8027cc6:	2224      	movs	r2, #36	; 0x24
 8027cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8027ccc:	687b      	ldr	r3, [r7, #4]
 8027cce:	681b      	ldr	r3, [r3, #0]
 8027cd0:	681a      	ldr	r2, [r3, #0]
 8027cd2:	687b      	ldr	r3, [r7, #4]
 8027cd4:	681b      	ldr	r3, [r3, #0]
 8027cd6:	f022 0201 	bic.w	r2, r2, #1
 8027cda:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8027cdc:	687b      	ldr	r3, [r7, #4]
 8027cde:	681b      	ldr	r3, [r3, #0]
 8027ce0:	681a      	ldr	r2, [r3, #0]
 8027ce2:	687b      	ldr	r3, [r7, #4]
 8027ce4:	681b      	ldr	r3, [r3, #0]
 8027ce6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8027cea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8027cec:	687b      	ldr	r3, [r7, #4]
 8027cee:	681b      	ldr	r3, [r3, #0]
 8027cf0:	681a      	ldr	r2, [r3, #0]
 8027cf2:	687b      	ldr	r3, [r7, #4]
 8027cf4:	681b      	ldr	r3, [r3, #0]
 8027cf6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8027cfa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8027cfc:	f000 fd18 	bl	8028730 <HAL_RCC_GetPCLK1Freq>
 8027d00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8027d02:	687b      	ldr	r3, [r7, #4]
 8027d04:	685b      	ldr	r3, [r3, #4]
 8027d06:	4a7b      	ldr	r2, [pc, #492]	; (8027ef4 <HAL_I2C_Init+0x25c>)
 8027d08:	4293      	cmp	r3, r2
 8027d0a:	d807      	bhi.n	8027d1c <HAL_I2C_Init+0x84>
 8027d0c:	68fb      	ldr	r3, [r7, #12]
 8027d0e:	4a7a      	ldr	r2, [pc, #488]	; (8027ef8 <HAL_I2C_Init+0x260>)
 8027d10:	4293      	cmp	r3, r2
 8027d12:	bf94      	ite	ls
 8027d14:	2301      	movls	r3, #1
 8027d16:	2300      	movhi	r3, #0
 8027d18:	b2db      	uxtb	r3, r3
 8027d1a:	e006      	b.n	8027d2a <HAL_I2C_Init+0x92>
 8027d1c:	68fb      	ldr	r3, [r7, #12]
 8027d1e:	4a77      	ldr	r2, [pc, #476]	; (8027efc <HAL_I2C_Init+0x264>)
 8027d20:	4293      	cmp	r3, r2
 8027d22:	bf94      	ite	ls
 8027d24:	2301      	movls	r3, #1
 8027d26:	2300      	movhi	r3, #0
 8027d28:	b2db      	uxtb	r3, r3
 8027d2a:	2b00      	cmp	r3, #0
 8027d2c:	d001      	beq.n	8027d32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8027d2e:	2301      	movs	r3, #1
 8027d30:	e0db      	b.n	8027eea <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8027d32:	68fb      	ldr	r3, [r7, #12]
 8027d34:	4a72      	ldr	r2, [pc, #456]	; (8027f00 <HAL_I2C_Init+0x268>)
 8027d36:	fba2 2303 	umull	r2, r3, r2, r3
 8027d3a:	0c9b      	lsrs	r3, r3, #18
 8027d3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8027d3e:	687b      	ldr	r3, [r7, #4]
 8027d40:	681b      	ldr	r3, [r3, #0]
 8027d42:	685b      	ldr	r3, [r3, #4]
 8027d44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8027d48:	687b      	ldr	r3, [r7, #4]
 8027d4a:	681b      	ldr	r3, [r3, #0]
 8027d4c:	68ba      	ldr	r2, [r7, #8]
 8027d4e:	430a      	orrs	r2, r1
 8027d50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8027d52:	687b      	ldr	r3, [r7, #4]
 8027d54:	681b      	ldr	r3, [r3, #0]
 8027d56:	6a1b      	ldr	r3, [r3, #32]
 8027d58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8027d5c:	687b      	ldr	r3, [r7, #4]
 8027d5e:	685b      	ldr	r3, [r3, #4]
 8027d60:	4a64      	ldr	r2, [pc, #400]	; (8027ef4 <HAL_I2C_Init+0x25c>)
 8027d62:	4293      	cmp	r3, r2
 8027d64:	d802      	bhi.n	8027d6c <HAL_I2C_Init+0xd4>
 8027d66:	68bb      	ldr	r3, [r7, #8]
 8027d68:	3301      	adds	r3, #1
 8027d6a:	e009      	b.n	8027d80 <HAL_I2C_Init+0xe8>
 8027d6c:	68bb      	ldr	r3, [r7, #8]
 8027d6e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8027d72:	fb02 f303 	mul.w	r3, r2, r3
 8027d76:	4a63      	ldr	r2, [pc, #396]	; (8027f04 <HAL_I2C_Init+0x26c>)
 8027d78:	fba2 2303 	umull	r2, r3, r2, r3
 8027d7c:	099b      	lsrs	r3, r3, #6
 8027d7e:	3301      	adds	r3, #1
 8027d80:	687a      	ldr	r2, [r7, #4]
 8027d82:	6812      	ldr	r2, [r2, #0]
 8027d84:	430b      	orrs	r3, r1
 8027d86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8027d88:	687b      	ldr	r3, [r7, #4]
 8027d8a:	681b      	ldr	r3, [r3, #0]
 8027d8c:	69db      	ldr	r3, [r3, #28]
 8027d8e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8027d92:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8027d96:	687b      	ldr	r3, [r7, #4]
 8027d98:	685b      	ldr	r3, [r3, #4]
 8027d9a:	4956      	ldr	r1, [pc, #344]	; (8027ef4 <HAL_I2C_Init+0x25c>)
 8027d9c:	428b      	cmp	r3, r1
 8027d9e:	d80d      	bhi.n	8027dbc <HAL_I2C_Init+0x124>
 8027da0:	68fb      	ldr	r3, [r7, #12]
 8027da2:	1e59      	subs	r1, r3, #1
 8027da4:	687b      	ldr	r3, [r7, #4]
 8027da6:	685b      	ldr	r3, [r3, #4]
 8027da8:	005b      	lsls	r3, r3, #1
 8027daa:	fbb1 f3f3 	udiv	r3, r1, r3
 8027dae:	3301      	adds	r3, #1
 8027db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8027db4:	2b04      	cmp	r3, #4
 8027db6:	bf38      	it	cc
 8027db8:	2304      	movcc	r3, #4
 8027dba:	e04f      	b.n	8027e5c <HAL_I2C_Init+0x1c4>
 8027dbc:	687b      	ldr	r3, [r7, #4]
 8027dbe:	689b      	ldr	r3, [r3, #8]
 8027dc0:	2b00      	cmp	r3, #0
 8027dc2:	d111      	bne.n	8027de8 <HAL_I2C_Init+0x150>
 8027dc4:	68fb      	ldr	r3, [r7, #12]
 8027dc6:	1e58      	subs	r0, r3, #1
 8027dc8:	687b      	ldr	r3, [r7, #4]
 8027dca:	6859      	ldr	r1, [r3, #4]
 8027dcc:	460b      	mov	r3, r1
 8027dce:	005b      	lsls	r3, r3, #1
 8027dd0:	440b      	add	r3, r1
 8027dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8027dd6:	3301      	adds	r3, #1
 8027dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8027ddc:	2b00      	cmp	r3, #0
 8027dde:	bf0c      	ite	eq
 8027de0:	2301      	moveq	r3, #1
 8027de2:	2300      	movne	r3, #0
 8027de4:	b2db      	uxtb	r3, r3
 8027de6:	e012      	b.n	8027e0e <HAL_I2C_Init+0x176>
 8027de8:	68fb      	ldr	r3, [r7, #12]
 8027dea:	1e58      	subs	r0, r3, #1
 8027dec:	687b      	ldr	r3, [r7, #4]
 8027dee:	6859      	ldr	r1, [r3, #4]
 8027df0:	460b      	mov	r3, r1
 8027df2:	009b      	lsls	r3, r3, #2
 8027df4:	440b      	add	r3, r1
 8027df6:	0099      	lsls	r1, r3, #2
 8027df8:	440b      	add	r3, r1
 8027dfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8027dfe:	3301      	adds	r3, #1
 8027e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8027e04:	2b00      	cmp	r3, #0
 8027e06:	bf0c      	ite	eq
 8027e08:	2301      	moveq	r3, #1
 8027e0a:	2300      	movne	r3, #0
 8027e0c:	b2db      	uxtb	r3, r3
 8027e0e:	2b00      	cmp	r3, #0
 8027e10:	d001      	beq.n	8027e16 <HAL_I2C_Init+0x17e>
 8027e12:	2301      	movs	r3, #1
 8027e14:	e022      	b.n	8027e5c <HAL_I2C_Init+0x1c4>
 8027e16:	687b      	ldr	r3, [r7, #4]
 8027e18:	689b      	ldr	r3, [r3, #8]
 8027e1a:	2b00      	cmp	r3, #0
 8027e1c:	d10e      	bne.n	8027e3c <HAL_I2C_Init+0x1a4>
 8027e1e:	68fb      	ldr	r3, [r7, #12]
 8027e20:	1e58      	subs	r0, r3, #1
 8027e22:	687b      	ldr	r3, [r7, #4]
 8027e24:	6859      	ldr	r1, [r3, #4]
 8027e26:	460b      	mov	r3, r1
 8027e28:	005b      	lsls	r3, r3, #1
 8027e2a:	440b      	add	r3, r1
 8027e2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8027e30:	3301      	adds	r3, #1
 8027e32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8027e36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8027e3a:	e00f      	b.n	8027e5c <HAL_I2C_Init+0x1c4>
 8027e3c:	68fb      	ldr	r3, [r7, #12]
 8027e3e:	1e58      	subs	r0, r3, #1
 8027e40:	687b      	ldr	r3, [r7, #4]
 8027e42:	6859      	ldr	r1, [r3, #4]
 8027e44:	460b      	mov	r3, r1
 8027e46:	009b      	lsls	r3, r3, #2
 8027e48:	440b      	add	r3, r1
 8027e4a:	0099      	lsls	r1, r3, #2
 8027e4c:	440b      	add	r3, r1
 8027e4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8027e52:	3301      	adds	r3, #1
 8027e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8027e58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8027e5c:	6879      	ldr	r1, [r7, #4]
 8027e5e:	6809      	ldr	r1, [r1, #0]
 8027e60:	4313      	orrs	r3, r2
 8027e62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8027e64:	687b      	ldr	r3, [r7, #4]
 8027e66:	681b      	ldr	r3, [r3, #0]
 8027e68:	681b      	ldr	r3, [r3, #0]
 8027e6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8027e6e:	687b      	ldr	r3, [r7, #4]
 8027e70:	69da      	ldr	r2, [r3, #28]
 8027e72:	687b      	ldr	r3, [r7, #4]
 8027e74:	6a1b      	ldr	r3, [r3, #32]
 8027e76:	431a      	orrs	r2, r3
 8027e78:	687b      	ldr	r3, [r7, #4]
 8027e7a:	681b      	ldr	r3, [r3, #0]
 8027e7c:	430a      	orrs	r2, r1
 8027e7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8027e80:	687b      	ldr	r3, [r7, #4]
 8027e82:	681b      	ldr	r3, [r3, #0]
 8027e84:	689b      	ldr	r3, [r3, #8]
 8027e86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8027e8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8027e8e:	687a      	ldr	r2, [r7, #4]
 8027e90:	6911      	ldr	r1, [r2, #16]
 8027e92:	687a      	ldr	r2, [r7, #4]
 8027e94:	68d2      	ldr	r2, [r2, #12]
 8027e96:	4311      	orrs	r1, r2
 8027e98:	687a      	ldr	r2, [r7, #4]
 8027e9a:	6812      	ldr	r2, [r2, #0]
 8027e9c:	430b      	orrs	r3, r1
 8027e9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8027ea0:	687b      	ldr	r3, [r7, #4]
 8027ea2:	681b      	ldr	r3, [r3, #0]
 8027ea4:	68db      	ldr	r3, [r3, #12]
 8027ea6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8027eaa:	687b      	ldr	r3, [r7, #4]
 8027eac:	695a      	ldr	r2, [r3, #20]
 8027eae:	687b      	ldr	r3, [r7, #4]
 8027eb0:	699b      	ldr	r3, [r3, #24]
 8027eb2:	431a      	orrs	r2, r3
 8027eb4:	687b      	ldr	r3, [r7, #4]
 8027eb6:	681b      	ldr	r3, [r3, #0]
 8027eb8:	430a      	orrs	r2, r1
 8027eba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8027ebc:	687b      	ldr	r3, [r7, #4]
 8027ebe:	681b      	ldr	r3, [r3, #0]
 8027ec0:	681a      	ldr	r2, [r3, #0]
 8027ec2:	687b      	ldr	r3, [r7, #4]
 8027ec4:	681b      	ldr	r3, [r3, #0]
 8027ec6:	f042 0201 	orr.w	r2, r2, #1
 8027eca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8027ecc:	687b      	ldr	r3, [r7, #4]
 8027ece:	2200      	movs	r2, #0
 8027ed0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8027ed2:	687b      	ldr	r3, [r7, #4]
 8027ed4:	2220      	movs	r2, #32
 8027ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8027eda:	687b      	ldr	r3, [r7, #4]
 8027edc:	2200      	movs	r2, #0
 8027ede:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8027ee0:	687b      	ldr	r3, [r7, #4]
 8027ee2:	2200      	movs	r2, #0
 8027ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8027ee8:	2300      	movs	r3, #0
}
 8027eea:	4618      	mov	r0, r3
 8027eec:	3710      	adds	r7, #16
 8027eee:	46bd      	mov	sp, r7
 8027ef0:	bd80      	pop	{r7, pc}
 8027ef2:	bf00      	nop
 8027ef4:	000186a0 	.word	0x000186a0
 8027ef8:	001e847f 	.word	0x001e847f
 8027efc:	003d08ff 	.word	0x003d08ff
 8027f00:	431bde83 	.word	0x431bde83
 8027f04:	10624dd3 	.word	0x10624dd3

08027f08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8027f08:	b580      	push	{r7, lr}
 8027f0a:	b086      	sub	sp, #24
 8027f0c:	af00      	add	r7, sp, #0
 8027f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8027f10:	687b      	ldr	r3, [r7, #4]
 8027f12:	2b00      	cmp	r3, #0
 8027f14:	d101      	bne.n	8027f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8027f16:	2301      	movs	r3, #1
 8027f18:	e25b      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8027f1a:	687b      	ldr	r3, [r7, #4]
 8027f1c:	681b      	ldr	r3, [r3, #0]
 8027f1e:	f003 0301 	and.w	r3, r3, #1
 8027f22:	2b00      	cmp	r3, #0
 8027f24:	d075      	beq.n	8028012 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8027f26:	4ba3      	ldr	r3, [pc, #652]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f28:	689b      	ldr	r3, [r3, #8]
 8027f2a:	f003 030c 	and.w	r3, r3, #12
 8027f2e:	2b04      	cmp	r3, #4
 8027f30:	d00c      	beq.n	8027f4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8027f32:	4ba0      	ldr	r3, [pc, #640]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f34:	689b      	ldr	r3, [r3, #8]
 8027f36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8027f3a:	2b08      	cmp	r3, #8
 8027f3c:	d112      	bne.n	8027f64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8027f3e:	4b9d      	ldr	r3, [pc, #628]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f40:	685b      	ldr	r3, [r3, #4]
 8027f42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8027f46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8027f4a:	d10b      	bne.n	8027f64 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8027f4c:	4b99      	ldr	r3, [pc, #612]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f4e:	681b      	ldr	r3, [r3, #0]
 8027f50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027f54:	2b00      	cmp	r3, #0
 8027f56:	d05b      	beq.n	8028010 <HAL_RCC_OscConfig+0x108>
 8027f58:	687b      	ldr	r3, [r7, #4]
 8027f5a:	685b      	ldr	r3, [r3, #4]
 8027f5c:	2b00      	cmp	r3, #0
 8027f5e:	d157      	bne.n	8028010 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8027f60:	2301      	movs	r3, #1
 8027f62:	e236      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8027f64:	687b      	ldr	r3, [r7, #4]
 8027f66:	685b      	ldr	r3, [r3, #4]
 8027f68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8027f6c:	d106      	bne.n	8027f7c <HAL_RCC_OscConfig+0x74>
 8027f6e:	4b91      	ldr	r3, [pc, #580]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f70:	681b      	ldr	r3, [r3, #0]
 8027f72:	4a90      	ldr	r2, [pc, #576]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8027f78:	6013      	str	r3, [r2, #0]
 8027f7a:	e01d      	b.n	8027fb8 <HAL_RCC_OscConfig+0xb0>
 8027f7c:	687b      	ldr	r3, [r7, #4]
 8027f7e:	685b      	ldr	r3, [r3, #4]
 8027f80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8027f84:	d10c      	bne.n	8027fa0 <HAL_RCC_OscConfig+0x98>
 8027f86:	4b8b      	ldr	r3, [pc, #556]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f88:	681b      	ldr	r3, [r3, #0]
 8027f8a:	4a8a      	ldr	r2, [pc, #552]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8027f90:	6013      	str	r3, [r2, #0]
 8027f92:	4b88      	ldr	r3, [pc, #544]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f94:	681b      	ldr	r3, [r3, #0]
 8027f96:	4a87      	ldr	r2, [pc, #540]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8027f9c:	6013      	str	r3, [r2, #0]
 8027f9e:	e00b      	b.n	8027fb8 <HAL_RCC_OscConfig+0xb0>
 8027fa0:	4b84      	ldr	r3, [pc, #528]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027fa2:	681b      	ldr	r3, [r3, #0]
 8027fa4:	4a83      	ldr	r2, [pc, #524]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027fa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8027faa:	6013      	str	r3, [r2, #0]
 8027fac:	4b81      	ldr	r3, [pc, #516]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027fae:	681b      	ldr	r3, [r3, #0]
 8027fb0:	4a80      	ldr	r2, [pc, #512]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027fb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8027fb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8027fb8:	687b      	ldr	r3, [r7, #4]
 8027fba:	685b      	ldr	r3, [r3, #4]
 8027fbc:	2b00      	cmp	r3, #0
 8027fbe:	d013      	beq.n	8027fe8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027fc0:	f7fe f926 	bl	8026210 <HAL_GetTick>
 8027fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8027fc6:	e008      	b.n	8027fda <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8027fc8:	f7fe f922 	bl	8026210 <HAL_GetTick>
 8027fcc:	4602      	mov	r2, r0
 8027fce:	693b      	ldr	r3, [r7, #16]
 8027fd0:	1ad3      	subs	r3, r2, r3
 8027fd2:	2b64      	cmp	r3, #100	; 0x64
 8027fd4:	d901      	bls.n	8027fda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8027fd6:	2303      	movs	r3, #3
 8027fd8:	e1fb      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8027fda:	4b76      	ldr	r3, [pc, #472]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8027fdc:	681b      	ldr	r3, [r3, #0]
 8027fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8027fe2:	2b00      	cmp	r3, #0
 8027fe4:	d0f0      	beq.n	8027fc8 <HAL_RCC_OscConfig+0xc0>
 8027fe6:	e014      	b.n	8028012 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8027fe8:	f7fe f912 	bl	8026210 <HAL_GetTick>
 8027fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8027fee:	e008      	b.n	8028002 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8027ff0:	f7fe f90e 	bl	8026210 <HAL_GetTick>
 8027ff4:	4602      	mov	r2, r0
 8027ff6:	693b      	ldr	r3, [r7, #16]
 8027ff8:	1ad3      	subs	r3, r2, r3
 8027ffa:	2b64      	cmp	r3, #100	; 0x64
 8027ffc:	d901      	bls.n	8028002 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8027ffe:	2303      	movs	r3, #3
 8028000:	e1e7      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8028002:	4b6c      	ldr	r3, [pc, #432]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8028004:	681b      	ldr	r3, [r3, #0]
 8028006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802800a:	2b00      	cmp	r3, #0
 802800c:	d1f0      	bne.n	8027ff0 <HAL_RCC_OscConfig+0xe8>
 802800e:	e000      	b.n	8028012 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8028010:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8028012:	687b      	ldr	r3, [r7, #4]
 8028014:	681b      	ldr	r3, [r3, #0]
 8028016:	f003 0302 	and.w	r3, r3, #2
 802801a:	2b00      	cmp	r3, #0
 802801c:	d063      	beq.n	80280e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 802801e:	4b65      	ldr	r3, [pc, #404]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8028020:	689b      	ldr	r3, [r3, #8]
 8028022:	f003 030c 	and.w	r3, r3, #12
 8028026:	2b00      	cmp	r3, #0
 8028028:	d00b      	beq.n	8028042 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 802802a:	4b62      	ldr	r3, [pc, #392]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 802802c:	689b      	ldr	r3, [r3, #8]
 802802e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8028032:	2b08      	cmp	r3, #8
 8028034:	d11c      	bne.n	8028070 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8028036:	4b5f      	ldr	r3, [pc, #380]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8028038:	685b      	ldr	r3, [r3, #4]
 802803a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802803e:	2b00      	cmp	r3, #0
 8028040:	d116      	bne.n	8028070 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8028042:	4b5c      	ldr	r3, [pc, #368]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8028044:	681b      	ldr	r3, [r3, #0]
 8028046:	f003 0302 	and.w	r3, r3, #2
 802804a:	2b00      	cmp	r3, #0
 802804c:	d005      	beq.n	802805a <HAL_RCC_OscConfig+0x152>
 802804e:	687b      	ldr	r3, [r7, #4]
 8028050:	68db      	ldr	r3, [r3, #12]
 8028052:	2b01      	cmp	r3, #1
 8028054:	d001      	beq.n	802805a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8028056:	2301      	movs	r3, #1
 8028058:	e1bb      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 802805a:	4b56      	ldr	r3, [pc, #344]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 802805c:	681b      	ldr	r3, [r3, #0]
 802805e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8028062:	687b      	ldr	r3, [r7, #4]
 8028064:	691b      	ldr	r3, [r3, #16]
 8028066:	00db      	lsls	r3, r3, #3
 8028068:	4952      	ldr	r1, [pc, #328]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 802806a:	4313      	orrs	r3, r2
 802806c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 802806e:	e03a      	b.n	80280e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8028070:	687b      	ldr	r3, [r7, #4]
 8028072:	68db      	ldr	r3, [r3, #12]
 8028074:	2b00      	cmp	r3, #0
 8028076:	d020      	beq.n	80280ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8028078:	4b4f      	ldr	r3, [pc, #316]	; (80281b8 <HAL_RCC_OscConfig+0x2b0>)
 802807a:	2201      	movs	r2, #1
 802807c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802807e:	f7fe f8c7 	bl	8026210 <HAL_GetTick>
 8028082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8028084:	e008      	b.n	8028098 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8028086:	f7fe f8c3 	bl	8026210 <HAL_GetTick>
 802808a:	4602      	mov	r2, r0
 802808c:	693b      	ldr	r3, [r7, #16]
 802808e:	1ad3      	subs	r3, r2, r3
 8028090:	2b02      	cmp	r3, #2
 8028092:	d901      	bls.n	8028098 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8028094:	2303      	movs	r3, #3
 8028096:	e19c      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8028098:	4b46      	ldr	r3, [pc, #280]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 802809a:	681b      	ldr	r3, [r3, #0]
 802809c:	f003 0302 	and.w	r3, r3, #2
 80280a0:	2b00      	cmp	r3, #0
 80280a2:	d0f0      	beq.n	8028086 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80280a4:	4b43      	ldr	r3, [pc, #268]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 80280a6:	681b      	ldr	r3, [r3, #0]
 80280a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80280ac:	687b      	ldr	r3, [r7, #4]
 80280ae:	691b      	ldr	r3, [r3, #16]
 80280b0:	00db      	lsls	r3, r3, #3
 80280b2:	4940      	ldr	r1, [pc, #256]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 80280b4:	4313      	orrs	r3, r2
 80280b6:	600b      	str	r3, [r1, #0]
 80280b8:	e015      	b.n	80280e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80280ba:	4b3f      	ldr	r3, [pc, #252]	; (80281b8 <HAL_RCC_OscConfig+0x2b0>)
 80280bc:	2200      	movs	r2, #0
 80280be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80280c0:	f7fe f8a6 	bl	8026210 <HAL_GetTick>
 80280c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80280c6:	e008      	b.n	80280da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80280c8:	f7fe f8a2 	bl	8026210 <HAL_GetTick>
 80280cc:	4602      	mov	r2, r0
 80280ce:	693b      	ldr	r3, [r7, #16]
 80280d0:	1ad3      	subs	r3, r2, r3
 80280d2:	2b02      	cmp	r3, #2
 80280d4:	d901      	bls.n	80280da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80280d6:	2303      	movs	r3, #3
 80280d8:	e17b      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80280da:	4b36      	ldr	r3, [pc, #216]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 80280dc:	681b      	ldr	r3, [r3, #0]
 80280de:	f003 0302 	and.w	r3, r3, #2
 80280e2:	2b00      	cmp	r3, #0
 80280e4:	d1f0      	bne.n	80280c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80280e6:	687b      	ldr	r3, [r7, #4]
 80280e8:	681b      	ldr	r3, [r3, #0]
 80280ea:	f003 0308 	and.w	r3, r3, #8
 80280ee:	2b00      	cmp	r3, #0
 80280f0:	d030      	beq.n	8028154 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80280f2:	687b      	ldr	r3, [r7, #4]
 80280f4:	695b      	ldr	r3, [r3, #20]
 80280f6:	2b00      	cmp	r3, #0
 80280f8:	d016      	beq.n	8028128 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80280fa:	4b30      	ldr	r3, [pc, #192]	; (80281bc <HAL_RCC_OscConfig+0x2b4>)
 80280fc:	2201      	movs	r2, #1
 80280fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8028100:	f7fe f886 	bl	8026210 <HAL_GetTick>
 8028104:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8028106:	e008      	b.n	802811a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8028108:	f7fe f882 	bl	8026210 <HAL_GetTick>
 802810c:	4602      	mov	r2, r0
 802810e:	693b      	ldr	r3, [r7, #16]
 8028110:	1ad3      	subs	r3, r2, r3
 8028112:	2b02      	cmp	r3, #2
 8028114:	d901      	bls.n	802811a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8028116:	2303      	movs	r3, #3
 8028118:	e15b      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 802811a:	4b26      	ldr	r3, [pc, #152]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 802811c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 802811e:	f003 0302 	and.w	r3, r3, #2
 8028122:	2b00      	cmp	r3, #0
 8028124:	d0f0      	beq.n	8028108 <HAL_RCC_OscConfig+0x200>
 8028126:	e015      	b.n	8028154 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8028128:	4b24      	ldr	r3, [pc, #144]	; (80281bc <HAL_RCC_OscConfig+0x2b4>)
 802812a:	2200      	movs	r2, #0
 802812c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 802812e:	f7fe f86f 	bl	8026210 <HAL_GetTick>
 8028132:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8028134:	e008      	b.n	8028148 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8028136:	f7fe f86b 	bl	8026210 <HAL_GetTick>
 802813a:	4602      	mov	r2, r0
 802813c:	693b      	ldr	r3, [r7, #16]
 802813e:	1ad3      	subs	r3, r2, r3
 8028140:	2b02      	cmp	r3, #2
 8028142:	d901      	bls.n	8028148 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8028144:	2303      	movs	r3, #3
 8028146:	e144      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8028148:	4b1a      	ldr	r3, [pc, #104]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 802814a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 802814c:	f003 0302 	and.w	r3, r3, #2
 8028150:	2b00      	cmp	r3, #0
 8028152:	d1f0      	bne.n	8028136 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8028154:	687b      	ldr	r3, [r7, #4]
 8028156:	681b      	ldr	r3, [r3, #0]
 8028158:	f003 0304 	and.w	r3, r3, #4
 802815c:	2b00      	cmp	r3, #0
 802815e:	f000 80a0 	beq.w	80282a2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8028162:	2300      	movs	r3, #0
 8028164:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8028166:	4b13      	ldr	r3, [pc, #76]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8028168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802816a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802816e:	2b00      	cmp	r3, #0
 8028170:	d10f      	bne.n	8028192 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8028172:	2300      	movs	r3, #0
 8028174:	60bb      	str	r3, [r7, #8]
 8028176:	4b0f      	ldr	r3, [pc, #60]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8028178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802817a:	4a0e      	ldr	r2, [pc, #56]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 802817c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8028180:	6413      	str	r3, [r2, #64]	; 0x40
 8028182:	4b0c      	ldr	r3, [pc, #48]	; (80281b4 <HAL_RCC_OscConfig+0x2ac>)
 8028184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8028186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802818a:	60bb      	str	r3, [r7, #8]
 802818c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 802818e:	2301      	movs	r3, #1
 8028190:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8028192:	4b0b      	ldr	r3, [pc, #44]	; (80281c0 <HAL_RCC_OscConfig+0x2b8>)
 8028194:	681b      	ldr	r3, [r3, #0]
 8028196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802819a:	2b00      	cmp	r3, #0
 802819c:	d121      	bne.n	80281e2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 802819e:	4b08      	ldr	r3, [pc, #32]	; (80281c0 <HAL_RCC_OscConfig+0x2b8>)
 80281a0:	681b      	ldr	r3, [r3, #0]
 80281a2:	4a07      	ldr	r2, [pc, #28]	; (80281c0 <HAL_RCC_OscConfig+0x2b8>)
 80281a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80281a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80281aa:	f7fe f831 	bl	8026210 <HAL_GetTick>
 80281ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80281b0:	e011      	b.n	80281d6 <HAL_RCC_OscConfig+0x2ce>
 80281b2:	bf00      	nop
 80281b4:	40023800 	.word	0x40023800
 80281b8:	42470000 	.word	0x42470000
 80281bc:	42470e80 	.word	0x42470e80
 80281c0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80281c4:	f7fe f824 	bl	8026210 <HAL_GetTick>
 80281c8:	4602      	mov	r2, r0
 80281ca:	693b      	ldr	r3, [r7, #16]
 80281cc:	1ad3      	subs	r3, r2, r3
 80281ce:	2b02      	cmp	r3, #2
 80281d0:	d901      	bls.n	80281d6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80281d2:	2303      	movs	r3, #3
 80281d4:	e0fd      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80281d6:	4b81      	ldr	r3, [pc, #516]	; (80283dc <HAL_RCC_OscConfig+0x4d4>)
 80281d8:	681b      	ldr	r3, [r3, #0]
 80281da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80281de:	2b00      	cmp	r3, #0
 80281e0:	d0f0      	beq.n	80281c4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80281e2:	687b      	ldr	r3, [r7, #4]
 80281e4:	689b      	ldr	r3, [r3, #8]
 80281e6:	2b01      	cmp	r3, #1
 80281e8:	d106      	bne.n	80281f8 <HAL_RCC_OscConfig+0x2f0>
 80281ea:	4b7d      	ldr	r3, [pc, #500]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 80281ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80281ee:	4a7c      	ldr	r2, [pc, #496]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 80281f0:	f043 0301 	orr.w	r3, r3, #1
 80281f4:	6713      	str	r3, [r2, #112]	; 0x70
 80281f6:	e01c      	b.n	8028232 <HAL_RCC_OscConfig+0x32a>
 80281f8:	687b      	ldr	r3, [r7, #4]
 80281fa:	689b      	ldr	r3, [r3, #8]
 80281fc:	2b05      	cmp	r3, #5
 80281fe:	d10c      	bne.n	802821a <HAL_RCC_OscConfig+0x312>
 8028200:	4b77      	ldr	r3, [pc, #476]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8028204:	4a76      	ldr	r2, [pc, #472]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028206:	f043 0304 	orr.w	r3, r3, #4
 802820a:	6713      	str	r3, [r2, #112]	; 0x70
 802820c:	4b74      	ldr	r3, [pc, #464]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 802820e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8028210:	4a73      	ldr	r2, [pc, #460]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028212:	f043 0301 	orr.w	r3, r3, #1
 8028216:	6713      	str	r3, [r2, #112]	; 0x70
 8028218:	e00b      	b.n	8028232 <HAL_RCC_OscConfig+0x32a>
 802821a:	4b71      	ldr	r3, [pc, #452]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 802821c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802821e:	4a70      	ldr	r2, [pc, #448]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028220:	f023 0301 	bic.w	r3, r3, #1
 8028224:	6713      	str	r3, [r2, #112]	; 0x70
 8028226:	4b6e      	ldr	r3, [pc, #440]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802822a:	4a6d      	ldr	r2, [pc, #436]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 802822c:	f023 0304 	bic.w	r3, r3, #4
 8028230:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8028232:	687b      	ldr	r3, [r7, #4]
 8028234:	689b      	ldr	r3, [r3, #8]
 8028236:	2b00      	cmp	r3, #0
 8028238:	d015      	beq.n	8028266 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802823a:	f7fd ffe9 	bl	8026210 <HAL_GetTick>
 802823e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8028240:	e00a      	b.n	8028258 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8028242:	f7fd ffe5 	bl	8026210 <HAL_GetTick>
 8028246:	4602      	mov	r2, r0
 8028248:	693b      	ldr	r3, [r7, #16]
 802824a:	1ad3      	subs	r3, r2, r3
 802824c:	f241 3288 	movw	r2, #5000	; 0x1388
 8028250:	4293      	cmp	r3, r2
 8028252:	d901      	bls.n	8028258 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8028254:	2303      	movs	r3, #3
 8028256:	e0bc      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8028258:	4b61      	ldr	r3, [pc, #388]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 802825a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802825c:	f003 0302 	and.w	r3, r3, #2
 8028260:	2b00      	cmp	r3, #0
 8028262:	d0ee      	beq.n	8028242 <HAL_RCC_OscConfig+0x33a>
 8028264:	e014      	b.n	8028290 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8028266:	f7fd ffd3 	bl	8026210 <HAL_GetTick>
 802826a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802826c:	e00a      	b.n	8028284 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 802826e:	f7fd ffcf 	bl	8026210 <HAL_GetTick>
 8028272:	4602      	mov	r2, r0
 8028274:	693b      	ldr	r3, [r7, #16]
 8028276:	1ad3      	subs	r3, r2, r3
 8028278:	f241 3288 	movw	r2, #5000	; 0x1388
 802827c:	4293      	cmp	r3, r2
 802827e:	d901      	bls.n	8028284 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8028280:	2303      	movs	r3, #3
 8028282:	e0a6      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8028284:	4b56      	ldr	r3, [pc, #344]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8028288:	f003 0302 	and.w	r3, r3, #2
 802828c:	2b00      	cmp	r3, #0
 802828e:	d1ee      	bne.n	802826e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8028290:	7dfb      	ldrb	r3, [r7, #23]
 8028292:	2b01      	cmp	r3, #1
 8028294:	d105      	bne.n	80282a2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8028296:	4b52      	ldr	r3, [pc, #328]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802829a:	4a51      	ldr	r2, [pc, #324]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 802829c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80282a0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80282a2:	687b      	ldr	r3, [r7, #4]
 80282a4:	699b      	ldr	r3, [r3, #24]
 80282a6:	2b00      	cmp	r3, #0
 80282a8:	f000 8092 	beq.w	80283d0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80282ac:	4b4c      	ldr	r3, [pc, #304]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 80282ae:	689b      	ldr	r3, [r3, #8]
 80282b0:	f003 030c 	and.w	r3, r3, #12
 80282b4:	2b08      	cmp	r3, #8
 80282b6:	d05c      	beq.n	8028372 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80282b8:	687b      	ldr	r3, [r7, #4]
 80282ba:	699b      	ldr	r3, [r3, #24]
 80282bc:	2b02      	cmp	r3, #2
 80282be:	d141      	bne.n	8028344 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80282c0:	4b48      	ldr	r3, [pc, #288]	; (80283e4 <HAL_RCC_OscConfig+0x4dc>)
 80282c2:	2200      	movs	r2, #0
 80282c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80282c6:	f7fd ffa3 	bl	8026210 <HAL_GetTick>
 80282ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80282cc:	e008      	b.n	80282e0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80282ce:	f7fd ff9f 	bl	8026210 <HAL_GetTick>
 80282d2:	4602      	mov	r2, r0
 80282d4:	693b      	ldr	r3, [r7, #16]
 80282d6:	1ad3      	subs	r3, r2, r3
 80282d8:	2b02      	cmp	r3, #2
 80282da:	d901      	bls.n	80282e0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80282dc:	2303      	movs	r3, #3
 80282de:	e078      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80282e0:	4b3f      	ldr	r3, [pc, #252]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 80282e2:	681b      	ldr	r3, [r3, #0]
 80282e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80282e8:	2b00      	cmp	r3, #0
 80282ea:	d1f0      	bne.n	80282ce <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80282ec:	687b      	ldr	r3, [r7, #4]
 80282ee:	69da      	ldr	r2, [r3, #28]
 80282f0:	687b      	ldr	r3, [r7, #4]
 80282f2:	6a1b      	ldr	r3, [r3, #32]
 80282f4:	431a      	orrs	r2, r3
 80282f6:	687b      	ldr	r3, [r7, #4]
 80282f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80282fa:	019b      	lsls	r3, r3, #6
 80282fc:	431a      	orrs	r2, r3
 80282fe:	687b      	ldr	r3, [r7, #4]
 8028300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8028302:	085b      	lsrs	r3, r3, #1
 8028304:	3b01      	subs	r3, #1
 8028306:	041b      	lsls	r3, r3, #16
 8028308:	431a      	orrs	r2, r3
 802830a:	687b      	ldr	r3, [r7, #4]
 802830c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 802830e:	061b      	lsls	r3, r3, #24
 8028310:	4933      	ldr	r1, [pc, #204]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028312:	4313      	orrs	r3, r2
 8028314:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8028316:	4b33      	ldr	r3, [pc, #204]	; (80283e4 <HAL_RCC_OscConfig+0x4dc>)
 8028318:	2201      	movs	r2, #1
 802831a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802831c:	f7fd ff78 	bl	8026210 <HAL_GetTick>
 8028320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8028322:	e008      	b.n	8028336 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8028324:	f7fd ff74 	bl	8026210 <HAL_GetTick>
 8028328:	4602      	mov	r2, r0
 802832a:	693b      	ldr	r3, [r7, #16]
 802832c:	1ad3      	subs	r3, r2, r3
 802832e:	2b02      	cmp	r3, #2
 8028330:	d901      	bls.n	8028336 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8028332:	2303      	movs	r3, #3
 8028334:	e04d      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8028336:	4b2a      	ldr	r3, [pc, #168]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028338:	681b      	ldr	r3, [r3, #0]
 802833a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802833e:	2b00      	cmp	r3, #0
 8028340:	d0f0      	beq.n	8028324 <HAL_RCC_OscConfig+0x41c>
 8028342:	e045      	b.n	80283d0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8028344:	4b27      	ldr	r3, [pc, #156]	; (80283e4 <HAL_RCC_OscConfig+0x4dc>)
 8028346:	2200      	movs	r2, #0
 8028348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 802834a:	f7fd ff61 	bl	8026210 <HAL_GetTick>
 802834e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8028350:	e008      	b.n	8028364 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8028352:	f7fd ff5d 	bl	8026210 <HAL_GetTick>
 8028356:	4602      	mov	r2, r0
 8028358:	693b      	ldr	r3, [r7, #16]
 802835a:	1ad3      	subs	r3, r2, r3
 802835c:	2b02      	cmp	r3, #2
 802835e:	d901      	bls.n	8028364 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8028360:	2303      	movs	r3, #3
 8028362:	e036      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8028364:	4b1e      	ldr	r3, [pc, #120]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028366:	681b      	ldr	r3, [r3, #0]
 8028368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802836c:	2b00      	cmp	r3, #0
 802836e:	d1f0      	bne.n	8028352 <HAL_RCC_OscConfig+0x44a>
 8028370:	e02e      	b.n	80283d0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8028372:	687b      	ldr	r3, [r7, #4]
 8028374:	699b      	ldr	r3, [r3, #24]
 8028376:	2b01      	cmp	r3, #1
 8028378:	d101      	bne.n	802837e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 802837a:	2301      	movs	r3, #1
 802837c:	e029      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 802837e:	4b18      	ldr	r3, [pc, #96]	; (80283e0 <HAL_RCC_OscConfig+0x4d8>)
 8028380:	685b      	ldr	r3, [r3, #4]
 8028382:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8028384:	68fb      	ldr	r3, [r7, #12]
 8028386:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 802838a:	687b      	ldr	r3, [r7, #4]
 802838c:	69db      	ldr	r3, [r3, #28]
 802838e:	429a      	cmp	r2, r3
 8028390:	d11c      	bne.n	80283cc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8028392:	68fb      	ldr	r3, [r7, #12]
 8028394:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8028398:	687b      	ldr	r3, [r7, #4]
 802839a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802839c:	429a      	cmp	r2, r3
 802839e:	d115      	bne.n	80283cc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80283a0:	68fa      	ldr	r2, [r7, #12]
 80283a2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80283a6:	4013      	ands	r3, r2
 80283a8:	687a      	ldr	r2, [r7, #4]
 80283aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80283ac:	4293      	cmp	r3, r2
 80283ae:	d10d      	bne.n	80283cc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80283b0:	68fb      	ldr	r3, [r7, #12]
 80283b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80283b6:	687b      	ldr	r3, [r7, #4]
 80283b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80283ba:	429a      	cmp	r2, r3
 80283bc:	d106      	bne.n	80283cc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80283be:	68fb      	ldr	r3, [r7, #12]
 80283c0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80283c4:	687b      	ldr	r3, [r7, #4]
 80283c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80283c8:	429a      	cmp	r2, r3
 80283ca:	d001      	beq.n	80283d0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80283cc:	2301      	movs	r3, #1
 80283ce:	e000      	b.n	80283d2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80283d0:	2300      	movs	r3, #0
}
 80283d2:	4618      	mov	r0, r3
 80283d4:	3718      	adds	r7, #24
 80283d6:	46bd      	mov	sp, r7
 80283d8:	bd80      	pop	{r7, pc}
 80283da:	bf00      	nop
 80283dc:	40007000 	.word	0x40007000
 80283e0:	40023800 	.word	0x40023800
 80283e4:	42470060 	.word	0x42470060

080283e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80283e8:	b580      	push	{r7, lr}
 80283ea:	b084      	sub	sp, #16
 80283ec:	af00      	add	r7, sp, #0
 80283ee:	6078      	str	r0, [r7, #4]
 80283f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80283f2:	687b      	ldr	r3, [r7, #4]
 80283f4:	2b00      	cmp	r3, #0
 80283f6:	d101      	bne.n	80283fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80283f8:	2301      	movs	r3, #1
 80283fa:	e0cc      	b.n	8028596 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80283fc:	4b68      	ldr	r3, [pc, #416]	; (80285a0 <HAL_RCC_ClockConfig+0x1b8>)
 80283fe:	681b      	ldr	r3, [r3, #0]
 8028400:	f003 030f 	and.w	r3, r3, #15
 8028404:	683a      	ldr	r2, [r7, #0]
 8028406:	429a      	cmp	r2, r3
 8028408:	d90c      	bls.n	8028424 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802840a:	4b65      	ldr	r3, [pc, #404]	; (80285a0 <HAL_RCC_ClockConfig+0x1b8>)
 802840c:	683a      	ldr	r2, [r7, #0]
 802840e:	b2d2      	uxtb	r2, r2
 8028410:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8028412:	4b63      	ldr	r3, [pc, #396]	; (80285a0 <HAL_RCC_ClockConfig+0x1b8>)
 8028414:	681b      	ldr	r3, [r3, #0]
 8028416:	f003 030f 	and.w	r3, r3, #15
 802841a:	683a      	ldr	r2, [r7, #0]
 802841c:	429a      	cmp	r2, r3
 802841e:	d001      	beq.n	8028424 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8028420:	2301      	movs	r3, #1
 8028422:	e0b8      	b.n	8028596 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8028424:	687b      	ldr	r3, [r7, #4]
 8028426:	681b      	ldr	r3, [r3, #0]
 8028428:	f003 0302 	and.w	r3, r3, #2
 802842c:	2b00      	cmp	r3, #0
 802842e:	d020      	beq.n	8028472 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8028430:	687b      	ldr	r3, [r7, #4]
 8028432:	681b      	ldr	r3, [r3, #0]
 8028434:	f003 0304 	and.w	r3, r3, #4
 8028438:	2b00      	cmp	r3, #0
 802843a:	d005      	beq.n	8028448 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 802843c:	4b59      	ldr	r3, [pc, #356]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 802843e:	689b      	ldr	r3, [r3, #8]
 8028440:	4a58      	ldr	r2, [pc, #352]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 8028442:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8028446:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8028448:	687b      	ldr	r3, [r7, #4]
 802844a:	681b      	ldr	r3, [r3, #0]
 802844c:	f003 0308 	and.w	r3, r3, #8
 8028450:	2b00      	cmp	r3, #0
 8028452:	d005      	beq.n	8028460 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8028454:	4b53      	ldr	r3, [pc, #332]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 8028456:	689b      	ldr	r3, [r3, #8]
 8028458:	4a52      	ldr	r2, [pc, #328]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 802845a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 802845e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8028460:	4b50      	ldr	r3, [pc, #320]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 8028462:	689b      	ldr	r3, [r3, #8]
 8028464:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8028468:	687b      	ldr	r3, [r7, #4]
 802846a:	689b      	ldr	r3, [r3, #8]
 802846c:	494d      	ldr	r1, [pc, #308]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 802846e:	4313      	orrs	r3, r2
 8028470:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8028472:	687b      	ldr	r3, [r7, #4]
 8028474:	681b      	ldr	r3, [r3, #0]
 8028476:	f003 0301 	and.w	r3, r3, #1
 802847a:	2b00      	cmp	r3, #0
 802847c:	d044      	beq.n	8028508 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 802847e:	687b      	ldr	r3, [r7, #4]
 8028480:	685b      	ldr	r3, [r3, #4]
 8028482:	2b01      	cmp	r3, #1
 8028484:	d107      	bne.n	8028496 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8028486:	4b47      	ldr	r3, [pc, #284]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 8028488:	681b      	ldr	r3, [r3, #0]
 802848a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 802848e:	2b00      	cmp	r3, #0
 8028490:	d119      	bne.n	80284c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8028492:	2301      	movs	r3, #1
 8028494:	e07f      	b.n	8028596 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8028496:	687b      	ldr	r3, [r7, #4]
 8028498:	685b      	ldr	r3, [r3, #4]
 802849a:	2b02      	cmp	r3, #2
 802849c:	d003      	beq.n	80284a6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 802849e:	687b      	ldr	r3, [r7, #4]
 80284a0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80284a2:	2b03      	cmp	r3, #3
 80284a4:	d107      	bne.n	80284b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80284a6:	4b3f      	ldr	r3, [pc, #252]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 80284a8:	681b      	ldr	r3, [r3, #0]
 80284aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80284ae:	2b00      	cmp	r3, #0
 80284b0:	d109      	bne.n	80284c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80284b2:	2301      	movs	r3, #1
 80284b4:	e06f      	b.n	8028596 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80284b6:	4b3b      	ldr	r3, [pc, #236]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 80284b8:	681b      	ldr	r3, [r3, #0]
 80284ba:	f003 0302 	and.w	r3, r3, #2
 80284be:	2b00      	cmp	r3, #0
 80284c0:	d101      	bne.n	80284c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80284c2:	2301      	movs	r3, #1
 80284c4:	e067      	b.n	8028596 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80284c6:	4b37      	ldr	r3, [pc, #220]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 80284c8:	689b      	ldr	r3, [r3, #8]
 80284ca:	f023 0203 	bic.w	r2, r3, #3
 80284ce:	687b      	ldr	r3, [r7, #4]
 80284d0:	685b      	ldr	r3, [r3, #4]
 80284d2:	4934      	ldr	r1, [pc, #208]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 80284d4:	4313      	orrs	r3, r2
 80284d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80284d8:	f7fd fe9a 	bl	8026210 <HAL_GetTick>
 80284dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80284de:	e00a      	b.n	80284f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80284e0:	f7fd fe96 	bl	8026210 <HAL_GetTick>
 80284e4:	4602      	mov	r2, r0
 80284e6:	68fb      	ldr	r3, [r7, #12]
 80284e8:	1ad3      	subs	r3, r2, r3
 80284ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80284ee:	4293      	cmp	r3, r2
 80284f0:	d901      	bls.n	80284f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80284f2:	2303      	movs	r3, #3
 80284f4:	e04f      	b.n	8028596 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80284f6:	4b2b      	ldr	r3, [pc, #172]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 80284f8:	689b      	ldr	r3, [r3, #8]
 80284fa:	f003 020c 	and.w	r2, r3, #12
 80284fe:	687b      	ldr	r3, [r7, #4]
 8028500:	685b      	ldr	r3, [r3, #4]
 8028502:	009b      	lsls	r3, r3, #2
 8028504:	429a      	cmp	r2, r3
 8028506:	d1eb      	bne.n	80284e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8028508:	4b25      	ldr	r3, [pc, #148]	; (80285a0 <HAL_RCC_ClockConfig+0x1b8>)
 802850a:	681b      	ldr	r3, [r3, #0]
 802850c:	f003 030f 	and.w	r3, r3, #15
 8028510:	683a      	ldr	r2, [r7, #0]
 8028512:	429a      	cmp	r2, r3
 8028514:	d20c      	bcs.n	8028530 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8028516:	4b22      	ldr	r3, [pc, #136]	; (80285a0 <HAL_RCC_ClockConfig+0x1b8>)
 8028518:	683a      	ldr	r2, [r7, #0]
 802851a:	b2d2      	uxtb	r2, r2
 802851c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 802851e:	4b20      	ldr	r3, [pc, #128]	; (80285a0 <HAL_RCC_ClockConfig+0x1b8>)
 8028520:	681b      	ldr	r3, [r3, #0]
 8028522:	f003 030f 	and.w	r3, r3, #15
 8028526:	683a      	ldr	r2, [r7, #0]
 8028528:	429a      	cmp	r2, r3
 802852a:	d001      	beq.n	8028530 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 802852c:	2301      	movs	r3, #1
 802852e:	e032      	b.n	8028596 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8028530:	687b      	ldr	r3, [r7, #4]
 8028532:	681b      	ldr	r3, [r3, #0]
 8028534:	f003 0304 	and.w	r3, r3, #4
 8028538:	2b00      	cmp	r3, #0
 802853a:	d008      	beq.n	802854e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 802853c:	4b19      	ldr	r3, [pc, #100]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 802853e:	689b      	ldr	r3, [r3, #8]
 8028540:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8028544:	687b      	ldr	r3, [r7, #4]
 8028546:	68db      	ldr	r3, [r3, #12]
 8028548:	4916      	ldr	r1, [pc, #88]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 802854a:	4313      	orrs	r3, r2
 802854c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802854e:	687b      	ldr	r3, [r7, #4]
 8028550:	681b      	ldr	r3, [r3, #0]
 8028552:	f003 0308 	and.w	r3, r3, #8
 8028556:	2b00      	cmp	r3, #0
 8028558:	d009      	beq.n	802856e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 802855a:	4b12      	ldr	r3, [pc, #72]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 802855c:	689b      	ldr	r3, [r3, #8]
 802855e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8028562:	687b      	ldr	r3, [r7, #4]
 8028564:	691b      	ldr	r3, [r3, #16]
 8028566:	00db      	lsls	r3, r3, #3
 8028568:	490e      	ldr	r1, [pc, #56]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 802856a:	4313      	orrs	r3, r2
 802856c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 802856e:	f000 f821 	bl	80285b4 <HAL_RCC_GetSysClockFreq>
 8028572:	4601      	mov	r1, r0
 8028574:	4b0b      	ldr	r3, [pc, #44]	; (80285a4 <HAL_RCC_ClockConfig+0x1bc>)
 8028576:	689b      	ldr	r3, [r3, #8]
 8028578:	091b      	lsrs	r3, r3, #4
 802857a:	f003 030f 	and.w	r3, r3, #15
 802857e:	4a0a      	ldr	r2, [pc, #40]	; (80285a8 <HAL_RCC_ClockConfig+0x1c0>)
 8028580:	5cd3      	ldrb	r3, [r2, r3]
 8028582:	fa21 f303 	lsr.w	r3, r1, r3
 8028586:	4a09      	ldr	r2, [pc, #36]	; (80285ac <HAL_RCC_ClockConfig+0x1c4>)
 8028588:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 802858a:	4b09      	ldr	r3, [pc, #36]	; (80285b0 <HAL_RCC_ClockConfig+0x1c8>)
 802858c:	681b      	ldr	r3, [r3, #0]
 802858e:	4618      	mov	r0, r3
 8028590:	f7fd fdfa 	bl	8026188 <HAL_InitTick>

  return HAL_OK;
 8028594:	2300      	movs	r3, #0
}
 8028596:	4618      	mov	r0, r3
 8028598:	3710      	adds	r7, #16
 802859a:	46bd      	mov	sp, r7
 802859c:	bd80      	pop	{r7, pc}
 802859e:	bf00      	nop
 80285a0:	40023c00 	.word	0x40023c00
 80285a4:	40023800 	.word	0x40023800
 80285a8:	0802cac0 	.word	0x0802cac0
 80285ac:	20000004 	.word	0x20000004
 80285b0:	20000008 	.word	0x20000008

080285b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80285b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80285b6:	b085      	sub	sp, #20
 80285b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80285ba:	2300      	movs	r3, #0
 80285bc:	607b      	str	r3, [r7, #4]
 80285be:	2300      	movs	r3, #0
 80285c0:	60fb      	str	r3, [r7, #12]
 80285c2:	2300      	movs	r3, #0
 80285c4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80285c6:	2300      	movs	r3, #0
 80285c8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80285ca:	4b50      	ldr	r3, [pc, #320]	; (802870c <HAL_RCC_GetSysClockFreq+0x158>)
 80285cc:	689b      	ldr	r3, [r3, #8]
 80285ce:	f003 030c 	and.w	r3, r3, #12
 80285d2:	2b04      	cmp	r3, #4
 80285d4:	d007      	beq.n	80285e6 <HAL_RCC_GetSysClockFreq+0x32>
 80285d6:	2b08      	cmp	r3, #8
 80285d8:	d008      	beq.n	80285ec <HAL_RCC_GetSysClockFreq+0x38>
 80285da:	2b00      	cmp	r3, #0
 80285dc:	f040 808d 	bne.w	80286fa <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80285e0:	4b4b      	ldr	r3, [pc, #300]	; (8028710 <HAL_RCC_GetSysClockFreq+0x15c>)
 80285e2:	60bb      	str	r3, [r7, #8]
       break;
 80285e4:	e08c      	b.n	8028700 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80285e6:	4b4b      	ldr	r3, [pc, #300]	; (8028714 <HAL_RCC_GetSysClockFreq+0x160>)
 80285e8:	60bb      	str	r3, [r7, #8]
      break;
 80285ea:	e089      	b.n	8028700 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80285ec:	4b47      	ldr	r3, [pc, #284]	; (802870c <HAL_RCC_GetSysClockFreq+0x158>)
 80285ee:	685b      	ldr	r3, [r3, #4]
 80285f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80285f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80285f6:	4b45      	ldr	r3, [pc, #276]	; (802870c <HAL_RCC_GetSysClockFreq+0x158>)
 80285f8:	685b      	ldr	r3, [r3, #4]
 80285fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80285fe:	2b00      	cmp	r3, #0
 8028600:	d023      	beq.n	802864a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8028602:	4b42      	ldr	r3, [pc, #264]	; (802870c <HAL_RCC_GetSysClockFreq+0x158>)
 8028604:	685b      	ldr	r3, [r3, #4]
 8028606:	099b      	lsrs	r3, r3, #6
 8028608:	f04f 0400 	mov.w	r4, #0
 802860c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8028610:	f04f 0200 	mov.w	r2, #0
 8028614:	ea03 0501 	and.w	r5, r3, r1
 8028618:	ea04 0602 	and.w	r6, r4, r2
 802861c:	4a3d      	ldr	r2, [pc, #244]	; (8028714 <HAL_RCC_GetSysClockFreq+0x160>)
 802861e:	fb02 f106 	mul.w	r1, r2, r6
 8028622:	2200      	movs	r2, #0
 8028624:	fb02 f205 	mul.w	r2, r2, r5
 8028628:	440a      	add	r2, r1
 802862a:	493a      	ldr	r1, [pc, #232]	; (8028714 <HAL_RCC_GetSysClockFreq+0x160>)
 802862c:	fba5 0101 	umull	r0, r1, r5, r1
 8028630:	1853      	adds	r3, r2, r1
 8028632:	4619      	mov	r1, r3
 8028634:	687b      	ldr	r3, [r7, #4]
 8028636:	f04f 0400 	mov.w	r4, #0
 802863a:	461a      	mov	r2, r3
 802863c:	4623      	mov	r3, r4
 802863e:	f7f8 fa3b 	bl	8020ab8 <__aeabi_uldivmod>
 8028642:	4603      	mov	r3, r0
 8028644:	460c      	mov	r4, r1
 8028646:	60fb      	str	r3, [r7, #12]
 8028648:	e049      	b.n	80286de <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 802864a:	4b30      	ldr	r3, [pc, #192]	; (802870c <HAL_RCC_GetSysClockFreq+0x158>)
 802864c:	685b      	ldr	r3, [r3, #4]
 802864e:	099b      	lsrs	r3, r3, #6
 8028650:	f04f 0400 	mov.w	r4, #0
 8028654:	f240 11ff 	movw	r1, #511	; 0x1ff
 8028658:	f04f 0200 	mov.w	r2, #0
 802865c:	ea03 0501 	and.w	r5, r3, r1
 8028660:	ea04 0602 	and.w	r6, r4, r2
 8028664:	4629      	mov	r1, r5
 8028666:	4632      	mov	r2, r6
 8028668:	f04f 0300 	mov.w	r3, #0
 802866c:	f04f 0400 	mov.w	r4, #0
 8028670:	0154      	lsls	r4, r2, #5
 8028672:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8028676:	014b      	lsls	r3, r1, #5
 8028678:	4619      	mov	r1, r3
 802867a:	4622      	mov	r2, r4
 802867c:	1b49      	subs	r1, r1, r5
 802867e:	eb62 0206 	sbc.w	r2, r2, r6
 8028682:	f04f 0300 	mov.w	r3, #0
 8028686:	f04f 0400 	mov.w	r4, #0
 802868a:	0194      	lsls	r4, r2, #6
 802868c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8028690:	018b      	lsls	r3, r1, #6
 8028692:	1a5b      	subs	r3, r3, r1
 8028694:	eb64 0402 	sbc.w	r4, r4, r2
 8028698:	f04f 0100 	mov.w	r1, #0
 802869c:	f04f 0200 	mov.w	r2, #0
 80286a0:	00e2      	lsls	r2, r4, #3
 80286a2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80286a6:	00d9      	lsls	r1, r3, #3
 80286a8:	460b      	mov	r3, r1
 80286aa:	4614      	mov	r4, r2
 80286ac:	195b      	adds	r3, r3, r5
 80286ae:	eb44 0406 	adc.w	r4, r4, r6
 80286b2:	f04f 0100 	mov.w	r1, #0
 80286b6:	f04f 0200 	mov.w	r2, #0
 80286ba:	02a2      	lsls	r2, r4, #10
 80286bc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80286c0:	0299      	lsls	r1, r3, #10
 80286c2:	460b      	mov	r3, r1
 80286c4:	4614      	mov	r4, r2
 80286c6:	4618      	mov	r0, r3
 80286c8:	4621      	mov	r1, r4
 80286ca:	687b      	ldr	r3, [r7, #4]
 80286cc:	f04f 0400 	mov.w	r4, #0
 80286d0:	461a      	mov	r2, r3
 80286d2:	4623      	mov	r3, r4
 80286d4:	f7f8 f9f0 	bl	8020ab8 <__aeabi_uldivmod>
 80286d8:	4603      	mov	r3, r0
 80286da:	460c      	mov	r4, r1
 80286dc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80286de:	4b0b      	ldr	r3, [pc, #44]	; (802870c <HAL_RCC_GetSysClockFreq+0x158>)
 80286e0:	685b      	ldr	r3, [r3, #4]
 80286e2:	0c1b      	lsrs	r3, r3, #16
 80286e4:	f003 0303 	and.w	r3, r3, #3
 80286e8:	3301      	adds	r3, #1
 80286ea:	005b      	lsls	r3, r3, #1
 80286ec:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80286ee:	68fa      	ldr	r2, [r7, #12]
 80286f0:	683b      	ldr	r3, [r7, #0]
 80286f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80286f6:	60bb      	str	r3, [r7, #8]
      break;
 80286f8:	e002      	b.n	8028700 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80286fa:	4b05      	ldr	r3, [pc, #20]	; (8028710 <HAL_RCC_GetSysClockFreq+0x15c>)
 80286fc:	60bb      	str	r3, [r7, #8]
      break;
 80286fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8028700:	68bb      	ldr	r3, [r7, #8]
}
 8028702:	4618      	mov	r0, r3
 8028704:	3714      	adds	r7, #20
 8028706:	46bd      	mov	sp, r7
 8028708:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802870a:	bf00      	nop
 802870c:	40023800 	.word	0x40023800
 8028710:	00f42400 	.word	0x00f42400
 8028714:	00b71b00 	.word	0x00b71b00

08028718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8028718:	b480      	push	{r7}
 802871a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 802871c:	4b03      	ldr	r3, [pc, #12]	; (802872c <HAL_RCC_GetHCLKFreq+0x14>)
 802871e:	681b      	ldr	r3, [r3, #0]
}
 8028720:	4618      	mov	r0, r3
 8028722:	46bd      	mov	sp, r7
 8028724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8028728:	4770      	bx	lr
 802872a:	bf00      	nop
 802872c:	20000004 	.word	0x20000004

08028730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8028730:	b580      	push	{r7, lr}
 8028732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8028734:	f7ff fff0 	bl	8028718 <HAL_RCC_GetHCLKFreq>
 8028738:	4601      	mov	r1, r0
 802873a:	4b05      	ldr	r3, [pc, #20]	; (8028750 <HAL_RCC_GetPCLK1Freq+0x20>)
 802873c:	689b      	ldr	r3, [r3, #8]
 802873e:	0a9b      	lsrs	r3, r3, #10
 8028740:	f003 0307 	and.w	r3, r3, #7
 8028744:	4a03      	ldr	r2, [pc, #12]	; (8028754 <HAL_RCC_GetPCLK1Freq+0x24>)
 8028746:	5cd3      	ldrb	r3, [r2, r3]
 8028748:	fa21 f303 	lsr.w	r3, r1, r3
}
 802874c:	4618      	mov	r0, r3
 802874e:	bd80      	pop	{r7, pc}
 8028750:	40023800 	.word	0x40023800
 8028754:	0802cad0 	.word	0x0802cad0

08028758 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8028758:	b580      	push	{r7, lr}
 802875a:	b082      	sub	sp, #8
 802875c:	af00      	add	r7, sp, #0
 802875e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8028760:	687b      	ldr	r3, [r7, #4]
 8028762:	2b00      	cmp	r3, #0
 8028764:	d101      	bne.n	802876a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8028766:	2301      	movs	r3, #1
 8028768:	e056      	b.n	8028818 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 802876a:	687b      	ldr	r3, [r7, #4]
 802876c:	2200      	movs	r2, #0
 802876e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8028770:	687b      	ldr	r3, [r7, #4]
 8028772:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028776:	b2db      	uxtb	r3, r3
 8028778:	2b00      	cmp	r3, #0
 802877a:	d106      	bne.n	802878a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 802877c:	687b      	ldr	r3, [r7, #4]
 802877e:	2200      	movs	r2, #0
 8028780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8028784:	6878      	ldr	r0, [r7, #4]
 8028786:	f7fc fecf 	bl	8025528 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 802878a:	687b      	ldr	r3, [r7, #4]
 802878c:	2202      	movs	r2, #2
 802878e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8028792:	687b      	ldr	r3, [r7, #4]
 8028794:	681b      	ldr	r3, [r3, #0]
 8028796:	681a      	ldr	r2, [r3, #0]
 8028798:	687b      	ldr	r3, [r7, #4]
 802879a:	681b      	ldr	r3, [r3, #0]
 802879c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80287a0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80287a2:	687b      	ldr	r3, [r7, #4]
 80287a4:	685a      	ldr	r2, [r3, #4]
 80287a6:	687b      	ldr	r3, [r7, #4]
 80287a8:	689b      	ldr	r3, [r3, #8]
 80287aa:	431a      	orrs	r2, r3
 80287ac:	687b      	ldr	r3, [r7, #4]
 80287ae:	68db      	ldr	r3, [r3, #12]
 80287b0:	431a      	orrs	r2, r3
 80287b2:	687b      	ldr	r3, [r7, #4]
 80287b4:	691b      	ldr	r3, [r3, #16]
 80287b6:	431a      	orrs	r2, r3
 80287b8:	687b      	ldr	r3, [r7, #4]
 80287ba:	695b      	ldr	r3, [r3, #20]
 80287bc:	431a      	orrs	r2, r3
 80287be:	687b      	ldr	r3, [r7, #4]
 80287c0:	699b      	ldr	r3, [r3, #24]
 80287c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80287c6:	431a      	orrs	r2, r3
 80287c8:	687b      	ldr	r3, [r7, #4]
 80287ca:	69db      	ldr	r3, [r3, #28]
 80287cc:	431a      	orrs	r2, r3
 80287ce:	687b      	ldr	r3, [r7, #4]
 80287d0:	6a1b      	ldr	r3, [r3, #32]
 80287d2:	ea42 0103 	orr.w	r1, r2, r3
 80287d6:	687b      	ldr	r3, [r7, #4]
 80287d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80287da:	687b      	ldr	r3, [r7, #4]
 80287dc:	681b      	ldr	r3, [r3, #0]
 80287de:	430a      	orrs	r2, r1
 80287e0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80287e2:	687b      	ldr	r3, [r7, #4]
 80287e4:	699b      	ldr	r3, [r3, #24]
 80287e6:	0c1b      	lsrs	r3, r3, #16
 80287e8:	f003 0104 	and.w	r1, r3, #4
 80287ec:	687b      	ldr	r3, [r7, #4]
 80287ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80287f0:	687b      	ldr	r3, [r7, #4]
 80287f2:	681b      	ldr	r3, [r3, #0]
 80287f4:	430a      	orrs	r2, r1
 80287f6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80287f8:	687b      	ldr	r3, [r7, #4]
 80287fa:	681b      	ldr	r3, [r3, #0]
 80287fc:	69da      	ldr	r2, [r3, #28]
 80287fe:	687b      	ldr	r3, [r7, #4]
 8028800:	681b      	ldr	r3, [r3, #0]
 8028802:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8028806:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8028808:	687b      	ldr	r3, [r7, #4]
 802880a:	2200      	movs	r2, #0
 802880c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 802880e:	687b      	ldr	r3, [r7, #4]
 8028810:	2201      	movs	r2, #1
 8028812:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8028816:	2300      	movs	r3, #0
}
 8028818:	4618      	mov	r0, r3
 802881a:	3708      	adds	r7, #8
 802881c:	46bd      	mov	sp, r7
 802881e:	bd80      	pop	{r7, pc}

08028820 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8028820:	b580      	push	{r7, lr}
 8028822:	b088      	sub	sp, #32
 8028824:	af00      	add	r7, sp, #0
 8028826:	60f8      	str	r0, [r7, #12]
 8028828:	60b9      	str	r1, [r7, #8]
 802882a:	603b      	str	r3, [r7, #0]
 802882c:	4613      	mov	r3, r2
 802882e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8028830:	2300      	movs	r3, #0
 8028832:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8028834:	68fb      	ldr	r3, [r7, #12]
 8028836:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 802883a:	2b01      	cmp	r3, #1
 802883c:	d101      	bne.n	8028842 <HAL_SPI_Transmit+0x22>
 802883e:	2302      	movs	r3, #2
 8028840:	e11e      	b.n	8028a80 <HAL_SPI_Transmit+0x260>
 8028842:	68fb      	ldr	r3, [r7, #12]
 8028844:	2201      	movs	r2, #1
 8028846:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 802884a:	f7fd fce1 	bl	8026210 <HAL_GetTick>
 802884e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8028850:	88fb      	ldrh	r3, [r7, #6]
 8028852:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8028854:	68fb      	ldr	r3, [r7, #12]
 8028856:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 802885a:	b2db      	uxtb	r3, r3
 802885c:	2b01      	cmp	r3, #1
 802885e:	d002      	beq.n	8028866 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8028860:	2302      	movs	r3, #2
 8028862:	77fb      	strb	r3, [r7, #31]
    goto error;
 8028864:	e103      	b.n	8028a6e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8028866:	68bb      	ldr	r3, [r7, #8]
 8028868:	2b00      	cmp	r3, #0
 802886a:	d002      	beq.n	8028872 <HAL_SPI_Transmit+0x52>
 802886c:	88fb      	ldrh	r3, [r7, #6]
 802886e:	2b00      	cmp	r3, #0
 8028870:	d102      	bne.n	8028878 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8028872:	2301      	movs	r3, #1
 8028874:	77fb      	strb	r3, [r7, #31]
    goto error;
 8028876:	e0fa      	b.n	8028a6e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8028878:	68fb      	ldr	r3, [r7, #12]
 802887a:	2203      	movs	r2, #3
 802887c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8028880:	68fb      	ldr	r3, [r7, #12]
 8028882:	2200      	movs	r2, #0
 8028884:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8028886:	68fb      	ldr	r3, [r7, #12]
 8028888:	68ba      	ldr	r2, [r7, #8]
 802888a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 802888c:	68fb      	ldr	r3, [r7, #12]
 802888e:	88fa      	ldrh	r2, [r7, #6]
 8028890:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8028892:	68fb      	ldr	r3, [r7, #12]
 8028894:	88fa      	ldrh	r2, [r7, #6]
 8028896:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8028898:	68fb      	ldr	r3, [r7, #12]
 802889a:	2200      	movs	r2, #0
 802889c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 802889e:	68fb      	ldr	r3, [r7, #12]
 80288a0:	2200      	movs	r2, #0
 80288a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80288a4:	68fb      	ldr	r3, [r7, #12]
 80288a6:	2200      	movs	r2, #0
 80288a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80288aa:	68fb      	ldr	r3, [r7, #12]
 80288ac:	2200      	movs	r2, #0
 80288ae:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80288b0:	68fb      	ldr	r3, [r7, #12]
 80288b2:	2200      	movs	r2, #0
 80288b4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80288b6:	68fb      	ldr	r3, [r7, #12]
 80288b8:	689b      	ldr	r3, [r3, #8]
 80288ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80288be:	d107      	bne.n	80288d0 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80288c0:	68fb      	ldr	r3, [r7, #12]
 80288c2:	681b      	ldr	r3, [r3, #0]
 80288c4:	681a      	ldr	r2, [r3, #0]
 80288c6:	68fb      	ldr	r3, [r7, #12]
 80288c8:	681b      	ldr	r3, [r3, #0]
 80288ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80288ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80288d0:	68fb      	ldr	r3, [r7, #12]
 80288d2:	681b      	ldr	r3, [r3, #0]
 80288d4:	681b      	ldr	r3, [r3, #0]
 80288d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80288da:	2b40      	cmp	r3, #64	; 0x40
 80288dc:	d007      	beq.n	80288ee <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80288de:	68fb      	ldr	r3, [r7, #12]
 80288e0:	681b      	ldr	r3, [r3, #0]
 80288e2:	681a      	ldr	r2, [r3, #0]
 80288e4:	68fb      	ldr	r3, [r7, #12]
 80288e6:	681b      	ldr	r3, [r3, #0]
 80288e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80288ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80288ee:	68fb      	ldr	r3, [r7, #12]
 80288f0:	68db      	ldr	r3, [r3, #12]
 80288f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80288f6:	d14b      	bne.n	8028990 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80288f8:	68fb      	ldr	r3, [r7, #12]
 80288fa:	685b      	ldr	r3, [r3, #4]
 80288fc:	2b00      	cmp	r3, #0
 80288fe:	d002      	beq.n	8028906 <HAL_SPI_Transmit+0xe6>
 8028900:	8afb      	ldrh	r3, [r7, #22]
 8028902:	2b01      	cmp	r3, #1
 8028904:	d13e      	bne.n	8028984 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8028906:	68fb      	ldr	r3, [r7, #12]
 8028908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802890a:	881a      	ldrh	r2, [r3, #0]
 802890c:	68fb      	ldr	r3, [r7, #12]
 802890e:	681b      	ldr	r3, [r3, #0]
 8028910:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8028912:	68fb      	ldr	r3, [r7, #12]
 8028914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028916:	1c9a      	adds	r2, r3, #2
 8028918:	68fb      	ldr	r3, [r7, #12]
 802891a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 802891c:	68fb      	ldr	r3, [r7, #12]
 802891e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028920:	b29b      	uxth	r3, r3
 8028922:	3b01      	subs	r3, #1
 8028924:	b29a      	uxth	r2, r3
 8028926:	68fb      	ldr	r3, [r7, #12]
 8028928:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 802892a:	e02b      	b.n	8028984 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 802892c:	68fb      	ldr	r3, [r7, #12]
 802892e:	681b      	ldr	r3, [r3, #0]
 8028930:	689b      	ldr	r3, [r3, #8]
 8028932:	f003 0302 	and.w	r3, r3, #2
 8028936:	2b02      	cmp	r3, #2
 8028938:	d112      	bne.n	8028960 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 802893a:	68fb      	ldr	r3, [r7, #12]
 802893c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802893e:	881a      	ldrh	r2, [r3, #0]
 8028940:	68fb      	ldr	r3, [r7, #12]
 8028942:	681b      	ldr	r3, [r3, #0]
 8028944:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8028946:	68fb      	ldr	r3, [r7, #12]
 8028948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802894a:	1c9a      	adds	r2, r3, #2
 802894c:	68fb      	ldr	r3, [r7, #12]
 802894e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028950:	68fb      	ldr	r3, [r7, #12]
 8028952:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028954:	b29b      	uxth	r3, r3
 8028956:	3b01      	subs	r3, #1
 8028958:	b29a      	uxth	r2, r3
 802895a:	68fb      	ldr	r3, [r7, #12]
 802895c:	86da      	strh	r2, [r3, #54]	; 0x36
 802895e:	e011      	b.n	8028984 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8028960:	f7fd fc56 	bl	8026210 <HAL_GetTick>
 8028964:	4602      	mov	r2, r0
 8028966:	69bb      	ldr	r3, [r7, #24]
 8028968:	1ad3      	subs	r3, r2, r3
 802896a:	683a      	ldr	r2, [r7, #0]
 802896c:	429a      	cmp	r2, r3
 802896e:	d803      	bhi.n	8028978 <HAL_SPI_Transmit+0x158>
 8028970:	683b      	ldr	r3, [r7, #0]
 8028972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028976:	d102      	bne.n	802897e <HAL_SPI_Transmit+0x15e>
 8028978:	683b      	ldr	r3, [r7, #0]
 802897a:	2b00      	cmp	r3, #0
 802897c:	d102      	bne.n	8028984 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 802897e:	2303      	movs	r3, #3
 8028980:	77fb      	strb	r3, [r7, #31]
          goto error;
 8028982:	e074      	b.n	8028a6e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8028984:	68fb      	ldr	r3, [r7, #12]
 8028986:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028988:	b29b      	uxth	r3, r3
 802898a:	2b00      	cmp	r3, #0
 802898c:	d1ce      	bne.n	802892c <HAL_SPI_Transmit+0x10c>
 802898e:	e04c      	b.n	8028a2a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8028990:	68fb      	ldr	r3, [r7, #12]
 8028992:	685b      	ldr	r3, [r3, #4]
 8028994:	2b00      	cmp	r3, #0
 8028996:	d002      	beq.n	802899e <HAL_SPI_Transmit+0x17e>
 8028998:	8afb      	ldrh	r3, [r7, #22]
 802899a:	2b01      	cmp	r3, #1
 802899c:	d140      	bne.n	8028a20 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 802899e:	68fb      	ldr	r3, [r7, #12]
 80289a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80289a2:	68fb      	ldr	r3, [r7, #12]
 80289a4:	681b      	ldr	r3, [r3, #0]
 80289a6:	330c      	adds	r3, #12
 80289a8:	7812      	ldrb	r2, [r2, #0]
 80289aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80289ac:	68fb      	ldr	r3, [r7, #12]
 80289ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289b0:	1c5a      	adds	r2, r3, #1
 80289b2:	68fb      	ldr	r3, [r7, #12]
 80289b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80289b6:	68fb      	ldr	r3, [r7, #12]
 80289b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80289ba:	b29b      	uxth	r3, r3
 80289bc:	3b01      	subs	r3, #1
 80289be:	b29a      	uxth	r2, r3
 80289c0:	68fb      	ldr	r3, [r7, #12]
 80289c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80289c4:	e02c      	b.n	8028a20 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80289c6:	68fb      	ldr	r3, [r7, #12]
 80289c8:	681b      	ldr	r3, [r3, #0]
 80289ca:	689b      	ldr	r3, [r3, #8]
 80289cc:	f003 0302 	and.w	r3, r3, #2
 80289d0:	2b02      	cmp	r3, #2
 80289d2:	d113      	bne.n	80289fc <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80289d4:	68fb      	ldr	r3, [r7, #12]
 80289d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80289d8:	68fb      	ldr	r3, [r7, #12]
 80289da:	681b      	ldr	r3, [r3, #0]
 80289dc:	330c      	adds	r3, #12
 80289de:	7812      	ldrb	r2, [r2, #0]
 80289e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80289e2:	68fb      	ldr	r3, [r7, #12]
 80289e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80289e6:	1c5a      	adds	r2, r3, #1
 80289e8:	68fb      	ldr	r3, [r7, #12]
 80289ea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80289ec:	68fb      	ldr	r3, [r7, #12]
 80289ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80289f0:	b29b      	uxth	r3, r3
 80289f2:	3b01      	subs	r3, #1
 80289f4:	b29a      	uxth	r2, r3
 80289f6:	68fb      	ldr	r3, [r7, #12]
 80289f8:	86da      	strh	r2, [r3, #54]	; 0x36
 80289fa:	e011      	b.n	8028a20 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80289fc:	f7fd fc08 	bl	8026210 <HAL_GetTick>
 8028a00:	4602      	mov	r2, r0
 8028a02:	69bb      	ldr	r3, [r7, #24]
 8028a04:	1ad3      	subs	r3, r2, r3
 8028a06:	683a      	ldr	r2, [r7, #0]
 8028a08:	429a      	cmp	r2, r3
 8028a0a:	d803      	bhi.n	8028a14 <HAL_SPI_Transmit+0x1f4>
 8028a0c:	683b      	ldr	r3, [r7, #0]
 8028a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028a12:	d102      	bne.n	8028a1a <HAL_SPI_Transmit+0x1fa>
 8028a14:	683b      	ldr	r3, [r7, #0]
 8028a16:	2b00      	cmp	r3, #0
 8028a18:	d102      	bne.n	8028a20 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8028a1a:	2303      	movs	r3, #3
 8028a1c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8028a1e:	e026      	b.n	8028a6e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8028a20:	68fb      	ldr	r3, [r7, #12]
 8028a22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028a24:	b29b      	uxth	r3, r3
 8028a26:	2b00      	cmp	r3, #0
 8028a28:	d1cd      	bne.n	80289c6 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8028a2a:	69ba      	ldr	r2, [r7, #24]
 8028a2c:	6839      	ldr	r1, [r7, #0]
 8028a2e:	68f8      	ldr	r0, [r7, #12]
 8028a30:	f000 fba4 	bl	802917c <SPI_EndRxTxTransaction>
 8028a34:	4603      	mov	r3, r0
 8028a36:	2b00      	cmp	r3, #0
 8028a38:	d002      	beq.n	8028a40 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8028a3a:	68fb      	ldr	r3, [r7, #12]
 8028a3c:	2220      	movs	r2, #32
 8028a3e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8028a40:	68fb      	ldr	r3, [r7, #12]
 8028a42:	689b      	ldr	r3, [r3, #8]
 8028a44:	2b00      	cmp	r3, #0
 8028a46:	d10a      	bne.n	8028a5e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8028a48:	2300      	movs	r3, #0
 8028a4a:	613b      	str	r3, [r7, #16]
 8028a4c:	68fb      	ldr	r3, [r7, #12]
 8028a4e:	681b      	ldr	r3, [r3, #0]
 8028a50:	68db      	ldr	r3, [r3, #12]
 8028a52:	613b      	str	r3, [r7, #16]
 8028a54:	68fb      	ldr	r3, [r7, #12]
 8028a56:	681b      	ldr	r3, [r3, #0]
 8028a58:	689b      	ldr	r3, [r3, #8]
 8028a5a:	613b      	str	r3, [r7, #16]
 8028a5c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8028a5e:	68fb      	ldr	r3, [r7, #12]
 8028a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8028a62:	2b00      	cmp	r3, #0
 8028a64:	d002      	beq.n	8028a6c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8028a66:	2301      	movs	r3, #1
 8028a68:	77fb      	strb	r3, [r7, #31]
 8028a6a:	e000      	b.n	8028a6e <HAL_SPI_Transmit+0x24e>
  }

error:
 8028a6c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8028a6e:	68fb      	ldr	r3, [r7, #12]
 8028a70:	2201      	movs	r2, #1
 8028a72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8028a76:	68fb      	ldr	r3, [r7, #12]
 8028a78:	2200      	movs	r2, #0
 8028a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8028a7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8028a80:	4618      	mov	r0, r3
 8028a82:	3720      	adds	r7, #32
 8028a84:	46bd      	mov	sp, r7
 8028a86:	bd80      	pop	{r7, pc}

08028a88 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8028a88:	b580      	push	{r7, lr}
 8028a8a:	b088      	sub	sp, #32
 8028a8c:	af02      	add	r7, sp, #8
 8028a8e:	60f8      	str	r0, [r7, #12]
 8028a90:	60b9      	str	r1, [r7, #8]
 8028a92:	603b      	str	r3, [r7, #0]
 8028a94:	4613      	mov	r3, r2
 8028a96:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8028a98:	2300      	movs	r3, #0
 8028a9a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8028a9c:	68fb      	ldr	r3, [r7, #12]
 8028a9e:	685b      	ldr	r3, [r3, #4]
 8028aa0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028aa4:	d112      	bne.n	8028acc <HAL_SPI_Receive+0x44>
 8028aa6:	68fb      	ldr	r3, [r7, #12]
 8028aa8:	689b      	ldr	r3, [r3, #8]
 8028aaa:	2b00      	cmp	r3, #0
 8028aac:	d10e      	bne.n	8028acc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8028aae:	68fb      	ldr	r3, [r7, #12]
 8028ab0:	2204      	movs	r2, #4
 8028ab2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8028ab6:	88fa      	ldrh	r2, [r7, #6]
 8028ab8:	683b      	ldr	r3, [r7, #0]
 8028aba:	9300      	str	r3, [sp, #0]
 8028abc:	4613      	mov	r3, r2
 8028abe:	68ba      	ldr	r2, [r7, #8]
 8028ac0:	68b9      	ldr	r1, [r7, #8]
 8028ac2:	68f8      	ldr	r0, [r7, #12]
 8028ac4:	f000 f8e9 	bl	8028c9a <HAL_SPI_TransmitReceive>
 8028ac8:	4603      	mov	r3, r0
 8028aca:	e0e2      	b.n	8028c92 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8028acc:	68fb      	ldr	r3, [r7, #12]
 8028ace:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8028ad2:	2b01      	cmp	r3, #1
 8028ad4:	d101      	bne.n	8028ada <HAL_SPI_Receive+0x52>
 8028ad6:	2302      	movs	r3, #2
 8028ad8:	e0db      	b.n	8028c92 <HAL_SPI_Receive+0x20a>
 8028ada:	68fb      	ldr	r3, [r7, #12]
 8028adc:	2201      	movs	r2, #1
 8028ade:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8028ae2:	f7fd fb95 	bl	8026210 <HAL_GetTick>
 8028ae6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8028ae8:	68fb      	ldr	r3, [r7, #12]
 8028aea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028aee:	b2db      	uxtb	r3, r3
 8028af0:	2b01      	cmp	r3, #1
 8028af2:	d002      	beq.n	8028afa <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8028af4:	2302      	movs	r3, #2
 8028af6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8028af8:	e0c2      	b.n	8028c80 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8028afa:	68bb      	ldr	r3, [r7, #8]
 8028afc:	2b00      	cmp	r3, #0
 8028afe:	d002      	beq.n	8028b06 <HAL_SPI_Receive+0x7e>
 8028b00:	88fb      	ldrh	r3, [r7, #6]
 8028b02:	2b00      	cmp	r3, #0
 8028b04:	d102      	bne.n	8028b0c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8028b06:	2301      	movs	r3, #1
 8028b08:	75fb      	strb	r3, [r7, #23]
    goto error;
 8028b0a:	e0b9      	b.n	8028c80 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8028b0c:	68fb      	ldr	r3, [r7, #12]
 8028b0e:	2204      	movs	r2, #4
 8028b10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8028b14:	68fb      	ldr	r3, [r7, #12]
 8028b16:	2200      	movs	r2, #0
 8028b18:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8028b1a:	68fb      	ldr	r3, [r7, #12]
 8028b1c:	68ba      	ldr	r2, [r7, #8]
 8028b1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8028b20:	68fb      	ldr	r3, [r7, #12]
 8028b22:	88fa      	ldrh	r2, [r7, #6]
 8028b24:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8028b26:	68fb      	ldr	r3, [r7, #12]
 8028b28:	88fa      	ldrh	r2, [r7, #6]
 8028b2a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8028b2c:	68fb      	ldr	r3, [r7, #12]
 8028b2e:	2200      	movs	r2, #0
 8028b30:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8028b32:	68fb      	ldr	r3, [r7, #12]
 8028b34:	2200      	movs	r2, #0
 8028b36:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8028b38:	68fb      	ldr	r3, [r7, #12]
 8028b3a:	2200      	movs	r2, #0
 8028b3c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8028b3e:	68fb      	ldr	r3, [r7, #12]
 8028b40:	2200      	movs	r2, #0
 8028b42:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8028b44:	68fb      	ldr	r3, [r7, #12]
 8028b46:	2200      	movs	r2, #0
 8028b48:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8028b4a:	68fb      	ldr	r3, [r7, #12]
 8028b4c:	689b      	ldr	r3, [r3, #8]
 8028b4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8028b52:	d107      	bne.n	8028b64 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8028b54:	68fb      	ldr	r3, [r7, #12]
 8028b56:	681b      	ldr	r3, [r3, #0]
 8028b58:	681a      	ldr	r2, [r3, #0]
 8028b5a:	68fb      	ldr	r3, [r7, #12]
 8028b5c:	681b      	ldr	r3, [r3, #0]
 8028b5e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8028b62:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8028b64:	68fb      	ldr	r3, [r7, #12]
 8028b66:	681b      	ldr	r3, [r3, #0]
 8028b68:	681b      	ldr	r3, [r3, #0]
 8028b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028b6e:	2b40      	cmp	r3, #64	; 0x40
 8028b70:	d007      	beq.n	8028b82 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8028b72:	68fb      	ldr	r3, [r7, #12]
 8028b74:	681b      	ldr	r3, [r3, #0]
 8028b76:	681a      	ldr	r2, [r3, #0]
 8028b78:	68fb      	ldr	r3, [r7, #12]
 8028b7a:	681b      	ldr	r3, [r3, #0]
 8028b7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8028b80:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8028b82:	68fb      	ldr	r3, [r7, #12]
 8028b84:	68db      	ldr	r3, [r3, #12]
 8028b86:	2b00      	cmp	r3, #0
 8028b88:	d162      	bne.n	8028c50 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8028b8a:	e02e      	b.n	8028bea <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8028b8c:	68fb      	ldr	r3, [r7, #12]
 8028b8e:	681b      	ldr	r3, [r3, #0]
 8028b90:	689b      	ldr	r3, [r3, #8]
 8028b92:	f003 0301 	and.w	r3, r3, #1
 8028b96:	2b01      	cmp	r3, #1
 8028b98:	d115      	bne.n	8028bc6 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8028b9a:	68fb      	ldr	r3, [r7, #12]
 8028b9c:	681b      	ldr	r3, [r3, #0]
 8028b9e:	f103 020c 	add.w	r2, r3, #12
 8028ba2:	68fb      	ldr	r3, [r7, #12]
 8028ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028ba6:	7812      	ldrb	r2, [r2, #0]
 8028ba8:	b2d2      	uxtb	r2, r2
 8028baa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8028bac:	68fb      	ldr	r3, [r7, #12]
 8028bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028bb0:	1c5a      	adds	r2, r3, #1
 8028bb2:	68fb      	ldr	r3, [r7, #12]
 8028bb4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8028bb6:	68fb      	ldr	r3, [r7, #12]
 8028bb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028bba:	b29b      	uxth	r3, r3
 8028bbc:	3b01      	subs	r3, #1
 8028bbe:	b29a      	uxth	r2, r3
 8028bc0:	68fb      	ldr	r3, [r7, #12]
 8028bc2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8028bc4:	e011      	b.n	8028bea <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8028bc6:	f7fd fb23 	bl	8026210 <HAL_GetTick>
 8028bca:	4602      	mov	r2, r0
 8028bcc:	693b      	ldr	r3, [r7, #16]
 8028bce:	1ad3      	subs	r3, r2, r3
 8028bd0:	683a      	ldr	r2, [r7, #0]
 8028bd2:	429a      	cmp	r2, r3
 8028bd4:	d803      	bhi.n	8028bde <HAL_SPI_Receive+0x156>
 8028bd6:	683b      	ldr	r3, [r7, #0]
 8028bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028bdc:	d102      	bne.n	8028be4 <HAL_SPI_Receive+0x15c>
 8028bde:	683b      	ldr	r3, [r7, #0]
 8028be0:	2b00      	cmp	r3, #0
 8028be2:	d102      	bne.n	8028bea <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8028be4:	2303      	movs	r3, #3
 8028be6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8028be8:	e04a      	b.n	8028c80 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8028bea:	68fb      	ldr	r3, [r7, #12]
 8028bec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028bee:	b29b      	uxth	r3, r3
 8028bf0:	2b00      	cmp	r3, #0
 8028bf2:	d1cb      	bne.n	8028b8c <HAL_SPI_Receive+0x104>
 8028bf4:	e031      	b.n	8028c5a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8028bf6:	68fb      	ldr	r3, [r7, #12]
 8028bf8:	681b      	ldr	r3, [r3, #0]
 8028bfa:	689b      	ldr	r3, [r3, #8]
 8028bfc:	f003 0301 	and.w	r3, r3, #1
 8028c00:	2b01      	cmp	r3, #1
 8028c02:	d113      	bne.n	8028c2c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8028c04:	68fb      	ldr	r3, [r7, #12]
 8028c06:	681b      	ldr	r3, [r3, #0]
 8028c08:	68da      	ldr	r2, [r3, #12]
 8028c0a:	68fb      	ldr	r3, [r7, #12]
 8028c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028c0e:	b292      	uxth	r2, r2
 8028c10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8028c12:	68fb      	ldr	r3, [r7, #12]
 8028c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028c16:	1c9a      	adds	r2, r3, #2
 8028c18:	68fb      	ldr	r3, [r7, #12]
 8028c1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8028c1c:	68fb      	ldr	r3, [r7, #12]
 8028c1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028c20:	b29b      	uxth	r3, r3
 8028c22:	3b01      	subs	r3, #1
 8028c24:	b29a      	uxth	r2, r3
 8028c26:	68fb      	ldr	r3, [r7, #12]
 8028c28:	87da      	strh	r2, [r3, #62]	; 0x3e
 8028c2a:	e011      	b.n	8028c50 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8028c2c:	f7fd faf0 	bl	8026210 <HAL_GetTick>
 8028c30:	4602      	mov	r2, r0
 8028c32:	693b      	ldr	r3, [r7, #16]
 8028c34:	1ad3      	subs	r3, r2, r3
 8028c36:	683a      	ldr	r2, [r7, #0]
 8028c38:	429a      	cmp	r2, r3
 8028c3a:	d803      	bhi.n	8028c44 <HAL_SPI_Receive+0x1bc>
 8028c3c:	683b      	ldr	r3, [r7, #0]
 8028c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028c42:	d102      	bne.n	8028c4a <HAL_SPI_Receive+0x1c2>
 8028c44:	683b      	ldr	r3, [r7, #0]
 8028c46:	2b00      	cmp	r3, #0
 8028c48:	d102      	bne.n	8028c50 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8028c4a:	2303      	movs	r3, #3
 8028c4c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8028c4e:	e017      	b.n	8028c80 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8028c50:	68fb      	ldr	r3, [r7, #12]
 8028c52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028c54:	b29b      	uxth	r3, r3
 8028c56:	2b00      	cmp	r3, #0
 8028c58:	d1cd      	bne.n	8028bf6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8028c5a:	693a      	ldr	r2, [r7, #16]
 8028c5c:	6839      	ldr	r1, [r7, #0]
 8028c5e:	68f8      	ldr	r0, [r7, #12]
 8028c60:	f000 fa27 	bl	80290b2 <SPI_EndRxTransaction>
 8028c64:	4603      	mov	r3, r0
 8028c66:	2b00      	cmp	r3, #0
 8028c68:	d002      	beq.n	8028c70 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8028c6a:	68fb      	ldr	r3, [r7, #12]
 8028c6c:	2220      	movs	r2, #32
 8028c6e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8028c70:	68fb      	ldr	r3, [r7, #12]
 8028c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8028c74:	2b00      	cmp	r3, #0
 8028c76:	d002      	beq.n	8028c7e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8028c78:	2301      	movs	r3, #1
 8028c7a:	75fb      	strb	r3, [r7, #23]
 8028c7c:	e000      	b.n	8028c80 <HAL_SPI_Receive+0x1f8>
  }

error :
 8028c7e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8028c80:	68fb      	ldr	r3, [r7, #12]
 8028c82:	2201      	movs	r2, #1
 8028c84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8028c88:	68fb      	ldr	r3, [r7, #12]
 8028c8a:	2200      	movs	r2, #0
 8028c8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8028c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8028c92:	4618      	mov	r0, r3
 8028c94:	3718      	adds	r7, #24
 8028c96:	46bd      	mov	sp, r7
 8028c98:	bd80      	pop	{r7, pc}

08028c9a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8028c9a:	b580      	push	{r7, lr}
 8028c9c:	b08c      	sub	sp, #48	; 0x30
 8028c9e:	af00      	add	r7, sp, #0
 8028ca0:	60f8      	str	r0, [r7, #12]
 8028ca2:	60b9      	str	r1, [r7, #8]
 8028ca4:	607a      	str	r2, [r7, #4]
 8028ca6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8028ca8:	2301      	movs	r3, #1
 8028caa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8028cac:	2300      	movs	r3, #0
 8028cae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8028cb2:	68fb      	ldr	r3, [r7, #12]
 8028cb4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8028cb8:	2b01      	cmp	r3, #1
 8028cba:	d101      	bne.n	8028cc0 <HAL_SPI_TransmitReceive+0x26>
 8028cbc:	2302      	movs	r3, #2
 8028cbe:	e18a      	b.n	8028fd6 <HAL_SPI_TransmitReceive+0x33c>
 8028cc0:	68fb      	ldr	r3, [r7, #12]
 8028cc2:	2201      	movs	r2, #1
 8028cc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8028cc8:	f7fd faa2 	bl	8026210 <HAL_GetTick>
 8028ccc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8028cce:	68fb      	ldr	r3, [r7, #12]
 8028cd0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028cd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8028cd8:	68fb      	ldr	r3, [r7, #12]
 8028cda:	685b      	ldr	r3, [r3, #4]
 8028cdc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8028cde:	887b      	ldrh	r3, [r7, #2]
 8028ce0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8028ce2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8028ce6:	2b01      	cmp	r3, #1
 8028ce8:	d00f      	beq.n	8028d0a <HAL_SPI_TransmitReceive+0x70>
 8028cea:	69fb      	ldr	r3, [r7, #28]
 8028cec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8028cf0:	d107      	bne.n	8028d02 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8028cf2:	68fb      	ldr	r3, [r7, #12]
 8028cf4:	689b      	ldr	r3, [r3, #8]
 8028cf6:	2b00      	cmp	r3, #0
 8028cf8:	d103      	bne.n	8028d02 <HAL_SPI_TransmitReceive+0x68>
 8028cfa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8028cfe:	2b04      	cmp	r3, #4
 8028d00:	d003      	beq.n	8028d0a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8028d02:	2302      	movs	r3, #2
 8028d04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8028d08:	e15b      	b.n	8028fc2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8028d0a:	68bb      	ldr	r3, [r7, #8]
 8028d0c:	2b00      	cmp	r3, #0
 8028d0e:	d005      	beq.n	8028d1c <HAL_SPI_TransmitReceive+0x82>
 8028d10:	687b      	ldr	r3, [r7, #4]
 8028d12:	2b00      	cmp	r3, #0
 8028d14:	d002      	beq.n	8028d1c <HAL_SPI_TransmitReceive+0x82>
 8028d16:	887b      	ldrh	r3, [r7, #2]
 8028d18:	2b00      	cmp	r3, #0
 8028d1a:	d103      	bne.n	8028d24 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8028d1c:	2301      	movs	r3, #1
 8028d1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8028d22:	e14e      	b.n	8028fc2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8028d24:	68fb      	ldr	r3, [r7, #12]
 8028d26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8028d2a:	b2db      	uxtb	r3, r3
 8028d2c:	2b04      	cmp	r3, #4
 8028d2e:	d003      	beq.n	8028d38 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8028d30:	68fb      	ldr	r3, [r7, #12]
 8028d32:	2205      	movs	r2, #5
 8028d34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8028d38:	68fb      	ldr	r3, [r7, #12]
 8028d3a:	2200      	movs	r2, #0
 8028d3c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8028d3e:	68fb      	ldr	r3, [r7, #12]
 8028d40:	687a      	ldr	r2, [r7, #4]
 8028d42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8028d44:	68fb      	ldr	r3, [r7, #12]
 8028d46:	887a      	ldrh	r2, [r7, #2]
 8028d48:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8028d4a:	68fb      	ldr	r3, [r7, #12]
 8028d4c:	887a      	ldrh	r2, [r7, #2]
 8028d4e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8028d50:	68fb      	ldr	r3, [r7, #12]
 8028d52:	68ba      	ldr	r2, [r7, #8]
 8028d54:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8028d56:	68fb      	ldr	r3, [r7, #12]
 8028d58:	887a      	ldrh	r2, [r7, #2]
 8028d5a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8028d5c:	68fb      	ldr	r3, [r7, #12]
 8028d5e:	887a      	ldrh	r2, [r7, #2]
 8028d60:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8028d62:	68fb      	ldr	r3, [r7, #12]
 8028d64:	2200      	movs	r2, #0
 8028d66:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8028d68:	68fb      	ldr	r3, [r7, #12]
 8028d6a:	2200      	movs	r2, #0
 8028d6c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8028d6e:	68fb      	ldr	r3, [r7, #12]
 8028d70:	681b      	ldr	r3, [r3, #0]
 8028d72:	681b      	ldr	r3, [r3, #0]
 8028d74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8028d78:	2b40      	cmp	r3, #64	; 0x40
 8028d7a:	d007      	beq.n	8028d8c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8028d7c:	68fb      	ldr	r3, [r7, #12]
 8028d7e:	681b      	ldr	r3, [r3, #0]
 8028d80:	681a      	ldr	r2, [r3, #0]
 8028d82:	68fb      	ldr	r3, [r7, #12]
 8028d84:	681b      	ldr	r3, [r3, #0]
 8028d86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8028d8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8028d8c:	68fb      	ldr	r3, [r7, #12]
 8028d8e:	68db      	ldr	r3, [r3, #12]
 8028d90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8028d94:	d178      	bne.n	8028e88 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8028d96:	68fb      	ldr	r3, [r7, #12]
 8028d98:	685b      	ldr	r3, [r3, #4]
 8028d9a:	2b00      	cmp	r3, #0
 8028d9c:	d002      	beq.n	8028da4 <HAL_SPI_TransmitReceive+0x10a>
 8028d9e:	8b7b      	ldrh	r3, [r7, #26]
 8028da0:	2b01      	cmp	r3, #1
 8028da2:	d166      	bne.n	8028e72 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8028da4:	68fb      	ldr	r3, [r7, #12]
 8028da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028da8:	881a      	ldrh	r2, [r3, #0]
 8028daa:	68fb      	ldr	r3, [r7, #12]
 8028dac:	681b      	ldr	r3, [r3, #0]
 8028dae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8028db0:	68fb      	ldr	r3, [r7, #12]
 8028db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028db4:	1c9a      	adds	r2, r3, #2
 8028db6:	68fb      	ldr	r3, [r7, #12]
 8028db8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8028dba:	68fb      	ldr	r3, [r7, #12]
 8028dbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028dbe:	b29b      	uxth	r3, r3
 8028dc0:	3b01      	subs	r3, #1
 8028dc2:	b29a      	uxth	r2, r3
 8028dc4:	68fb      	ldr	r3, [r7, #12]
 8028dc6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8028dc8:	e053      	b.n	8028e72 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8028dca:	68fb      	ldr	r3, [r7, #12]
 8028dcc:	681b      	ldr	r3, [r3, #0]
 8028dce:	689b      	ldr	r3, [r3, #8]
 8028dd0:	f003 0302 	and.w	r3, r3, #2
 8028dd4:	2b02      	cmp	r3, #2
 8028dd6:	d11b      	bne.n	8028e10 <HAL_SPI_TransmitReceive+0x176>
 8028dd8:	68fb      	ldr	r3, [r7, #12]
 8028dda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028ddc:	b29b      	uxth	r3, r3
 8028dde:	2b00      	cmp	r3, #0
 8028de0:	d016      	beq.n	8028e10 <HAL_SPI_TransmitReceive+0x176>
 8028de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028de4:	2b01      	cmp	r3, #1
 8028de6:	d113      	bne.n	8028e10 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8028de8:	68fb      	ldr	r3, [r7, #12]
 8028dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028dec:	881a      	ldrh	r2, [r3, #0]
 8028dee:	68fb      	ldr	r3, [r7, #12]
 8028df0:	681b      	ldr	r3, [r3, #0]
 8028df2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8028df4:	68fb      	ldr	r3, [r7, #12]
 8028df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028df8:	1c9a      	adds	r2, r3, #2
 8028dfa:	68fb      	ldr	r3, [r7, #12]
 8028dfc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028dfe:	68fb      	ldr	r3, [r7, #12]
 8028e00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028e02:	b29b      	uxth	r3, r3
 8028e04:	3b01      	subs	r3, #1
 8028e06:	b29a      	uxth	r2, r3
 8028e08:	68fb      	ldr	r3, [r7, #12]
 8028e0a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8028e0c:	2300      	movs	r3, #0
 8028e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8028e10:	68fb      	ldr	r3, [r7, #12]
 8028e12:	681b      	ldr	r3, [r3, #0]
 8028e14:	689b      	ldr	r3, [r3, #8]
 8028e16:	f003 0301 	and.w	r3, r3, #1
 8028e1a:	2b01      	cmp	r3, #1
 8028e1c:	d119      	bne.n	8028e52 <HAL_SPI_TransmitReceive+0x1b8>
 8028e1e:	68fb      	ldr	r3, [r7, #12]
 8028e20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028e22:	b29b      	uxth	r3, r3
 8028e24:	2b00      	cmp	r3, #0
 8028e26:	d014      	beq.n	8028e52 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8028e28:	68fb      	ldr	r3, [r7, #12]
 8028e2a:	681b      	ldr	r3, [r3, #0]
 8028e2c:	68da      	ldr	r2, [r3, #12]
 8028e2e:	68fb      	ldr	r3, [r7, #12]
 8028e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028e32:	b292      	uxth	r2, r2
 8028e34:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8028e36:	68fb      	ldr	r3, [r7, #12]
 8028e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028e3a:	1c9a      	adds	r2, r3, #2
 8028e3c:	68fb      	ldr	r3, [r7, #12]
 8028e3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8028e40:	68fb      	ldr	r3, [r7, #12]
 8028e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028e44:	b29b      	uxth	r3, r3
 8028e46:	3b01      	subs	r3, #1
 8028e48:	b29a      	uxth	r2, r3
 8028e4a:	68fb      	ldr	r3, [r7, #12]
 8028e4c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8028e4e:	2301      	movs	r3, #1
 8028e50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8028e52:	f7fd f9dd 	bl	8026210 <HAL_GetTick>
 8028e56:	4602      	mov	r2, r0
 8028e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028e5a:	1ad3      	subs	r3, r2, r3
 8028e5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8028e5e:	429a      	cmp	r2, r3
 8028e60:	d807      	bhi.n	8028e72 <HAL_SPI_TransmitReceive+0x1d8>
 8028e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8028e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028e68:	d003      	beq.n	8028e72 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8028e6a:	2303      	movs	r3, #3
 8028e6c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8028e70:	e0a7      	b.n	8028fc2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8028e72:	68fb      	ldr	r3, [r7, #12]
 8028e74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028e76:	b29b      	uxth	r3, r3
 8028e78:	2b00      	cmp	r3, #0
 8028e7a:	d1a6      	bne.n	8028dca <HAL_SPI_TransmitReceive+0x130>
 8028e7c:	68fb      	ldr	r3, [r7, #12]
 8028e7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028e80:	b29b      	uxth	r3, r3
 8028e82:	2b00      	cmp	r3, #0
 8028e84:	d1a1      	bne.n	8028dca <HAL_SPI_TransmitReceive+0x130>
 8028e86:	e07c      	b.n	8028f82 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8028e88:	68fb      	ldr	r3, [r7, #12]
 8028e8a:	685b      	ldr	r3, [r3, #4]
 8028e8c:	2b00      	cmp	r3, #0
 8028e8e:	d002      	beq.n	8028e96 <HAL_SPI_TransmitReceive+0x1fc>
 8028e90:	8b7b      	ldrh	r3, [r7, #26]
 8028e92:	2b01      	cmp	r3, #1
 8028e94:	d16b      	bne.n	8028f6e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8028e96:	68fb      	ldr	r3, [r7, #12]
 8028e98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8028e9a:	68fb      	ldr	r3, [r7, #12]
 8028e9c:	681b      	ldr	r3, [r3, #0]
 8028e9e:	330c      	adds	r3, #12
 8028ea0:	7812      	ldrb	r2, [r2, #0]
 8028ea2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8028ea4:	68fb      	ldr	r3, [r7, #12]
 8028ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028ea8:	1c5a      	adds	r2, r3, #1
 8028eaa:	68fb      	ldr	r3, [r7, #12]
 8028eac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8028eae:	68fb      	ldr	r3, [r7, #12]
 8028eb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028eb2:	b29b      	uxth	r3, r3
 8028eb4:	3b01      	subs	r3, #1
 8028eb6:	b29a      	uxth	r2, r3
 8028eb8:	68fb      	ldr	r3, [r7, #12]
 8028eba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8028ebc:	e057      	b.n	8028f6e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8028ebe:	68fb      	ldr	r3, [r7, #12]
 8028ec0:	681b      	ldr	r3, [r3, #0]
 8028ec2:	689b      	ldr	r3, [r3, #8]
 8028ec4:	f003 0302 	and.w	r3, r3, #2
 8028ec8:	2b02      	cmp	r3, #2
 8028eca:	d11c      	bne.n	8028f06 <HAL_SPI_TransmitReceive+0x26c>
 8028ecc:	68fb      	ldr	r3, [r7, #12]
 8028ece:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028ed0:	b29b      	uxth	r3, r3
 8028ed2:	2b00      	cmp	r3, #0
 8028ed4:	d017      	beq.n	8028f06 <HAL_SPI_TransmitReceive+0x26c>
 8028ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8028ed8:	2b01      	cmp	r3, #1
 8028eda:	d114      	bne.n	8028f06 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8028edc:	68fb      	ldr	r3, [r7, #12]
 8028ede:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8028ee0:	68fb      	ldr	r3, [r7, #12]
 8028ee2:	681b      	ldr	r3, [r3, #0]
 8028ee4:	330c      	adds	r3, #12
 8028ee6:	7812      	ldrb	r2, [r2, #0]
 8028ee8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8028eea:	68fb      	ldr	r3, [r7, #12]
 8028eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8028eee:	1c5a      	adds	r2, r3, #1
 8028ef0:	68fb      	ldr	r3, [r7, #12]
 8028ef2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8028ef4:	68fb      	ldr	r3, [r7, #12]
 8028ef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028ef8:	b29b      	uxth	r3, r3
 8028efa:	3b01      	subs	r3, #1
 8028efc:	b29a      	uxth	r2, r3
 8028efe:	68fb      	ldr	r3, [r7, #12]
 8028f00:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8028f02:	2300      	movs	r3, #0
 8028f04:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8028f06:	68fb      	ldr	r3, [r7, #12]
 8028f08:	681b      	ldr	r3, [r3, #0]
 8028f0a:	689b      	ldr	r3, [r3, #8]
 8028f0c:	f003 0301 	and.w	r3, r3, #1
 8028f10:	2b01      	cmp	r3, #1
 8028f12:	d119      	bne.n	8028f48 <HAL_SPI_TransmitReceive+0x2ae>
 8028f14:	68fb      	ldr	r3, [r7, #12]
 8028f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028f18:	b29b      	uxth	r3, r3
 8028f1a:	2b00      	cmp	r3, #0
 8028f1c:	d014      	beq.n	8028f48 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8028f1e:	68fb      	ldr	r3, [r7, #12]
 8028f20:	681b      	ldr	r3, [r3, #0]
 8028f22:	68da      	ldr	r2, [r3, #12]
 8028f24:	68fb      	ldr	r3, [r7, #12]
 8028f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028f28:	b2d2      	uxtb	r2, r2
 8028f2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8028f2c:	68fb      	ldr	r3, [r7, #12]
 8028f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8028f30:	1c5a      	adds	r2, r3, #1
 8028f32:	68fb      	ldr	r3, [r7, #12]
 8028f34:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8028f36:	68fb      	ldr	r3, [r7, #12]
 8028f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028f3a:	b29b      	uxth	r3, r3
 8028f3c:	3b01      	subs	r3, #1
 8028f3e:	b29a      	uxth	r2, r3
 8028f40:	68fb      	ldr	r3, [r7, #12]
 8028f42:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8028f44:	2301      	movs	r3, #1
 8028f46:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8028f48:	f7fd f962 	bl	8026210 <HAL_GetTick>
 8028f4c:	4602      	mov	r2, r0
 8028f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8028f50:	1ad3      	subs	r3, r2, r3
 8028f52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8028f54:	429a      	cmp	r2, r3
 8028f56:	d803      	bhi.n	8028f60 <HAL_SPI_TransmitReceive+0x2c6>
 8028f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8028f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028f5e:	d102      	bne.n	8028f66 <HAL_SPI_TransmitReceive+0x2cc>
 8028f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8028f62:	2b00      	cmp	r3, #0
 8028f64:	d103      	bne.n	8028f6e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8028f66:	2303      	movs	r3, #3
 8028f68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8028f6c:	e029      	b.n	8028fc2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8028f6e:	68fb      	ldr	r3, [r7, #12]
 8028f70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8028f72:	b29b      	uxth	r3, r3
 8028f74:	2b00      	cmp	r3, #0
 8028f76:	d1a2      	bne.n	8028ebe <HAL_SPI_TransmitReceive+0x224>
 8028f78:	68fb      	ldr	r3, [r7, #12]
 8028f7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8028f7c:	b29b      	uxth	r3, r3
 8028f7e:	2b00      	cmp	r3, #0
 8028f80:	d19d      	bne.n	8028ebe <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8028f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8028f84:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8028f86:	68f8      	ldr	r0, [r7, #12]
 8028f88:	f000 f8f8 	bl	802917c <SPI_EndRxTxTransaction>
 8028f8c:	4603      	mov	r3, r0
 8028f8e:	2b00      	cmp	r3, #0
 8028f90:	d006      	beq.n	8028fa0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8028f92:	2301      	movs	r3, #1
 8028f94:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8028f98:	68fb      	ldr	r3, [r7, #12]
 8028f9a:	2220      	movs	r2, #32
 8028f9c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8028f9e:	e010      	b.n	8028fc2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8028fa0:	68fb      	ldr	r3, [r7, #12]
 8028fa2:	689b      	ldr	r3, [r3, #8]
 8028fa4:	2b00      	cmp	r3, #0
 8028fa6:	d10b      	bne.n	8028fc0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8028fa8:	2300      	movs	r3, #0
 8028faa:	617b      	str	r3, [r7, #20]
 8028fac:	68fb      	ldr	r3, [r7, #12]
 8028fae:	681b      	ldr	r3, [r3, #0]
 8028fb0:	68db      	ldr	r3, [r3, #12]
 8028fb2:	617b      	str	r3, [r7, #20]
 8028fb4:	68fb      	ldr	r3, [r7, #12]
 8028fb6:	681b      	ldr	r3, [r3, #0]
 8028fb8:	689b      	ldr	r3, [r3, #8]
 8028fba:	617b      	str	r3, [r7, #20]
 8028fbc:	697b      	ldr	r3, [r7, #20]
 8028fbe:	e000      	b.n	8028fc2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8028fc0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8028fc2:	68fb      	ldr	r3, [r7, #12]
 8028fc4:	2201      	movs	r2, #1
 8028fc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8028fca:	68fb      	ldr	r3, [r7, #12]
 8028fcc:	2200      	movs	r2, #0
 8028fce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8028fd2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8028fd6:	4618      	mov	r0, r3
 8028fd8:	3730      	adds	r7, #48	; 0x30
 8028fda:	46bd      	mov	sp, r7
 8028fdc:	bd80      	pop	{r7, pc}

08028fde <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8028fde:	b580      	push	{r7, lr}
 8028fe0:	b084      	sub	sp, #16
 8028fe2:	af00      	add	r7, sp, #0
 8028fe4:	60f8      	str	r0, [r7, #12]
 8028fe6:	60b9      	str	r1, [r7, #8]
 8028fe8:	603b      	str	r3, [r7, #0]
 8028fea:	4613      	mov	r3, r2
 8028fec:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8028fee:	e04c      	b.n	802908a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8028ff0:	683b      	ldr	r3, [r7, #0]
 8028ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8028ff6:	d048      	beq.n	802908a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8028ff8:	f7fd f90a 	bl	8026210 <HAL_GetTick>
 8028ffc:	4602      	mov	r2, r0
 8028ffe:	69bb      	ldr	r3, [r7, #24]
 8029000:	1ad3      	subs	r3, r2, r3
 8029002:	683a      	ldr	r2, [r7, #0]
 8029004:	429a      	cmp	r2, r3
 8029006:	d902      	bls.n	802900e <SPI_WaitFlagStateUntilTimeout+0x30>
 8029008:	683b      	ldr	r3, [r7, #0]
 802900a:	2b00      	cmp	r3, #0
 802900c:	d13d      	bne.n	802908a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 802900e:	68fb      	ldr	r3, [r7, #12]
 8029010:	681b      	ldr	r3, [r3, #0]
 8029012:	685a      	ldr	r2, [r3, #4]
 8029014:	68fb      	ldr	r3, [r7, #12]
 8029016:	681b      	ldr	r3, [r3, #0]
 8029018:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 802901c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802901e:	68fb      	ldr	r3, [r7, #12]
 8029020:	685b      	ldr	r3, [r3, #4]
 8029022:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8029026:	d111      	bne.n	802904c <SPI_WaitFlagStateUntilTimeout+0x6e>
 8029028:	68fb      	ldr	r3, [r7, #12]
 802902a:	689b      	ldr	r3, [r3, #8]
 802902c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8029030:	d004      	beq.n	802903c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8029032:	68fb      	ldr	r3, [r7, #12]
 8029034:	689b      	ldr	r3, [r3, #8]
 8029036:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 802903a:	d107      	bne.n	802904c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 802903c:	68fb      	ldr	r3, [r7, #12]
 802903e:	681b      	ldr	r3, [r3, #0]
 8029040:	681a      	ldr	r2, [r3, #0]
 8029042:	68fb      	ldr	r3, [r7, #12]
 8029044:	681b      	ldr	r3, [r3, #0]
 8029046:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 802904a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 802904c:	68fb      	ldr	r3, [r7, #12]
 802904e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8029050:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8029054:	d10f      	bne.n	8029076 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8029056:	68fb      	ldr	r3, [r7, #12]
 8029058:	681b      	ldr	r3, [r3, #0]
 802905a:	681a      	ldr	r2, [r3, #0]
 802905c:	68fb      	ldr	r3, [r7, #12]
 802905e:	681b      	ldr	r3, [r3, #0]
 8029060:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8029064:	601a      	str	r2, [r3, #0]
 8029066:	68fb      	ldr	r3, [r7, #12]
 8029068:	681b      	ldr	r3, [r3, #0]
 802906a:	681a      	ldr	r2, [r3, #0]
 802906c:	68fb      	ldr	r3, [r7, #12]
 802906e:	681b      	ldr	r3, [r3, #0]
 8029070:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8029074:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8029076:	68fb      	ldr	r3, [r7, #12]
 8029078:	2201      	movs	r2, #1
 802907a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 802907e:	68fb      	ldr	r3, [r7, #12]
 8029080:	2200      	movs	r2, #0
 8029082:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8029086:	2303      	movs	r3, #3
 8029088:	e00f      	b.n	80290aa <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 802908a:	68fb      	ldr	r3, [r7, #12]
 802908c:	681b      	ldr	r3, [r3, #0]
 802908e:	689a      	ldr	r2, [r3, #8]
 8029090:	68bb      	ldr	r3, [r7, #8]
 8029092:	4013      	ands	r3, r2
 8029094:	68ba      	ldr	r2, [r7, #8]
 8029096:	429a      	cmp	r2, r3
 8029098:	bf0c      	ite	eq
 802909a:	2301      	moveq	r3, #1
 802909c:	2300      	movne	r3, #0
 802909e:	b2db      	uxtb	r3, r3
 80290a0:	461a      	mov	r2, r3
 80290a2:	79fb      	ldrb	r3, [r7, #7]
 80290a4:	429a      	cmp	r2, r3
 80290a6:	d1a3      	bne.n	8028ff0 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80290a8:	2300      	movs	r3, #0
}
 80290aa:	4618      	mov	r0, r3
 80290ac:	3710      	adds	r7, #16
 80290ae:	46bd      	mov	sp, r7
 80290b0:	bd80      	pop	{r7, pc}

080290b2 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80290b2:	b580      	push	{r7, lr}
 80290b4:	b086      	sub	sp, #24
 80290b6:	af02      	add	r7, sp, #8
 80290b8:	60f8      	str	r0, [r7, #12]
 80290ba:	60b9      	str	r1, [r7, #8]
 80290bc:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80290be:	68fb      	ldr	r3, [r7, #12]
 80290c0:	685b      	ldr	r3, [r3, #4]
 80290c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80290c6:	d111      	bne.n	80290ec <SPI_EndRxTransaction+0x3a>
 80290c8:	68fb      	ldr	r3, [r7, #12]
 80290ca:	689b      	ldr	r3, [r3, #8]
 80290cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80290d0:	d004      	beq.n	80290dc <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80290d2:	68fb      	ldr	r3, [r7, #12]
 80290d4:	689b      	ldr	r3, [r3, #8]
 80290d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80290da:	d107      	bne.n	80290ec <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80290dc:	68fb      	ldr	r3, [r7, #12]
 80290de:	681b      	ldr	r3, [r3, #0]
 80290e0:	681a      	ldr	r2, [r3, #0]
 80290e2:	68fb      	ldr	r3, [r7, #12]
 80290e4:	681b      	ldr	r3, [r3, #0]
 80290e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80290ea:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80290ec:	68fb      	ldr	r3, [r7, #12]
 80290ee:	685b      	ldr	r3, [r3, #4]
 80290f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80290f4:	d12a      	bne.n	802914c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80290f6:	68fb      	ldr	r3, [r7, #12]
 80290f8:	689b      	ldr	r3, [r3, #8]
 80290fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80290fe:	d012      	beq.n	8029126 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8029100:	687b      	ldr	r3, [r7, #4]
 8029102:	9300      	str	r3, [sp, #0]
 8029104:	68bb      	ldr	r3, [r7, #8]
 8029106:	2200      	movs	r2, #0
 8029108:	2180      	movs	r1, #128	; 0x80
 802910a:	68f8      	ldr	r0, [r7, #12]
 802910c:	f7ff ff67 	bl	8028fde <SPI_WaitFlagStateUntilTimeout>
 8029110:	4603      	mov	r3, r0
 8029112:	2b00      	cmp	r3, #0
 8029114:	d02d      	beq.n	8029172 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8029116:	68fb      	ldr	r3, [r7, #12]
 8029118:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802911a:	f043 0220 	orr.w	r2, r3, #32
 802911e:	68fb      	ldr	r3, [r7, #12]
 8029120:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8029122:	2303      	movs	r3, #3
 8029124:	e026      	b.n	8029174 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8029126:	687b      	ldr	r3, [r7, #4]
 8029128:	9300      	str	r3, [sp, #0]
 802912a:	68bb      	ldr	r3, [r7, #8]
 802912c:	2200      	movs	r2, #0
 802912e:	2101      	movs	r1, #1
 8029130:	68f8      	ldr	r0, [r7, #12]
 8029132:	f7ff ff54 	bl	8028fde <SPI_WaitFlagStateUntilTimeout>
 8029136:	4603      	mov	r3, r0
 8029138:	2b00      	cmp	r3, #0
 802913a:	d01a      	beq.n	8029172 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802913c:	68fb      	ldr	r3, [r7, #12]
 802913e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8029140:	f043 0220 	orr.w	r2, r3, #32
 8029144:	68fb      	ldr	r3, [r7, #12]
 8029146:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8029148:	2303      	movs	r3, #3
 802914a:	e013      	b.n	8029174 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 802914c:	687b      	ldr	r3, [r7, #4]
 802914e:	9300      	str	r3, [sp, #0]
 8029150:	68bb      	ldr	r3, [r7, #8]
 8029152:	2200      	movs	r2, #0
 8029154:	2101      	movs	r1, #1
 8029156:	68f8      	ldr	r0, [r7, #12]
 8029158:	f7ff ff41 	bl	8028fde <SPI_WaitFlagStateUntilTimeout>
 802915c:	4603      	mov	r3, r0
 802915e:	2b00      	cmp	r3, #0
 8029160:	d007      	beq.n	8029172 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8029162:	68fb      	ldr	r3, [r7, #12]
 8029164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8029166:	f043 0220 	orr.w	r2, r3, #32
 802916a:	68fb      	ldr	r3, [r7, #12]
 802916c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 802916e:	2303      	movs	r3, #3
 8029170:	e000      	b.n	8029174 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8029172:	2300      	movs	r3, #0
}
 8029174:	4618      	mov	r0, r3
 8029176:	3710      	adds	r7, #16
 8029178:	46bd      	mov	sp, r7
 802917a:	bd80      	pop	{r7, pc}

0802917c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 802917c:	b580      	push	{r7, lr}
 802917e:	b088      	sub	sp, #32
 8029180:	af02      	add	r7, sp, #8
 8029182:	60f8      	str	r0, [r7, #12]
 8029184:	60b9      	str	r1, [r7, #8]
 8029186:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8029188:	4b1b      	ldr	r3, [pc, #108]	; (80291f8 <SPI_EndRxTxTransaction+0x7c>)
 802918a:	681b      	ldr	r3, [r3, #0]
 802918c:	4a1b      	ldr	r2, [pc, #108]	; (80291fc <SPI_EndRxTxTransaction+0x80>)
 802918e:	fba2 2303 	umull	r2, r3, r2, r3
 8029192:	0d5b      	lsrs	r3, r3, #21
 8029194:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8029198:	fb02 f303 	mul.w	r3, r2, r3
 802919c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 802919e:	68fb      	ldr	r3, [r7, #12]
 80291a0:	685b      	ldr	r3, [r3, #4]
 80291a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80291a6:	d112      	bne.n	80291ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80291a8:	687b      	ldr	r3, [r7, #4]
 80291aa:	9300      	str	r3, [sp, #0]
 80291ac:	68bb      	ldr	r3, [r7, #8]
 80291ae:	2200      	movs	r2, #0
 80291b0:	2180      	movs	r1, #128	; 0x80
 80291b2:	68f8      	ldr	r0, [r7, #12]
 80291b4:	f7ff ff13 	bl	8028fde <SPI_WaitFlagStateUntilTimeout>
 80291b8:	4603      	mov	r3, r0
 80291ba:	2b00      	cmp	r3, #0
 80291bc:	d016      	beq.n	80291ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80291be:	68fb      	ldr	r3, [r7, #12]
 80291c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80291c2:	f043 0220 	orr.w	r2, r3, #32
 80291c6:	68fb      	ldr	r3, [r7, #12]
 80291c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80291ca:	2303      	movs	r3, #3
 80291cc:	e00f      	b.n	80291ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80291ce:	697b      	ldr	r3, [r7, #20]
 80291d0:	2b00      	cmp	r3, #0
 80291d2:	d00a      	beq.n	80291ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80291d4:	697b      	ldr	r3, [r7, #20]
 80291d6:	3b01      	subs	r3, #1
 80291d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80291da:	68fb      	ldr	r3, [r7, #12]
 80291dc:	681b      	ldr	r3, [r3, #0]
 80291de:	689b      	ldr	r3, [r3, #8]
 80291e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80291e4:	2b80      	cmp	r3, #128	; 0x80
 80291e6:	d0f2      	beq.n	80291ce <SPI_EndRxTxTransaction+0x52>
 80291e8:	e000      	b.n	80291ec <SPI_EndRxTxTransaction+0x70>
        break;
 80291ea:	bf00      	nop
  }

  return HAL_OK;
 80291ec:	2300      	movs	r3, #0
}
 80291ee:	4618      	mov	r0, r3
 80291f0:	3718      	adds	r7, #24
 80291f2:	46bd      	mov	sp, r7
 80291f4:	bd80      	pop	{r7, pc}
 80291f6:	bf00      	nop
 80291f8:	20000004 	.word	0x20000004
 80291fc:	165e9f81 	.word	0x165e9f81

08029200 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8029200:	b580      	push	{r7, lr}
 8029202:	b082      	sub	sp, #8
 8029204:	af00      	add	r7, sp, #0
 8029206:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8029208:	687b      	ldr	r3, [r7, #4]
 802920a:	2b00      	cmp	r3, #0
 802920c:	d101      	bne.n	8029212 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 802920e:	2301      	movs	r3, #1
 8029210:	e01d      	b.n	802924e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8029212:	687b      	ldr	r3, [r7, #4]
 8029214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8029218:	b2db      	uxtb	r3, r3
 802921a:	2b00      	cmp	r3, #0
 802921c:	d106      	bne.n	802922c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 802921e:	687b      	ldr	r3, [r7, #4]
 8029220:	2200      	movs	r2, #0
 8029222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8029226:	6878      	ldr	r0, [r7, #4]
 8029228:	f7fc fa14 	bl	8025654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 802922c:	687b      	ldr	r3, [r7, #4]
 802922e:	2202      	movs	r2, #2
 8029230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8029234:	687b      	ldr	r3, [r7, #4]
 8029236:	681a      	ldr	r2, [r3, #0]
 8029238:	687b      	ldr	r3, [r7, #4]
 802923a:	3304      	adds	r3, #4
 802923c:	4619      	mov	r1, r3
 802923e:	4610      	mov	r0, r2
 8029240:	f000 fc0e 	bl	8029a60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8029244:	687b      	ldr	r3, [r7, #4]
 8029246:	2201      	movs	r2, #1
 8029248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 802924c:	2300      	movs	r3, #0
}
 802924e:	4618      	mov	r0, r3
 8029250:	3708      	adds	r7, #8
 8029252:	46bd      	mov	sp, r7
 8029254:	bd80      	pop	{r7, pc}

08029256 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8029256:	b480      	push	{r7}
 8029258:	b085      	sub	sp, #20
 802925a:	af00      	add	r7, sp, #0
 802925c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 802925e:	687b      	ldr	r3, [r7, #4]
 8029260:	681b      	ldr	r3, [r3, #0]
 8029262:	68da      	ldr	r2, [r3, #12]
 8029264:	687b      	ldr	r3, [r7, #4]
 8029266:	681b      	ldr	r3, [r3, #0]
 8029268:	f042 0201 	orr.w	r2, r2, #1
 802926c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 802926e:	687b      	ldr	r3, [r7, #4]
 8029270:	681b      	ldr	r3, [r3, #0]
 8029272:	689b      	ldr	r3, [r3, #8]
 8029274:	f003 0307 	and.w	r3, r3, #7
 8029278:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 802927a:	68fb      	ldr	r3, [r7, #12]
 802927c:	2b06      	cmp	r3, #6
 802927e:	d007      	beq.n	8029290 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8029280:	687b      	ldr	r3, [r7, #4]
 8029282:	681b      	ldr	r3, [r3, #0]
 8029284:	681a      	ldr	r2, [r3, #0]
 8029286:	687b      	ldr	r3, [r7, #4]
 8029288:	681b      	ldr	r3, [r3, #0]
 802928a:	f042 0201 	orr.w	r2, r2, #1
 802928e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8029290:	2300      	movs	r3, #0
}
 8029292:	4618      	mov	r0, r3
 8029294:	3714      	adds	r7, #20
 8029296:	46bd      	mov	sp, r7
 8029298:	f85d 7b04 	ldr.w	r7, [sp], #4
 802929c:	4770      	bx	lr

0802929e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 802929e:	b580      	push	{r7, lr}
 80292a0:	b082      	sub	sp, #8
 80292a2:	af00      	add	r7, sp, #0
 80292a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80292a6:	687b      	ldr	r3, [r7, #4]
 80292a8:	2b00      	cmp	r3, #0
 80292aa:	d101      	bne.n	80292b0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80292ac:	2301      	movs	r3, #1
 80292ae:	e01d      	b.n	80292ec <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80292b0:	687b      	ldr	r3, [r7, #4]
 80292b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80292b6:	b2db      	uxtb	r3, r3
 80292b8:	2b00      	cmp	r3, #0
 80292ba:	d106      	bne.n	80292ca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80292bc:	687b      	ldr	r3, [r7, #4]
 80292be:	2200      	movs	r2, #0
 80292c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80292c4:	6878      	ldr	r0, [r7, #4]
 80292c6:	f7fc f977 	bl	80255b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80292ca:	687b      	ldr	r3, [r7, #4]
 80292cc:	2202      	movs	r2, #2
 80292ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80292d2:	687b      	ldr	r3, [r7, #4]
 80292d4:	681a      	ldr	r2, [r3, #0]
 80292d6:	687b      	ldr	r3, [r7, #4]
 80292d8:	3304      	adds	r3, #4
 80292da:	4619      	mov	r1, r3
 80292dc:	4610      	mov	r0, r2
 80292de:	f000 fbbf 	bl	8029a60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80292e2:	687b      	ldr	r3, [r7, #4]
 80292e4:	2201      	movs	r2, #1
 80292e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80292ea:	2300      	movs	r3, #0
}
 80292ec:	4618      	mov	r0, r3
 80292ee:	3708      	adds	r7, #8
 80292f0:	46bd      	mov	sp, r7
 80292f2:	bd80      	pop	{r7, pc}

080292f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80292f4:	b580      	push	{r7, lr}
 80292f6:	b084      	sub	sp, #16
 80292f8:	af00      	add	r7, sp, #0
 80292fa:	6078      	str	r0, [r7, #4]
 80292fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80292fe:	687b      	ldr	r3, [r7, #4]
 8029300:	681b      	ldr	r3, [r3, #0]
 8029302:	2201      	movs	r2, #1
 8029304:	6839      	ldr	r1, [r7, #0]
 8029306:	4618      	mov	r0, r3
 8029308:	f000 fe94 	bl	802a034 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 802930c:	687b      	ldr	r3, [r7, #4]
 802930e:	681b      	ldr	r3, [r3, #0]
 8029310:	4a15      	ldr	r2, [pc, #84]	; (8029368 <HAL_TIM_PWM_Start+0x74>)
 8029312:	4293      	cmp	r3, r2
 8029314:	d004      	beq.n	8029320 <HAL_TIM_PWM_Start+0x2c>
 8029316:	687b      	ldr	r3, [r7, #4]
 8029318:	681b      	ldr	r3, [r3, #0]
 802931a:	4a14      	ldr	r2, [pc, #80]	; (802936c <HAL_TIM_PWM_Start+0x78>)
 802931c:	4293      	cmp	r3, r2
 802931e:	d101      	bne.n	8029324 <HAL_TIM_PWM_Start+0x30>
 8029320:	2301      	movs	r3, #1
 8029322:	e000      	b.n	8029326 <HAL_TIM_PWM_Start+0x32>
 8029324:	2300      	movs	r3, #0
 8029326:	2b00      	cmp	r3, #0
 8029328:	d007      	beq.n	802933a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 802932a:	687b      	ldr	r3, [r7, #4]
 802932c:	681b      	ldr	r3, [r3, #0]
 802932e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8029330:	687b      	ldr	r3, [r7, #4]
 8029332:	681b      	ldr	r3, [r3, #0]
 8029334:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8029338:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 802933a:	687b      	ldr	r3, [r7, #4]
 802933c:	681b      	ldr	r3, [r3, #0]
 802933e:	689b      	ldr	r3, [r3, #8]
 8029340:	f003 0307 	and.w	r3, r3, #7
 8029344:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8029346:	68fb      	ldr	r3, [r7, #12]
 8029348:	2b06      	cmp	r3, #6
 802934a:	d007      	beq.n	802935c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 802934c:	687b      	ldr	r3, [r7, #4]
 802934e:	681b      	ldr	r3, [r3, #0]
 8029350:	681a      	ldr	r2, [r3, #0]
 8029352:	687b      	ldr	r3, [r7, #4]
 8029354:	681b      	ldr	r3, [r3, #0]
 8029356:	f042 0201 	orr.w	r2, r2, #1
 802935a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 802935c:	2300      	movs	r3, #0
}
 802935e:	4618      	mov	r0, r3
 8029360:	3710      	adds	r7, #16
 8029362:	46bd      	mov	sp, r7
 8029364:	bd80      	pop	{r7, pc}
 8029366:	bf00      	nop
 8029368:	40010000 	.word	0x40010000
 802936c:	40010400 	.word	0x40010400

08029370 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8029370:	b580      	push	{r7, lr}
 8029372:	b086      	sub	sp, #24
 8029374:	af00      	add	r7, sp, #0
 8029376:	6078      	str	r0, [r7, #4]
 8029378:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 802937a:	687b      	ldr	r3, [r7, #4]
 802937c:	2b00      	cmp	r3, #0
 802937e:	d101      	bne.n	8029384 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8029380:	2301      	movs	r3, #1
 8029382:	e083      	b.n	802948c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8029384:	687b      	ldr	r3, [r7, #4]
 8029386:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 802938a:	b2db      	uxtb	r3, r3
 802938c:	2b00      	cmp	r3, #0
 802938e:	d106      	bne.n	802939e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8029390:	687b      	ldr	r3, [r7, #4]
 8029392:	2200      	movs	r2, #0
 8029394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8029398:	6878      	ldr	r0, [r7, #4]
 802939a:	f7fc f9f1 	bl	8025780 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 802939e:	687b      	ldr	r3, [r7, #4]
 80293a0:	2202      	movs	r2, #2
 80293a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80293a6:	687b      	ldr	r3, [r7, #4]
 80293a8:	681b      	ldr	r3, [r3, #0]
 80293aa:	689b      	ldr	r3, [r3, #8]
 80293ac:	687a      	ldr	r2, [r7, #4]
 80293ae:	6812      	ldr	r2, [r2, #0]
 80293b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80293b4:	f023 0307 	bic.w	r3, r3, #7
 80293b8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80293ba:	687b      	ldr	r3, [r7, #4]
 80293bc:	681a      	ldr	r2, [r3, #0]
 80293be:	687b      	ldr	r3, [r7, #4]
 80293c0:	3304      	adds	r3, #4
 80293c2:	4619      	mov	r1, r3
 80293c4:	4610      	mov	r0, r2
 80293c6:	f000 fb4b 	bl	8029a60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80293ca:	687b      	ldr	r3, [r7, #4]
 80293cc:	681b      	ldr	r3, [r3, #0]
 80293ce:	689b      	ldr	r3, [r3, #8]
 80293d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80293d2:	687b      	ldr	r3, [r7, #4]
 80293d4:	681b      	ldr	r3, [r3, #0]
 80293d6:	699b      	ldr	r3, [r3, #24]
 80293d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80293da:	687b      	ldr	r3, [r7, #4]
 80293dc:	681b      	ldr	r3, [r3, #0]
 80293de:	6a1b      	ldr	r3, [r3, #32]
 80293e0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80293e2:	683b      	ldr	r3, [r7, #0]
 80293e4:	681b      	ldr	r3, [r3, #0]
 80293e6:	697a      	ldr	r2, [r7, #20]
 80293e8:	4313      	orrs	r3, r2
 80293ea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80293ec:	693b      	ldr	r3, [r7, #16]
 80293ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80293f2:	f023 0303 	bic.w	r3, r3, #3
 80293f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80293f8:	683b      	ldr	r3, [r7, #0]
 80293fa:	689a      	ldr	r2, [r3, #8]
 80293fc:	683b      	ldr	r3, [r7, #0]
 80293fe:	699b      	ldr	r3, [r3, #24]
 8029400:	021b      	lsls	r3, r3, #8
 8029402:	4313      	orrs	r3, r2
 8029404:	693a      	ldr	r2, [r7, #16]
 8029406:	4313      	orrs	r3, r2
 8029408:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 802940a:	693b      	ldr	r3, [r7, #16]
 802940c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8029410:	f023 030c 	bic.w	r3, r3, #12
 8029414:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8029416:	693b      	ldr	r3, [r7, #16]
 8029418:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 802941c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8029420:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8029422:	683b      	ldr	r3, [r7, #0]
 8029424:	68da      	ldr	r2, [r3, #12]
 8029426:	683b      	ldr	r3, [r7, #0]
 8029428:	69db      	ldr	r3, [r3, #28]
 802942a:	021b      	lsls	r3, r3, #8
 802942c:	4313      	orrs	r3, r2
 802942e:	693a      	ldr	r2, [r7, #16]
 8029430:	4313      	orrs	r3, r2
 8029432:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8029434:	683b      	ldr	r3, [r7, #0]
 8029436:	691b      	ldr	r3, [r3, #16]
 8029438:	011a      	lsls	r2, r3, #4
 802943a:	683b      	ldr	r3, [r7, #0]
 802943c:	6a1b      	ldr	r3, [r3, #32]
 802943e:	031b      	lsls	r3, r3, #12
 8029440:	4313      	orrs	r3, r2
 8029442:	693a      	ldr	r2, [r7, #16]
 8029444:	4313      	orrs	r3, r2
 8029446:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8029448:	68fb      	ldr	r3, [r7, #12]
 802944a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 802944e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8029450:	68fb      	ldr	r3, [r7, #12]
 8029452:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8029456:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8029458:	683b      	ldr	r3, [r7, #0]
 802945a:	685a      	ldr	r2, [r3, #4]
 802945c:	683b      	ldr	r3, [r7, #0]
 802945e:	695b      	ldr	r3, [r3, #20]
 8029460:	011b      	lsls	r3, r3, #4
 8029462:	4313      	orrs	r3, r2
 8029464:	68fa      	ldr	r2, [r7, #12]
 8029466:	4313      	orrs	r3, r2
 8029468:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 802946a:	687b      	ldr	r3, [r7, #4]
 802946c:	681b      	ldr	r3, [r3, #0]
 802946e:	697a      	ldr	r2, [r7, #20]
 8029470:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8029472:	687b      	ldr	r3, [r7, #4]
 8029474:	681b      	ldr	r3, [r3, #0]
 8029476:	693a      	ldr	r2, [r7, #16]
 8029478:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 802947a:	687b      	ldr	r3, [r7, #4]
 802947c:	681b      	ldr	r3, [r3, #0]
 802947e:	68fa      	ldr	r2, [r7, #12]
 8029480:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8029482:	687b      	ldr	r3, [r7, #4]
 8029484:	2201      	movs	r2, #1
 8029486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 802948a:	2300      	movs	r3, #0
}
 802948c:	4618      	mov	r0, r3
 802948e:	3718      	adds	r7, #24
 8029490:	46bd      	mov	sp, r7
 8029492:	bd80      	pop	{r7, pc}

08029494 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8029494:	b580      	push	{r7, lr}
 8029496:	b082      	sub	sp, #8
 8029498:	af00      	add	r7, sp, #0
 802949a:	6078      	str	r0, [r7, #4]
 802949c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 802949e:	683b      	ldr	r3, [r7, #0]
 80294a0:	2b00      	cmp	r3, #0
 80294a2:	d002      	beq.n	80294aa <HAL_TIM_Encoder_Start+0x16>
 80294a4:	2b04      	cmp	r3, #4
 80294a6:	d008      	beq.n	80294ba <HAL_TIM_Encoder_Start+0x26>
 80294a8:	e00f      	b.n	80294ca <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80294aa:	687b      	ldr	r3, [r7, #4]
 80294ac:	681b      	ldr	r3, [r3, #0]
 80294ae:	2201      	movs	r2, #1
 80294b0:	2100      	movs	r1, #0
 80294b2:	4618      	mov	r0, r3
 80294b4:	f000 fdbe 	bl	802a034 <TIM_CCxChannelCmd>
      break;
 80294b8:	e016      	b.n	80294e8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80294ba:	687b      	ldr	r3, [r7, #4]
 80294bc:	681b      	ldr	r3, [r3, #0]
 80294be:	2201      	movs	r2, #1
 80294c0:	2104      	movs	r1, #4
 80294c2:	4618      	mov	r0, r3
 80294c4:	f000 fdb6 	bl	802a034 <TIM_CCxChannelCmd>
      break;
 80294c8:	e00e      	b.n	80294e8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80294ca:	687b      	ldr	r3, [r7, #4]
 80294cc:	681b      	ldr	r3, [r3, #0]
 80294ce:	2201      	movs	r2, #1
 80294d0:	2100      	movs	r1, #0
 80294d2:	4618      	mov	r0, r3
 80294d4:	f000 fdae 	bl	802a034 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80294d8:	687b      	ldr	r3, [r7, #4]
 80294da:	681b      	ldr	r3, [r3, #0]
 80294dc:	2201      	movs	r2, #1
 80294de:	2104      	movs	r1, #4
 80294e0:	4618      	mov	r0, r3
 80294e2:	f000 fda7 	bl	802a034 <TIM_CCxChannelCmd>
      break;
 80294e6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80294e8:	687b      	ldr	r3, [r7, #4]
 80294ea:	681b      	ldr	r3, [r3, #0]
 80294ec:	681a      	ldr	r2, [r3, #0]
 80294ee:	687b      	ldr	r3, [r7, #4]
 80294f0:	681b      	ldr	r3, [r3, #0]
 80294f2:	f042 0201 	orr.w	r2, r2, #1
 80294f6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80294f8:	2300      	movs	r3, #0
}
 80294fa:	4618      	mov	r0, r3
 80294fc:	3708      	adds	r7, #8
 80294fe:	46bd      	mov	sp, r7
 8029500:	bd80      	pop	{r7, pc}

08029502 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8029502:	b580      	push	{r7, lr}
 8029504:	b082      	sub	sp, #8
 8029506:	af00      	add	r7, sp, #0
 8029508:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 802950a:	687b      	ldr	r3, [r7, #4]
 802950c:	681b      	ldr	r3, [r3, #0]
 802950e:	691b      	ldr	r3, [r3, #16]
 8029510:	f003 0302 	and.w	r3, r3, #2
 8029514:	2b02      	cmp	r3, #2
 8029516:	d122      	bne.n	802955e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8029518:	687b      	ldr	r3, [r7, #4]
 802951a:	681b      	ldr	r3, [r3, #0]
 802951c:	68db      	ldr	r3, [r3, #12]
 802951e:	f003 0302 	and.w	r3, r3, #2
 8029522:	2b02      	cmp	r3, #2
 8029524:	d11b      	bne.n	802955e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8029526:	687b      	ldr	r3, [r7, #4]
 8029528:	681b      	ldr	r3, [r3, #0]
 802952a:	f06f 0202 	mvn.w	r2, #2
 802952e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8029530:	687b      	ldr	r3, [r7, #4]
 8029532:	2201      	movs	r2, #1
 8029534:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8029536:	687b      	ldr	r3, [r7, #4]
 8029538:	681b      	ldr	r3, [r3, #0]
 802953a:	699b      	ldr	r3, [r3, #24]
 802953c:	f003 0303 	and.w	r3, r3, #3
 8029540:	2b00      	cmp	r3, #0
 8029542:	d003      	beq.n	802954c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8029544:	6878      	ldr	r0, [r7, #4]
 8029546:	f000 fa6c 	bl	8029a22 <HAL_TIM_IC_CaptureCallback>
 802954a:	e005      	b.n	8029558 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 802954c:	6878      	ldr	r0, [r7, #4]
 802954e:	f000 fa5e 	bl	8029a0e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8029552:	6878      	ldr	r0, [r7, #4]
 8029554:	f000 fa6f 	bl	8029a36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029558:	687b      	ldr	r3, [r7, #4]
 802955a:	2200      	movs	r2, #0
 802955c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 802955e:	687b      	ldr	r3, [r7, #4]
 8029560:	681b      	ldr	r3, [r3, #0]
 8029562:	691b      	ldr	r3, [r3, #16]
 8029564:	f003 0304 	and.w	r3, r3, #4
 8029568:	2b04      	cmp	r3, #4
 802956a:	d122      	bne.n	80295b2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 802956c:	687b      	ldr	r3, [r7, #4]
 802956e:	681b      	ldr	r3, [r3, #0]
 8029570:	68db      	ldr	r3, [r3, #12]
 8029572:	f003 0304 	and.w	r3, r3, #4
 8029576:	2b04      	cmp	r3, #4
 8029578:	d11b      	bne.n	80295b2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 802957a:	687b      	ldr	r3, [r7, #4]
 802957c:	681b      	ldr	r3, [r3, #0]
 802957e:	f06f 0204 	mvn.w	r2, #4
 8029582:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8029584:	687b      	ldr	r3, [r7, #4]
 8029586:	2202      	movs	r2, #2
 8029588:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 802958a:	687b      	ldr	r3, [r7, #4]
 802958c:	681b      	ldr	r3, [r3, #0]
 802958e:	699b      	ldr	r3, [r3, #24]
 8029590:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8029594:	2b00      	cmp	r3, #0
 8029596:	d003      	beq.n	80295a0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8029598:	6878      	ldr	r0, [r7, #4]
 802959a:	f000 fa42 	bl	8029a22 <HAL_TIM_IC_CaptureCallback>
 802959e:	e005      	b.n	80295ac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80295a0:	6878      	ldr	r0, [r7, #4]
 80295a2:	f000 fa34 	bl	8029a0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80295a6:	6878      	ldr	r0, [r7, #4]
 80295a8:	f000 fa45 	bl	8029a36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80295ac:	687b      	ldr	r3, [r7, #4]
 80295ae:	2200      	movs	r2, #0
 80295b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80295b2:	687b      	ldr	r3, [r7, #4]
 80295b4:	681b      	ldr	r3, [r3, #0]
 80295b6:	691b      	ldr	r3, [r3, #16]
 80295b8:	f003 0308 	and.w	r3, r3, #8
 80295bc:	2b08      	cmp	r3, #8
 80295be:	d122      	bne.n	8029606 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80295c0:	687b      	ldr	r3, [r7, #4]
 80295c2:	681b      	ldr	r3, [r3, #0]
 80295c4:	68db      	ldr	r3, [r3, #12]
 80295c6:	f003 0308 	and.w	r3, r3, #8
 80295ca:	2b08      	cmp	r3, #8
 80295cc:	d11b      	bne.n	8029606 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80295ce:	687b      	ldr	r3, [r7, #4]
 80295d0:	681b      	ldr	r3, [r3, #0]
 80295d2:	f06f 0208 	mvn.w	r2, #8
 80295d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80295d8:	687b      	ldr	r3, [r7, #4]
 80295da:	2204      	movs	r2, #4
 80295dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80295de:	687b      	ldr	r3, [r7, #4]
 80295e0:	681b      	ldr	r3, [r3, #0]
 80295e2:	69db      	ldr	r3, [r3, #28]
 80295e4:	f003 0303 	and.w	r3, r3, #3
 80295e8:	2b00      	cmp	r3, #0
 80295ea:	d003      	beq.n	80295f4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80295ec:	6878      	ldr	r0, [r7, #4]
 80295ee:	f000 fa18 	bl	8029a22 <HAL_TIM_IC_CaptureCallback>
 80295f2:	e005      	b.n	8029600 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80295f4:	6878      	ldr	r0, [r7, #4]
 80295f6:	f000 fa0a 	bl	8029a0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80295fa:	6878      	ldr	r0, [r7, #4]
 80295fc:	f000 fa1b 	bl	8029a36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029600:	687b      	ldr	r3, [r7, #4]
 8029602:	2200      	movs	r2, #0
 8029604:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8029606:	687b      	ldr	r3, [r7, #4]
 8029608:	681b      	ldr	r3, [r3, #0]
 802960a:	691b      	ldr	r3, [r3, #16]
 802960c:	f003 0310 	and.w	r3, r3, #16
 8029610:	2b10      	cmp	r3, #16
 8029612:	d122      	bne.n	802965a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8029614:	687b      	ldr	r3, [r7, #4]
 8029616:	681b      	ldr	r3, [r3, #0]
 8029618:	68db      	ldr	r3, [r3, #12]
 802961a:	f003 0310 	and.w	r3, r3, #16
 802961e:	2b10      	cmp	r3, #16
 8029620:	d11b      	bne.n	802965a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8029622:	687b      	ldr	r3, [r7, #4]
 8029624:	681b      	ldr	r3, [r3, #0]
 8029626:	f06f 0210 	mvn.w	r2, #16
 802962a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 802962c:	687b      	ldr	r3, [r7, #4]
 802962e:	2208      	movs	r2, #8
 8029630:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8029632:	687b      	ldr	r3, [r7, #4]
 8029634:	681b      	ldr	r3, [r3, #0]
 8029636:	69db      	ldr	r3, [r3, #28]
 8029638:	f403 7340 	and.w	r3, r3, #768	; 0x300
 802963c:	2b00      	cmp	r3, #0
 802963e:	d003      	beq.n	8029648 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8029640:	6878      	ldr	r0, [r7, #4]
 8029642:	f000 f9ee 	bl	8029a22 <HAL_TIM_IC_CaptureCallback>
 8029646:	e005      	b.n	8029654 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8029648:	6878      	ldr	r0, [r7, #4]
 802964a:	f000 f9e0 	bl	8029a0e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 802964e:	6878      	ldr	r0, [r7, #4]
 8029650:	f000 f9f1 	bl	8029a36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8029654:	687b      	ldr	r3, [r7, #4]
 8029656:	2200      	movs	r2, #0
 8029658:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 802965a:	687b      	ldr	r3, [r7, #4]
 802965c:	681b      	ldr	r3, [r3, #0]
 802965e:	691b      	ldr	r3, [r3, #16]
 8029660:	f003 0301 	and.w	r3, r3, #1
 8029664:	2b01      	cmp	r3, #1
 8029666:	d10e      	bne.n	8029686 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8029668:	687b      	ldr	r3, [r7, #4]
 802966a:	681b      	ldr	r3, [r3, #0]
 802966c:	68db      	ldr	r3, [r3, #12]
 802966e:	f003 0301 	and.w	r3, r3, #1
 8029672:	2b01      	cmp	r3, #1
 8029674:	d107      	bne.n	8029686 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8029676:	687b      	ldr	r3, [r7, #4]
 8029678:	681b      	ldr	r3, [r3, #0]
 802967a:	f06f 0201 	mvn.w	r2, #1
 802967e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8029680:	6878      	ldr	r0, [r7, #4]
 8029682:	f7f9 fb69 	bl	8022d58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8029686:	687b      	ldr	r3, [r7, #4]
 8029688:	681b      	ldr	r3, [r3, #0]
 802968a:	691b      	ldr	r3, [r3, #16]
 802968c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8029690:	2b80      	cmp	r3, #128	; 0x80
 8029692:	d10e      	bne.n	80296b2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8029694:	687b      	ldr	r3, [r7, #4]
 8029696:	681b      	ldr	r3, [r3, #0]
 8029698:	68db      	ldr	r3, [r3, #12]
 802969a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 802969e:	2b80      	cmp	r3, #128	; 0x80
 80296a0:	d107      	bne.n	80296b2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80296a2:	687b      	ldr	r3, [r7, #4]
 80296a4:	681b      	ldr	r3, [r3, #0]
 80296a6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80296aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80296ac:	6878      	ldr	r0, [r7, #4]
 80296ae:	f000 fdbf 	bl	802a230 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80296b2:	687b      	ldr	r3, [r7, #4]
 80296b4:	681b      	ldr	r3, [r3, #0]
 80296b6:	691b      	ldr	r3, [r3, #16]
 80296b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80296bc:	2b40      	cmp	r3, #64	; 0x40
 80296be:	d10e      	bne.n	80296de <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80296c0:	687b      	ldr	r3, [r7, #4]
 80296c2:	681b      	ldr	r3, [r3, #0]
 80296c4:	68db      	ldr	r3, [r3, #12]
 80296c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80296ca:	2b40      	cmp	r3, #64	; 0x40
 80296cc:	d107      	bne.n	80296de <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80296ce:	687b      	ldr	r3, [r7, #4]
 80296d0:	681b      	ldr	r3, [r3, #0]
 80296d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80296d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80296d8:	6878      	ldr	r0, [r7, #4]
 80296da:	f000 f9b6 	bl	8029a4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80296de:	687b      	ldr	r3, [r7, #4]
 80296e0:	681b      	ldr	r3, [r3, #0]
 80296e2:	691b      	ldr	r3, [r3, #16]
 80296e4:	f003 0320 	and.w	r3, r3, #32
 80296e8:	2b20      	cmp	r3, #32
 80296ea:	d10e      	bne.n	802970a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80296ec:	687b      	ldr	r3, [r7, #4]
 80296ee:	681b      	ldr	r3, [r3, #0]
 80296f0:	68db      	ldr	r3, [r3, #12]
 80296f2:	f003 0320 	and.w	r3, r3, #32
 80296f6:	2b20      	cmp	r3, #32
 80296f8:	d107      	bne.n	802970a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80296fa:	687b      	ldr	r3, [r7, #4]
 80296fc:	681b      	ldr	r3, [r3, #0]
 80296fe:	f06f 0220 	mvn.w	r2, #32
 8029702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8029704:	6878      	ldr	r0, [r7, #4]
 8029706:	f000 fd89 	bl	802a21c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 802970a:	bf00      	nop
 802970c:	3708      	adds	r7, #8
 802970e:	46bd      	mov	sp, r7
 8029710:	bd80      	pop	{r7, pc}
	...

08029714 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8029714:	b580      	push	{r7, lr}
 8029716:	b084      	sub	sp, #16
 8029718:	af00      	add	r7, sp, #0
 802971a:	60f8      	str	r0, [r7, #12]
 802971c:	60b9      	str	r1, [r7, #8]
 802971e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8029720:	68fb      	ldr	r3, [r7, #12]
 8029722:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8029726:	2b01      	cmp	r3, #1
 8029728:	d101      	bne.n	802972e <HAL_TIM_PWM_ConfigChannel+0x1a>
 802972a:	2302      	movs	r3, #2
 802972c:	e0b4      	b.n	8029898 <HAL_TIM_PWM_ConfigChannel+0x184>
 802972e:	68fb      	ldr	r3, [r7, #12]
 8029730:	2201      	movs	r2, #1
 8029732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8029736:	68fb      	ldr	r3, [r7, #12]
 8029738:	2202      	movs	r2, #2
 802973a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 802973e:	687b      	ldr	r3, [r7, #4]
 8029740:	2b0c      	cmp	r3, #12
 8029742:	f200 809f 	bhi.w	8029884 <HAL_TIM_PWM_ConfigChannel+0x170>
 8029746:	a201      	add	r2, pc, #4	; (adr r2, 802974c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8029748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802974c:	08029781 	.word	0x08029781
 8029750:	08029885 	.word	0x08029885
 8029754:	08029885 	.word	0x08029885
 8029758:	08029885 	.word	0x08029885
 802975c:	080297c1 	.word	0x080297c1
 8029760:	08029885 	.word	0x08029885
 8029764:	08029885 	.word	0x08029885
 8029768:	08029885 	.word	0x08029885
 802976c:	08029803 	.word	0x08029803
 8029770:	08029885 	.word	0x08029885
 8029774:	08029885 	.word	0x08029885
 8029778:	08029885 	.word	0x08029885
 802977c:	08029843 	.word	0x08029843
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8029780:	68fb      	ldr	r3, [r7, #12]
 8029782:	681b      	ldr	r3, [r3, #0]
 8029784:	68b9      	ldr	r1, [r7, #8]
 8029786:	4618      	mov	r0, r3
 8029788:	f000 fa0a 	bl	8029ba0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 802978c:	68fb      	ldr	r3, [r7, #12]
 802978e:	681b      	ldr	r3, [r3, #0]
 8029790:	699a      	ldr	r2, [r3, #24]
 8029792:	68fb      	ldr	r3, [r7, #12]
 8029794:	681b      	ldr	r3, [r3, #0]
 8029796:	f042 0208 	orr.w	r2, r2, #8
 802979a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 802979c:	68fb      	ldr	r3, [r7, #12]
 802979e:	681b      	ldr	r3, [r3, #0]
 80297a0:	699a      	ldr	r2, [r3, #24]
 80297a2:	68fb      	ldr	r3, [r7, #12]
 80297a4:	681b      	ldr	r3, [r3, #0]
 80297a6:	f022 0204 	bic.w	r2, r2, #4
 80297aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80297ac:	68fb      	ldr	r3, [r7, #12]
 80297ae:	681b      	ldr	r3, [r3, #0]
 80297b0:	6999      	ldr	r1, [r3, #24]
 80297b2:	68bb      	ldr	r3, [r7, #8]
 80297b4:	691a      	ldr	r2, [r3, #16]
 80297b6:	68fb      	ldr	r3, [r7, #12]
 80297b8:	681b      	ldr	r3, [r3, #0]
 80297ba:	430a      	orrs	r2, r1
 80297bc:	619a      	str	r2, [r3, #24]
      break;
 80297be:	e062      	b.n	8029886 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80297c0:	68fb      	ldr	r3, [r7, #12]
 80297c2:	681b      	ldr	r3, [r3, #0]
 80297c4:	68b9      	ldr	r1, [r7, #8]
 80297c6:	4618      	mov	r0, r3
 80297c8:	f000 fa5a 	bl	8029c80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80297cc:	68fb      	ldr	r3, [r7, #12]
 80297ce:	681b      	ldr	r3, [r3, #0]
 80297d0:	699a      	ldr	r2, [r3, #24]
 80297d2:	68fb      	ldr	r3, [r7, #12]
 80297d4:	681b      	ldr	r3, [r3, #0]
 80297d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80297da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80297dc:	68fb      	ldr	r3, [r7, #12]
 80297de:	681b      	ldr	r3, [r3, #0]
 80297e0:	699a      	ldr	r2, [r3, #24]
 80297e2:	68fb      	ldr	r3, [r7, #12]
 80297e4:	681b      	ldr	r3, [r3, #0]
 80297e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80297ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80297ec:	68fb      	ldr	r3, [r7, #12]
 80297ee:	681b      	ldr	r3, [r3, #0]
 80297f0:	6999      	ldr	r1, [r3, #24]
 80297f2:	68bb      	ldr	r3, [r7, #8]
 80297f4:	691b      	ldr	r3, [r3, #16]
 80297f6:	021a      	lsls	r2, r3, #8
 80297f8:	68fb      	ldr	r3, [r7, #12]
 80297fa:	681b      	ldr	r3, [r3, #0]
 80297fc:	430a      	orrs	r2, r1
 80297fe:	619a      	str	r2, [r3, #24]
      break;
 8029800:	e041      	b.n	8029886 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8029802:	68fb      	ldr	r3, [r7, #12]
 8029804:	681b      	ldr	r3, [r3, #0]
 8029806:	68b9      	ldr	r1, [r7, #8]
 8029808:	4618      	mov	r0, r3
 802980a:	f000 faaf 	bl	8029d6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 802980e:	68fb      	ldr	r3, [r7, #12]
 8029810:	681b      	ldr	r3, [r3, #0]
 8029812:	69da      	ldr	r2, [r3, #28]
 8029814:	68fb      	ldr	r3, [r7, #12]
 8029816:	681b      	ldr	r3, [r3, #0]
 8029818:	f042 0208 	orr.w	r2, r2, #8
 802981c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 802981e:	68fb      	ldr	r3, [r7, #12]
 8029820:	681b      	ldr	r3, [r3, #0]
 8029822:	69da      	ldr	r2, [r3, #28]
 8029824:	68fb      	ldr	r3, [r7, #12]
 8029826:	681b      	ldr	r3, [r3, #0]
 8029828:	f022 0204 	bic.w	r2, r2, #4
 802982c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 802982e:	68fb      	ldr	r3, [r7, #12]
 8029830:	681b      	ldr	r3, [r3, #0]
 8029832:	69d9      	ldr	r1, [r3, #28]
 8029834:	68bb      	ldr	r3, [r7, #8]
 8029836:	691a      	ldr	r2, [r3, #16]
 8029838:	68fb      	ldr	r3, [r7, #12]
 802983a:	681b      	ldr	r3, [r3, #0]
 802983c:	430a      	orrs	r2, r1
 802983e:	61da      	str	r2, [r3, #28]
      break;
 8029840:	e021      	b.n	8029886 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8029842:	68fb      	ldr	r3, [r7, #12]
 8029844:	681b      	ldr	r3, [r3, #0]
 8029846:	68b9      	ldr	r1, [r7, #8]
 8029848:	4618      	mov	r0, r3
 802984a:	f000 fb03 	bl	8029e54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 802984e:	68fb      	ldr	r3, [r7, #12]
 8029850:	681b      	ldr	r3, [r3, #0]
 8029852:	69da      	ldr	r2, [r3, #28]
 8029854:	68fb      	ldr	r3, [r7, #12]
 8029856:	681b      	ldr	r3, [r3, #0]
 8029858:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 802985c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 802985e:	68fb      	ldr	r3, [r7, #12]
 8029860:	681b      	ldr	r3, [r3, #0]
 8029862:	69da      	ldr	r2, [r3, #28]
 8029864:	68fb      	ldr	r3, [r7, #12]
 8029866:	681b      	ldr	r3, [r3, #0]
 8029868:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 802986c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 802986e:	68fb      	ldr	r3, [r7, #12]
 8029870:	681b      	ldr	r3, [r3, #0]
 8029872:	69d9      	ldr	r1, [r3, #28]
 8029874:	68bb      	ldr	r3, [r7, #8]
 8029876:	691b      	ldr	r3, [r3, #16]
 8029878:	021a      	lsls	r2, r3, #8
 802987a:	68fb      	ldr	r3, [r7, #12]
 802987c:	681b      	ldr	r3, [r3, #0]
 802987e:	430a      	orrs	r2, r1
 8029880:	61da      	str	r2, [r3, #28]
      break;
 8029882:	e000      	b.n	8029886 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8029884:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8029886:	68fb      	ldr	r3, [r7, #12]
 8029888:	2201      	movs	r2, #1
 802988a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 802988e:	68fb      	ldr	r3, [r7, #12]
 8029890:	2200      	movs	r2, #0
 8029892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8029896:	2300      	movs	r3, #0
}
 8029898:	4618      	mov	r0, r3
 802989a:	3710      	adds	r7, #16
 802989c:	46bd      	mov	sp, r7
 802989e:	bd80      	pop	{r7, pc}

080298a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80298a0:	b580      	push	{r7, lr}
 80298a2:	b084      	sub	sp, #16
 80298a4:	af00      	add	r7, sp, #0
 80298a6:	6078      	str	r0, [r7, #4]
 80298a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80298aa:	687b      	ldr	r3, [r7, #4]
 80298ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80298b0:	2b01      	cmp	r3, #1
 80298b2:	d101      	bne.n	80298b8 <HAL_TIM_ConfigClockSource+0x18>
 80298b4:	2302      	movs	r3, #2
 80298b6:	e0a6      	b.n	8029a06 <HAL_TIM_ConfigClockSource+0x166>
 80298b8:	687b      	ldr	r3, [r7, #4]
 80298ba:	2201      	movs	r2, #1
 80298bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80298c0:	687b      	ldr	r3, [r7, #4]
 80298c2:	2202      	movs	r2, #2
 80298c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80298c8:	687b      	ldr	r3, [r7, #4]
 80298ca:	681b      	ldr	r3, [r3, #0]
 80298cc:	689b      	ldr	r3, [r3, #8]
 80298ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80298d0:	68fb      	ldr	r3, [r7, #12]
 80298d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80298d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80298d8:	68fb      	ldr	r3, [r7, #12]
 80298da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80298de:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80298e0:	687b      	ldr	r3, [r7, #4]
 80298e2:	681b      	ldr	r3, [r3, #0]
 80298e4:	68fa      	ldr	r2, [r7, #12]
 80298e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80298e8:	683b      	ldr	r3, [r7, #0]
 80298ea:	681b      	ldr	r3, [r3, #0]
 80298ec:	2b40      	cmp	r3, #64	; 0x40
 80298ee:	d067      	beq.n	80299c0 <HAL_TIM_ConfigClockSource+0x120>
 80298f0:	2b40      	cmp	r3, #64	; 0x40
 80298f2:	d80b      	bhi.n	802990c <HAL_TIM_ConfigClockSource+0x6c>
 80298f4:	2b10      	cmp	r3, #16
 80298f6:	d073      	beq.n	80299e0 <HAL_TIM_ConfigClockSource+0x140>
 80298f8:	2b10      	cmp	r3, #16
 80298fa:	d802      	bhi.n	8029902 <HAL_TIM_ConfigClockSource+0x62>
 80298fc:	2b00      	cmp	r3, #0
 80298fe:	d06f      	beq.n	80299e0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8029900:	e078      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8029902:	2b20      	cmp	r3, #32
 8029904:	d06c      	beq.n	80299e0 <HAL_TIM_ConfigClockSource+0x140>
 8029906:	2b30      	cmp	r3, #48	; 0x30
 8029908:	d06a      	beq.n	80299e0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 802990a:	e073      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 802990c:	2b70      	cmp	r3, #112	; 0x70
 802990e:	d00d      	beq.n	802992c <HAL_TIM_ConfigClockSource+0x8c>
 8029910:	2b70      	cmp	r3, #112	; 0x70
 8029912:	d804      	bhi.n	802991e <HAL_TIM_ConfigClockSource+0x7e>
 8029914:	2b50      	cmp	r3, #80	; 0x50
 8029916:	d033      	beq.n	8029980 <HAL_TIM_ConfigClockSource+0xe0>
 8029918:	2b60      	cmp	r3, #96	; 0x60
 802991a:	d041      	beq.n	80299a0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 802991c:	e06a      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 802991e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8029922:	d066      	beq.n	80299f2 <HAL_TIM_ConfigClockSource+0x152>
 8029924:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8029928:	d017      	beq.n	802995a <HAL_TIM_ConfigClockSource+0xba>
      break;
 802992a:	e063      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 802992c:	687b      	ldr	r3, [r7, #4]
 802992e:	6818      	ldr	r0, [r3, #0]
 8029930:	683b      	ldr	r3, [r7, #0]
 8029932:	6899      	ldr	r1, [r3, #8]
 8029934:	683b      	ldr	r3, [r7, #0]
 8029936:	685a      	ldr	r2, [r3, #4]
 8029938:	683b      	ldr	r3, [r7, #0]
 802993a:	68db      	ldr	r3, [r3, #12]
 802993c:	f000 fb5a 	bl	8029ff4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8029940:	687b      	ldr	r3, [r7, #4]
 8029942:	681b      	ldr	r3, [r3, #0]
 8029944:	689b      	ldr	r3, [r3, #8]
 8029946:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8029948:	68fb      	ldr	r3, [r7, #12]
 802994a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 802994e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8029950:	687b      	ldr	r3, [r7, #4]
 8029952:	681b      	ldr	r3, [r3, #0]
 8029954:	68fa      	ldr	r2, [r7, #12]
 8029956:	609a      	str	r2, [r3, #8]
      break;
 8029958:	e04c      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 802995a:	687b      	ldr	r3, [r7, #4]
 802995c:	6818      	ldr	r0, [r3, #0]
 802995e:	683b      	ldr	r3, [r7, #0]
 8029960:	6899      	ldr	r1, [r3, #8]
 8029962:	683b      	ldr	r3, [r7, #0]
 8029964:	685a      	ldr	r2, [r3, #4]
 8029966:	683b      	ldr	r3, [r7, #0]
 8029968:	68db      	ldr	r3, [r3, #12]
 802996a:	f000 fb43 	bl	8029ff4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 802996e:	687b      	ldr	r3, [r7, #4]
 8029970:	681b      	ldr	r3, [r3, #0]
 8029972:	689a      	ldr	r2, [r3, #8]
 8029974:	687b      	ldr	r3, [r7, #4]
 8029976:	681b      	ldr	r3, [r3, #0]
 8029978:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 802997c:	609a      	str	r2, [r3, #8]
      break;
 802997e:	e039      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8029980:	687b      	ldr	r3, [r7, #4]
 8029982:	6818      	ldr	r0, [r3, #0]
 8029984:	683b      	ldr	r3, [r7, #0]
 8029986:	6859      	ldr	r1, [r3, #4]
 8029988:	683b      	ldr	r3, [r7, #0]
 802998a:	68db      	ldr	r3, [r3, #12]
 802998c:	461a      	mov	r2, r3
 802998e:	f000 fab7 	bl	8029f00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8029992:	687b      	ldr	r3, [r7, #4]
 8029994:	681b      	ldr	r3, [r3, #0]
 8029996:	2150      	movs	r1, #80	; 0x50
 8029998:	4618      	mov	r0, r3
 802999a:	f000 fb10 	bl	8029fbe <TIM_ITRx_SetConfig>
      break;
 802999e:	e029      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80299a0:	687b      	ldr	r3, [r7, #4]
 80299a2:	6818      	ldr	r0, [r3, #0]
 80299a4:	683b      	ldr	r3, [r7, #0]
 80299a6:	6859      	ldr	r1, [r3, #4]
 80299a8:	683b      	ldr	r3, [r7, #0]
 80299aa:	68db      	ldr	r3, [r3, #12]
 80299ac:	461a      	mov	r2, r3
 80299ae:	f000 fad6 	bl	8029f5e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80299b2:	687b      	ldr	r3, [r7, #4]
 80299b4:	681b      	ldr	r3, [r3, #0]
 80299b6:	2160      	movs	r1, #96	; 0x60
 80299b8:	4618      	mov	r0, r3
 80299ba:	f000 fb00 	bl	8029fbe <TIM_ITRx_SetConfig>
      break;
 80299be:	e019      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80299c0:	687b      	ldr	r3, [r7, #4]
 80299c2:	6818      	ldr	r0, [r3, #0]
 80299c4:	683b      	ldr	r3, [r7, #0]
 80299c6:	6859      	ldr	r1, [r3, #4]
 80299c8:	683b      	ldr	r3, [r7, #0]
 80299ca:	68db      	ldr	r3, [r3, #12]
 80299cc:	461a      	mov	r2, r3
 80299ce:	f000 fa97 	bl	8029f00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80299d2:	687b      	ldr	r3, [r7, #4]
 80299d4:	681b      	ldr	r3, [r3, #0]
 80299d6:	2140      	movs	r1, #64	; 0x40
 80299d8:	4618      	mov	r0, r3
 80299da:	f000 faf0 	bl	8029fbe <TIM_ITRx_SetConfig>
      break;
 80299de:	e009      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80299e0:	687b      	ldr	r3, [r7, #4]
 80299e2:	681a      	ldr	r2, [r3, #0]
 80299e4:	683b      	ldr	r3, [r7, #0]
 80299e6:	681b      	ldr	r3, [r3, #0]
 80299e8:	4619      	mov	r1, r3
 80299ea:	4610      	mov	r0, r2
 80299ec:	f000 fae7 	bl	8029fbe <TIM_ITRx_SetConfig>
      break;
 80299f0:	e000      	b.n	80299f4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80299f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80299f4:	687b      	ldr	r3, [r7, #4]
 80299f6:	2201      	movs	r2, #1
 80299f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80299fc:	687b      	ldr	r3, [r7, #4]
 80299fe:	2200      	movs	r2, #0
 8029a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8029a04:	2300      	movs	r3, #0
}
 8029a06:	4618      	mov	r0, r3
 8029a08:	3710      	adds	r7, #16
 8029a0a:	46bd      	mov	sp, r7
 8029a0c:	bd80      	pop	{r7, pc}

08029a0e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8029a0e:	b480      	push	{r7}
 8029a10:	b083      	sub	sp, #12
 8029a12:	af00      	add	r7, sp, #0
 8029a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8029a16:	bf00      	nop
 8029a18:	370c      	adds	r7, #12
 8029a1a:	46bd      	mov	sp, r7
 8029a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a20:	4770      	bx	lr

08029a22 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8029a22:	b480      	push	{r7}
 8029a24:	b083      	sub	sp, #12
 8029a26:	af00      	add	r7, sp, #0
 8029a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8029a2a:	bf00      	nop
 8029a2c:	370c      	adds	r7, #12
 8029a2e:	46bd      	mov	sp, r7
 8029a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a34:	4770      	bx	lr

08029a36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8029a36:	b480      	push	{r7}
 8029a38:	b083      	sub	sp, #12
 8029a3a:	af00      	add	r7, sp, #0
 8029a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8029a3e:	bf00      	nop
 8029a40:	370c      	adds	r7, #12
 8029a42:	46bd      	mov	sp, r7
 8029a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a48:	4770      	bx	lr

08029a4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8029a4a:	b480      	push	{r7}
 8029a4c:	b083      	sub	sp, #12
 8029a4e:	af00      	add	r7, sp, #0
 8029a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8029a52:	bf00      	nop
 8029a54:	370c      	adds	r7, #12
 8029a56:	46bd      	mov	sp, r7
 8029a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029a5c:	4770      	bx	lr
	...

08029a60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8029a60:	b480      	push	{r7}
 8029a62:	b085      	sub	sp, #20
 8029a64:	af00      	add	r7, sp, #0
 8029a66:	6078      	str	r0, [r7, #4]
 8029a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8029a6a:	687b      	ldr	r3, [r7, #4]
 8029a6c:	681b      	ldr	r3, [r3, #0]
 8029a6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8029a70:	687b      	ldr	r3, [r7, #4]
 8029a72:	4a40      	ldr	r2, [pc, #256]	; (8029b74 <TIM_Base_SetConfig+0x114>)
 8029a74:	4293      	cmp	r3, r2
 8029a76:	d013      	beq.n	8029aa0 <TIM_Base_SetConfig+0x40>
 8029a78:	687b      	ldr	r3, [r7, #4]
 8029a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8029a7e:	d00f      	beq.n	8029aa0 <TIM_Base_SetConfig+0x40>
 8029a80:	687b      	ldr	r3, [r7, #4]
 8029a82:	4a3d      	ldr	r2, [pc, #244]	; (8029b78 <TIM_Base_SetConfig+0x118>)
 8029a84:	4293      	cmp	r3, r2
 8029a86:	d00b      	beq.n	8029aa0 <TIM_Base_SetConfig+0x40>
 8029a88:	687b      	ldr	r3, [r7, #4]
 8029a8a:	4a3c      	ldr	r2, [pc, #240]	; (8029b7c <TIM_Base_SetConfig+0x11c>)
 8029a8c:	4293      	cmp	r3, r2
 8029a8e:	d007      	beq.n	8029aa0 <TIM_Base_SetConfig+0x40>
 8029a90:	687b      	ldr	r3, [r7, #4]
 8029a92:	4a3b      	ldr	r2, [pc, #236]	; (8029b80 <TIM_Base_SetConfig+0x120>)
 8029a94:	4293      	cmp	r3, r2
 8029a96:	d003      	beq.n	8029aa0 <TIM_Base_SetConfig+0x40>
 8029a98:	687b      	ldr	r3, [r7, #4]
 8029a9a:	4a3a      	ldr	r2, [pc, #232]	; (8029b84 <TIM_Base_SetConfig+0x124>)
 8029a9c:	4293      	cmp	r3, r2
 8029a9e:	d108      	bne.n	8029ab2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8029aa0:	68fb      	ldr	r3, [r7, #12]
 8029aa2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8029aa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8029aa8:	683b      	ldr	r3, [r7, #0]
 8029aaa:	685b      	ldr	r3, [r3, #4]
 8029aac:	68fa      	ldr	r2, [r7, #12]
 8029aae:	4313      	orrs	r3, r2
 8029ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8029ab2:	687b      	ldr	r3, [r7, #4]
 8029ab4:	4a2f      	ldr	r2, [pc, #188]	; (8029b74 <TIM_Base_SetConfig+0x114>)
 8029ab6:	4293      	cmp	r3, r2
 8029ab8:	d02b      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029aba:	687b      	ldr	r3, [r7, #4]
 8029abc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8029ac0:	d027      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029ac2:	687b      	ldr	r3, [r7, #4]
 8029ac4:	4a2c      	ldr	r2, [pc, #176]	; (8029b78 <TIM_Base_SetConfig+0x118>)
 8029ac6:	4293      	cmp	r3, r2
 8029ac8:	d023      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029aca:	687b      	ldr	r3, [r7, #4]
 8029acc:	4a2b      	ldr	r2, [pc, #172]	; (8029b7c <TIM_Base_SetConfig+0x11c>)
 8029ace:	4293      	cmp	r3, r2
 8029ad0:	d01f      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029ad2:	687b      	ldr	r3, [r7, #4]
 8029ad4:	4a2a      	ldr	r2, [pc, #168]	; (8029b80 <TIM_Base_SetConfig+0x120>)
 8029ad6:	4293      	cmp	r3, r2
 8029ad8:	d01b      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029ada:	687b      	ldr	r3, [r7, #4]
 8029adc:	4a29      	ldr	r2, [pc, #164]	; (8029b84 <TIM_Base_SetConfig+0x124>)
 8029ade:	4293      	cmp	r3, r2
 8029ae0:	d017      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029ae2:	687b      	ldr	r3, [r7, #4]
 8029ae4:	4a28      	ldr	r2, [pc, #160]	; (8029b88 <TIM_Base_SetConfig+0x128>)
 8029ae6:	4293      	cmp	r3, r2
 8029ae8:	d013      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029aea:	687b      	ldr	r3, [r7, #4]
 8029aec:	4a27      	ldr	r2, [pc, #156]	; (8029b8c <TIM_Base_SetConfig+0x12c>)
 8029aee:	4293      	cmp	r3, r2
 8029af0:	d00f      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029af2:	687b      	ldr	r3, [r7, #4]
 8029af4:	4a26      	ldr	r2, [pc, #152]	; (8029b90 <TIM_Base_SetConfig+0x130>)
 8029af6:	4293      	cmp	r3, r2
 8029af8:	d00b      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029afa:	687b      	ldr	r3, [r7, #4]
 8029afc:	4a25      	ldr	r2, [pc, #148]	; (8029b94 <TIM_Base_SetConfig+0x134>)
 8029afe:	4293      	cmp	r3, r2
 8029b00:	d007      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029b02:	687b      	ldr	r3, [r7, #4]
 8029b04:	4a24      	ldr	r2, [pc, #144]	; (8029b98 <TIM_Base_SetConfig+0x138>)
 8029b06:	4293      	cmp	r3, r2
 8029b08:	d003      	beq.n	8029b12 <TIM_Base_SetConfig+0xb2>
 8029b0a:	687b      	ldr	r3, [r7, #4]
 8029b0c:	4a23      	ldr	r2, [pc, #140]	; (8029b9c <TIM_Base_SetConfig+0x13c>)
 8029b0e:	4293      	cmp	r3, r2
 8029b10:	d108      	bne.n	8029b24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8029b12:	68fb      	ldr	r3, [r7, #12]
 8029b14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8029b18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8029b1a:	683b      	ldr	r3, [r7, #0]
 8029b1c:	68db      	ldr	r3, [r3, #12]
 8029b1e:	68fa      	ldr	r2, [r7, #12]
 8029b20:	4313      	orrs	r3, r2
 8029b22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8029b24:	68fb      	ldr	r3, [r7, #12]
 8029b26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8029b2a:	683b      	ldr	r3, [r7, #0]
 8029b2c:	695b      	ldr	r3, [r3, #20]
 8029b2e:	4313      	orrs	r3, r2
 8029b30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8029b32:	687b      	ldr	r3, [r7, #4]
 8029b34:	68fa      	ldr	r2, [r7, #12]
 8029b36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8029b38:	683b      	ldr	r3, [r7, #0]
 8029b3a:	689a      	ldr	r2, [r3, #8]
 8029b3c:	687b      	ldr	r3, [r7, #4]
 8029b3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8029b40:	683b      	ldr	r3, [r7, #0]
 8029b42:	681a      	ldr	r2, [r3, #0]
 8029b44:	687b      	ldr	r3, [r7, #4]
 8029b46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8029b48:	687b      	ldr	r3, [r7, #4]
 8029b4a:	4a0a      	ldr	r2, [pc, #40]	; (8029b74 <TIM_Base_SetConfig+0x114>)
 8029b4c:	4293      	cmp	r3, r2
 8029b4e:	d003      	beq.n	8029b58 <TIM_Base_SetConfig+0xf8>
 8029b50:	687b      	ldr	r3, [r7, #4]
 8029b52:	4a0c      	ldr	r2, [pc, #48]	; (8029b84 <TIM_Base_SetConfig+0x124>)
 8029b54:	4293      	cmp	r3, r2
 8029b56:	d103      	bne.n	8029b60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8029b58:	683b      	ldr	r3, [r7, #0]
 8029b5a:	691a      	ldr	r2, [r3, #16]
 8029b5c:	687b      	ldr	r3, [r7, #4]
 8029b5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8029b60:	687b      	ldr	r3, [r7, #4]
 8029b62:	2201      	movs	r2, #1
 8029b64:	615a      	str	r2, [r3, #20]
}
 8029b66:	bf00      	nop
 8029b68:	3714      	adds	r7, #20
 8029b6a:	46bd      	mov	sp, r7
 8029b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029b70:	4770      	bx	lr
 8029b72:	bf00      	nop
 8029b74:	40010000 	.word	0x40010000
 8029b78:	40000400 	.word	0x40000400
 8029b7c:	40000800 	.word	0x40000800
 8029b80:	40000c00 	.word	0x40000c00
 8029b84:	40010400 	.word	0x40010400
 8029b88:	40014000 	.word	0x40014000
 8029b8c:	40014400 	.word	0x40014400
 8029b90:	40014800 	.word	0x40014800
 8029b94:	40001800 	.word	0x40001800
 8029b98:	40001c00 	.word	0x40001c00
 8029b9c:	40002000 	.word	0x40002000

08029ba0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8029ba0:	b480      	push	{r7}
 8029ba2:	b087      	sub	sp, #28
 8029ba4:	af00      	add	r7, sp, #0
 8029ba6:	6078      	str	r0, [r7, #4]
 8029ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8029baa:	687b      	ldr	r3, [r7, #4]
 8029bac:	6a1b      	ldr	r3, [r3, #32]
 8029bae:	f023 0201 	bic.w	r2, r3, #1
 8029bb2:	687b      	ldr	r3, [r7, #4]
 8029bb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8029bb6:	687b      	ldr	r3, [r7, #4]
 8029bb8:	6a1b      	ldr	r3, [r3, #32]
 8029bba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8029bbc:	687b      	ldr	r3, [r7, #4]
 8029bbe:	685b      	ldr	r3, [r3, #4]
 8029bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8029bc2:	687b      	ldr	r3, [r7, #4]
 8029bc4:	699b      	ldr	r3, [r3, #24]
 8029bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8029bc8:	68fb      	ldr	r3, [r7, #12]
 8029bca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8029bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8029bd0:	68fb      	ldr	r3, [r7, #12]
 8029bd2:	f023 0303 	bic.w	r3, r3, #3
 8029bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8029bd8:	683b      	ldr	r3, [r7, #0]
 8029bda:	681b      	ldr	r3, [r3, #0]
 8029bdc:	68fa      	ldr	r2, [r7, #12]
 8029bde:	4313      	orrs	r3, r2
 8029be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8029be2:	697b      	ldr	r3, [r7, #20]
 8029be4:	f023 0302 	bic.w	r3, r3, #2
 8029be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8029bea:	683b      	ldr	r3, [r7, #0]
 8029bec:	689b      	ldr	r3, [r3, #8]
 8029bee:	697a      	ldr	r2, [r7, #20]
 8029bf0:	4313      	orrs	r3, r2
 8029bf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8029bf4:	687b      	ldr	r3, [r7, #4]
 8029bf6:	4a20      	ldr	r2, [pc, #128]	; (8029c78 <TIM_OC1_SetConfig+0xd8>)
 8029bf8:	4293      	cmp	r3, r2
 8029bfa:	d003      	beq.n	8029c04 <TIM_OC1_SetConfig+0x64>
 8029bfc:	687b      	ldr	r3, [r7, #4]
 8029bfe:	4a1f      	ldr	r2, [pc, #124]	; (8029c7c <TIM_OC1_SetConfig+0xdc>)
 8029c00:	4293      	cmp	r3, r2
 8029c02:	d10c      	bne.n	8029c1e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8029c04:	697b      	ldr	r3, [r7, #20]
 8029c06:	f023 0308 	bic.w	r3, r3, #8
 8029c0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8029c0c:	683b      	ldr	r3, [r7, #0]
 8029c0e:	68db      	ldr	r3, [r3, #12]
 8029c10:	697a      	ldr	r2, [r7, #20]
 8029c12:	4313      	orrs	r3, r2
 8029c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8029c16:	697b      	ldr	r3, [r7, #20]
 8029c18:	f023 0304 	bic.w	r3, r3, #4
 8029c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8029c1e:	687b      	ldr	r3, [r7, #4]
 8029c20:	4a15      	ldr	r2, [pc, #84]	; (8029c78 <TIM_OC1_SetConfig+0xd8>)
 8029c22:	4293      	cmp	r3, r2
 8029c24:	d003      	beq.n	8029c2e <TIM_OC1_SetConfig+0x8e>
 8029c26:	687b      	ldr	r3, [r7, #4]
 8029c28:	4a14      	ldr	r2, [pc, #80]	; (8029c7c <TIM_OC1_SetConfig+0xdc>)
 8029c2a:	4293      	cmp	r3, r2
 8029c2c:	d111      	bne.n	8029c52 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8029c2e:	693b      	ldr	r3, [r7, #16]
 8029c30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8029c34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8029c36:	693b      	ldr	r3, [r7, #16]
 8029c38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8029c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8029c3e:	683b      	ldr	r3, [r7, #0]
 8029c40:	695b      	ldr	r3, [r3, #20]
 8029c42:	693a      	ldr	r2, [r7, #16]
 8029c44:	4313      	orrs	r3, r2
 8029c46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8029c48:	683b      	ldr	r3, [r7, #0]
 8029c4a:	699b      	ldr	r3, [r3, #24]
 8029c4c:	693a      	ldr	r2, [r7, #16]
 8029c4e:	4313      	orrs	r3, r2
 8029c50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8029c52:	687b      	ldr	r3, [r7, #4]
 8029c54:	693a      	ldr	r2, [r7, #16]
 8029c56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8029c58:	687b      	ldr	r3, [r7, #4]
 8029c5a:	68fa      	ldr	r2, [r7, #12]
 8029c5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8029c5e:	683b      	ldr	r3, [r7, #0]
 8029c60:	685a      	ldr	r2, [r3, #4]
 8029c62:	687b      	ldr	r3, [r7, #4]
 8029c64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8029c66:	687b      	ldr	r3, [r7, #4]
 8029c68:	697a      	ldr	r2, [r7, #20]
 8029c6a:	621a      	str	r2, [r3, #32]
}
 8029c6c:	bf00      	nop
 8029c6e:	371c      	adds	r7, #28
 8029c70:	46bd      	mov	sp, r7
 8029c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029c76:	4770      	bx	lr
 8029c78:	40010000 	.word	0x40010000
 8029c7c:	40010400 	.word	0x40010400

08029c80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8029c80:	b480      	push	{r7}
 8029c82:	b087      	sub	sp, #28
 8029c84:	af00      	add	r7, sp, #0
 8029c86:	6078      	str	r0, [r7, #4]
 8029c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8029c8a:	687b      	ldr	r3, [r7, #4]
 8029c8c:	6a1b      	ldr	r3, [r3, #32]
 8029c8e:	f023 0210 	bic.w	r2, r3, #16
 8029c92:	687b      	ldr	r3, [r7, #4]
 8029c94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8029c96:	687b      	ldr	r3, [r7, #4]
 8029c98:	6a1b      	ldr	r3, [r3, #32]
 8029c9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8029c9c:	687b      	ldr	r3, [r7, #4]
 8029c9e:	685b      	ldr	r3, [r3, #4]
 8029ca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8029ca2:	687b      	ldr	r3, [r7, #4]
 8029ca4:	699b      	ldr	r3, [r3, #24]
 8029ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8029ca8:	68fb      	ldr	r3, [r7, #12]
 8029caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8029cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8029cb0:	68fb      	ldr	r3, [r7, #12]
 8029cb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8029cb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8029cb8:	683b      	ldr	r3, [r7, #0]
 8029cba:	681b      	ldr	r3, [r3, #0]
 8029cbc:	021b      	lsls	r3, r3, #8
 8029cbe:	68fa      	ldr	r2, [r7, #12]
 8029cc0:	4313      	orrs	r3, r2
 8029cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8029cc4:	697b      	ldr	r3, [r7, #20]
 8029cc6:	f023 0320 	bic.w	r3, r3, #32
 8029cca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8029ccc:	683b      	ldr	r3, [r7, #0]
 8029cce:	689b      	ldr	r3, [r3, #8]
 8029cd0:	011b      	lsls	r3, r3, #4
 8029cd2:	697a      	ldr	r2, [r7, #20]
 8029cd4:	4313      	orrs	r3, r2
 8029cd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8029cd8:	687b      	ldr	r3, [r7, #4]
 8029cda:	4a22      	ldr	r2, [pc, #136]	; (8029d64 <TIM_OC2_SetConfig+0xe4>)
 8029cdc:	4293      	cmp	r3, r2
 8029cde:	d003      	beq.n	8029ce8 <TIM_OC2_SetConfig+0x68>
 8029ce0:	687b      	ldr	r3, [r7, #4]
 8029ce2:	4a21      	ldr	r2, [pc, #132]	; (8029d68 <TIM_OC2_SetConfig+0xe8>)
 8029ce4:	4293      	cmp	r3, r2
 8029ce6:	d10d      	bne.n	8029d04 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8029ce8:	697b      	ldr	r3, [r7, #20]
 8029cea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8029cee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8029cf0:	683b      	ldr	r3, [r7, #0]
 8029cf2:	68db      	ldr	r3, [r3, #12]
 8029cf4:	011b      	lsls	r3, r3, #4
 8029cf6:	697a      	ldr	r2, [r7, #20]
 8029cf8:	4313      	orrs	r3, r2
 8029cfa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8029cfc:	697b      	ldr	r3, [r7, #20]
 8029cfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8029d02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8029d04:	687b      	ldr	r3, [r7, #4]
 8029d06:	4a17      	ldr	r2, [pc, #92]	; (8029d64 <TIM_OC2_SetConfig+0xe4>)
 8029d08:	4293      	cmp	r3, r2
 8029d0a:	d003      	beq.n	8029d14 <TIM_OC2_SetConfig+0x94>
 8029d0c:	687b      	ldr	r3, [r7, #4]
 8029d0e:	4a16      	ldr	r2, [pc, #88]	; (8029d68 <TIM_OC2_SetConfig+0xe8>)
 8029d10:	4293      	cmp	r3, r2
 8029d12:	d113      	bne.n	8029d3c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8029d14:	693b      	ldr	r3, [r7, #16]
 8029d16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8029d1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8029d1c:	693b      	ldr	r3, [r7, #16]
 8029d1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8029d22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8029d24:	683b      	ldr	r3, [r7, #0]
 8029d26:	695b      	ldr	r3, [r3, #20]
 8029d28:	009b      	lsls	r3, r3, #2
 8029d2a:	693a      	ldr	r2, [r7, #16]
 8029d2c:	4313      	orrs	r3, r2
 8029d2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8029d30:	683b      	ldr	r3, [r7, #0]
 8029d32:	699b      	ldr	r3, [r3, #24]
 8029d34:	009b      	lsls	r3, r3, #2
 8029d36:	693a      	ldr	r2, [r7, #16]
 8029d38:	4313      	orrs	r3, r2
 8029d3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8029d3c:	687b      	ldr	r3, [r7, #4]
 8029d3e:	693a      	ldr	r2, [r7, #16]
 8029d40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8029d42:	687b      	ldr	r3, [r7, #4]
 8029d44:	68fa      	ldr	r2, [r7, #12]
 8029d46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8029d48:	683b      	ldr	r3, [r7, #0]
 8029d4a:	685a      	ldr	r2, [r3, #4]
 8029d4c:	687b      	ldr	r3, [r7, #4]
 8029d4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8029d50:	687b      	ldr	r3, [r7, #4]
 8029d52:	697a      	ldr	r2, [r7, #20]
 8029d54:	621a      	str	r2, [r3, #32]
}
 8029d56:	bf00      	nop
 8029d58:	371c      	adds	r7, #28
 8029d5a:	46bd      	mov	sp, r7
 8029d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029d60:	4770      	bx	lr
 8029d62:	bf00      	nop
 8029d64:	40010000 	.word	0x40010000
 8029d68:	40010400 	.word	0x40010400

08029d6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8029d6c:	b480      	push	{r7}
 8029d6e:	b087      	sub	sp, #28
 8029d70:	af00      	add	r7, sp, #0
 8029d72:	6078      	str	r0, [r7, #4]
 8029d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8029d76:	687b      	ldr	r3, [r7, #4]
 8029d78:	6a1b      	ldr	r3, [r3, #32]
 8029d7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8029d7e:	687b      	ldr	r3, [r7, #4]
 8029d80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8029d82:	687b      	ldr	r3, [r7, #4]
 8029d84:	6a1b      	ldr	r3, [r3, #32]
 8029d86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8029d88:	687b      	ldr	r3, [r7, #4]
 8029d8a:	685b      	ldr	r3, [r3, #4]
 8029d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8029d8e:	687b      	ldr	r3, [r7, #4]
 8029d90:	69db      	ldr	r3, [r3, #28]
 8029d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8029d94:	68fb      	ldr	r3, [r7, #12]
 8029d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8029d9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8029d9c:	68fb      	ldr	r3, [r7, #12]
 8029d9e:	f023 0303 	bic.w	r3, r3, #3
 8029da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8029da4:	683b      	ldr	r3, [r7, #0]
 8029da6:	681b      	ldr	r3, [r3, #0]
 8029da8:	68fa      	ldr	r2, [r7, #12]
 8029daa:	4313      	orrs	r3, r2
 8029dac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8029dae:	697b      	ldr	r3, [r7, #20]
 8029db0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8029db4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8029db6:	683b      	ldr	r3, [r7, #0]
 8029db8:	689b      	ldr	r3, [r3, #8]
 8029dba:	021b      	lsls	r3, r3, #8
 8029dbc:	697a      	ldr	r2, [r7, #20]
 8029dbe:	4313      	orrs	r3, r2
 8029dc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8029dc2:	687b      	ldr	r3, [r7, #4]
 8029dc4:	4a21      	ldr	r2, [pc, #132]	; (8029e4c <TIM_OC3_SetConfig+0xe0>)
 8029dc6:	4293      	cmp	r3, r2
 8029dc8:	d003      	beq.n	8029dd2 <TIM_OC3_SetConfig+0x66>
 8029dca:	687b      	ldr	r3, [r7, #4]
 8029dcc:	4a20      	ldr	r2, [pc, #128]	; (8029e50 <TIM_OC3_SetConfig+0xe4>)
 8029dce:	4293      	cmp	r3, r2
 8029dd0:	d10d      	bne.n	8029dee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8029dd2:	697b      	ldr	r3, [r7, #20]
 8029dd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8029dd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8029dda:	683b      	ldr	r3, [r7, #0]
 8029ddc:	68db      	ldr	r3, [r3, #12]
 8029dde:	021b      	lsls	r3, r3, #8
 8029de0:	697a      	ldr	r2, [r7, #20]
 8029de2:	4313      	orrs	r3, r2
 8029de4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8029de6:	697b      	ldr	r3, [r7, #20]
 8029de8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8029dec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8029dee:	687b      	ldr	r3, [r7, #4]
 8029df0:	4a16      	ldr	r2, [pc, #88]	; (8029e4c <TIM_OC3_SetConfig+0xe0>)
 8029df2:	4293      	cmp	r3, r2
 8029df4:	d003      	beq.n	8029dfe <TIM_OC3_SetConfig+0x92>
 8029df6:	687b      	ldr	r3, [r7, #4]
 8029df8:	4a15      	ldr	r2, [pc, #84]	; (8029e50 <TIM_OC3_SetConfig+0xe4>)
 8029dfa:	4293      	cmp	r3, r2
 8029dfc:	d113      	bne.n	8029e26 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8029dfe:	693b      	ldr	r3, [r7, #16]
 8029e00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8029e04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8029e06:	693b      	ldr	r3, [r7, #16]
 8029e08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8029e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8029e0e:	683b      	ldr	r3, [r7, #0]
 8029e10:	695b      	ldr	r3, [r3, #20]
 8029e12:	011b      	lsls	r3, r3, #4
 8029e14:	693a      	ldr	r2, [r7, #16]
 8029e16:	4313      	orrs	r3, r2
 8029e18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8029e1a:	683b      	ldr	r3, [r7, #0]
 8029e1c:	699b      	ldr	r3, [r3, #24]
 8029e1e:	011b      	lsls	r3, r3, #4
 8029e20:	693a      	ldr	r2, [r7, #16]
 8029e22:	4313      	orrs	r3, r2
 8029e24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8029e26:	687b      	ldr	r3, [r7, #4]
 8029e28:	693a      	ldr	r2, [r7, #16]
 8029e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8029e2c:	687b      	ldr	r3, [r7, #4]
 8029e2e:	68fa      	ldr	r2, [r7, #12]
 8029e30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8029e32:	683b      	ldr	r3, [r7, #0]
 8029e34:	685a      	ldr	r2, [r3, #4]
 8029e36:	687b      	ldr	r3, [r7, #4]
 8029e38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8029e3a:	687b      	ldr	r3, [r7, #4]
 8029e3c:	697a      	ldr	r2, [r7, #20]
 8029e3e:	621a      	str	r2, [r3, #32]
}
 8029e40:	bf00      	nop
 8029e42:	371c      	adds	r7, #28
 8029e44:	46bd      	mov	sp, r7
 8029e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029e4a:	4770      	bx	lr
 8029e4c:	40010000 	.word	0x40010000
 8029e50:	40010400 	.word	0x40010400

08029e54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8029e54:	b480      	push	{r7}
 8029e56:	b087      	sub	sp, #28
 8029e58:	af00      	add	r7, sp, #0
 8029e5a:	6078      	str	r0, [r7, #4]
 8029e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8029e5e:	687b      	ldr	r3, [r7, #4]
 8029e60:	6a1b      	ldr	r3, [r3, #32]
 8029e62:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8029e66:	687b      	ldr	r3, [r7, #4]
 8029e68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8029e6a:	687b      	ldr	r3, [r7, #4]
 8029e6c:	6a1b      	ldr	r3, [r3, #32]
 8029e6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8029e70:	687b      	ldr	r3, [r7, #4]
 8029e72:	685b      	ldr	r3, [r3, #4]
 8029e74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8029e76:	687b      	ldr	r3, [r7, #4]
 8029e78:	69db      	ldr	r3, [r3, #28]
 8029e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8029e7c:	68fb      	ldr	r3, [r7, #12]
 8029e7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8029e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8029e84:	68fb      	ldr	r3, [r7, #12]
 8029e86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8029e8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8029e8c:	683b      	ldr	r3, [r7, #0]
 8029e8e:	681b      	ldr	r3, [r3, #0]
 8029e90:	021b      	lsls	r3, r3, #8
 8029e92:	68fa      	ldr	r2, [r7, #12]
 8029e94:	4313      	orrs	r3, r2
 8029e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8029e98:	693b      	ldr	r3, [r7, #16]
 8029e9a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8029e9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8029ea0:	683b      	ldr	r3, [r7, #0]
 8029ea2:	689b      	ldr	r3, [r3, #8]
 8029ea4:	031b      	lsls	r3, r3, #12
 8029ea6:	693a      	ldr	r2, [r7, #16]
 8029ea8:	4313      	orrs	r3, r2
 8029eaa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8029eac:	687b      	ldr	r3, [r7, #4]
 8029eae:	4a12      	ldr	r2, [pc, #72]	; (8029ef8 <TIM_OC4_SetConfig+0xa4>)
 8029eb0:	4293      	cmp	r3, r2
 8029eb2:	d003      	beq.n	8029ebc <TIM_OC4_SetConfig+0x68>
 8029eb4:	687b      	ldr	r3, [r7, #4]
 8029eb6:	4a11      	ldr	r2, [pc, #68]	; (8029efc <TIM_OC4_SetConfig+0xa8>)
 8029eb8:	4293      	cmp	r3, r2
 8029eba:	d109      	bne.n	8029ed0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8029ebc:	697b      	ldr	r3, [r7, #20]
 8029ebe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8029ec2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8029ec4:	683b      	ldr	r3, [r7, #0]
 8029ec6:	695b      	ldr	r3, [r3, #20]
 8029ec8:	019b      	lsls	r3, r3, #6
 8029eca:	697a      	ldr	r2, [r7, #20]
 8029ecc:	4313      	orrs	r3, r2
 8029ece:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8029ed0:	687b      	ldr	r3, [r7, #4]
 8029ed2:	697a      	ldr	r2, [r7, #20]
 8029ed4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8029ed6:	687b      	ldr	r3, [r7, #4]
 8029ed8:	68fa      	ldr	r2, [r7, #12]
 8029eda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8029edc:	683b      	ldr	r3, [r7, #0]
 8029ede:	685a      	ldr	r2, [r3, #4]
 8029ee0:	687b      	ldr	r3, [r7, #4]
 8029ee2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8029ee4:	687b      	ldr	r3, [r7, #4]
 8029ee6:	693a      	ldr	r2, [r7, #16]
 8029ee8:	621a      	str	r2, [r3, #32]
}
 8029eea:	bf00      	nop
 8029eec:	371c      	adds	r7, #28
 8029eee:	46bd      	mov	sp, r7
 8029ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029ef4:	4770      	bx	lr
 8029ef6:	bf00      	nop
 8029ef8:	40010000 	.word	0x40010000
 8029efc:	40010400 	.word	0x40010400

08029f00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8029f00:	b480      	push	{r7}
 8029f02:	b087      	sub	sp, #28
 8029f04:	af00      	add	r7, sp, #0
 8029f06:	60f8      	str	r0, [r7, #12]
 8029f08:	60b9      	str	r1, [r7, #8]
 8029f0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8029f0c:	68fb      	ldr	r3, [r7, #12]
 8029f0e:	6a1b      	ldr	r3, [r3, #32]
 8029f10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8029f12:	68fb      	ldr	r3, [r7, #12]
 8029f14:	6a1b      	ldr	r3, [r3, #32]
 8029f16:	f023 0201 	bic.w	r2, r3, #1
 8029f1a:	68fb      	ldr	r3, [r7, #12]
 8029f1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8029f1e:	68fb      	ldr	r3, [r7, #12]
 8029f20:	699b      	ldr	r3, [r3, #24]
 8029f22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8029f24:	693b      	ldr	r3, [r7, #16]
 8029f26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8029f2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8029f2c:	687b      	ldr	r3, [r7, #4]
 8029f2e:	011b      	lsls	r3, r3, #4
 8029f30:	693a      	ldr	r2, [r7, #16]
 8029f32:	4313      	orrs	r3, r2
 8029f34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8029f36:	697b      	ldr	r3, [r7, #20]
 8029f38:	f023 030a 	bic.w	r3, r3, #10
 8029f3c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8029f3e:	697a      	ldr	r2, [r7, #20]
 8029f40:	68bb      	ldr	r3, [r7, #8]
 8029f42:	4313      	orrs	r3, r2
 8029f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8029f46:	68fb      	ldr	r3, [r7, #12]
 8029f48:	693a      	ldr	r2, [r7, #16]
 8029f4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8029f4c:	68fb      	ldr	r3, [r7, #12]
 8029f4e:	697a      	ldr	r2, [r7, #20]
 8029f50:	621a      	str	r2, [r3, #32]
}
 8029f52:	bf00      	nop
 8029f54:	371c      	adds	r7, #28
 8029f56:	46bd      	mov	sp, r7
 8029f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029f5c:	4770      	bx	lr

08029f5e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8029f5e:	b480      	push	{r7}
 8029f60:	b087      	sub	sp, #28
 8029f62:	af00      	add	r7, sp, #0
 8029f64:	60f8      	str	r0, [r7, #12]
 8029f66:	60b9      	str	r1, [r7, #8]
 8029f68:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8029f6a:	68fb      	ldr	r3, [r7, #12]
 8029f6c:	6a1b      	ldr	r3, [r3, #32]
 8029f6e:	f023 0210 	bic.w	r2, r3, #16
 8029f72:	68fb      	ldr	r3, [r7, #12]
 8029f74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8029f76:	68fb      	ldr	r3, [r7, #12]
 8029f78:	699b      	ldr	r3, [r3, #24]
 8029f7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8029f7c:	68fb      	ldr	r3, [r7, #12]
 8029f7e:	6a1b      	ldr	r3, [r3, #32]
 8029f80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8029f82:	697b      	ldr	r3, [r7, #20]
 8029f84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8029f88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8029f8a:	687b      	ldr	r3, [r7, #4]
 8029f8c:	031b      	lsls	r3, r3, #12
 8029f8e:	697a      	ldr	r2, [r7, #20]
 8029f90:	4313      	orrs	r3, r2
 8029f92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8029f94:	693b      	ldr	r3, [r7, #16]
 8029f96:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8029f9a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8029f9c:	68bb      	ldr	r3, [r7, #8]
 8029f9e:	011b      	lsls	r3, r3, #4
 8029fa0:	693a      	ldr	r2, [r7, #16]
 8029fa2:	4313      	orrs	r3, r2
 8029fa4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8029fa6:	68fb      	ldr	r3, [r7, #12]
 8029fa8:	697a      	ldr	r2, [r7, #20]
 8029faa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8029fac:	68fb      	ldr	r3, [r7, #12]
 8029fae:	693a      	ldr	r2, [r7, #16]
 8029fb0:	621a      	str	r2, [r3, #32]
}
 8029fb2:	bf00      	nop
 8029fb4:	371c      	adds	r7, #28
 8029fb6:	46bd      	mov	sp, r7
 8029fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029fbc:	4770      	bx	lr

08029fbe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8029fbe:	b480      	push	{r7}
 8029fc0:	b085      	sub	sp, #20
 8029fc2:	af00      	add	r7, sp, #0
 8029fc4:	6078      	str	r0, [r7, #4]
 8029fc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8029fc8:	687b      	ldr	r3, [r7, #4]
 8029fca:	689b      	ldr	r3, [r3, #8]
 8029fcc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8029fce:	68fb      	ldr	r3, [r7, #12]
 8029fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8029fd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8029fd6:	683a      	ldr	r2, [r7, #0]
 8029fd8:	68fb      	ldr	r3, [r7, #12]
 8029fda:	4313      	orrs	r3, r2
 8029fdc:	f043 0307 	orr.w	r3, r3, #7
 8029fe0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8029fe2:	687b      	ldr	r3, [r7, #4]
 8029fe4:	68fa      	ldr	r2, [r7, #12]
 8029fe6:	609a      	str	r2, [r3, #8]
}
 8029fe8:	bf00      	nop
 8029fea:	3714      	adds	r7, #20
 8029fec:	46bd      	mov	sp, r7
 8029fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029ff2:	4770      	bx	lr

08029ff4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8029ff4:	b480      	push	{r7}
 8029ff6:	b087      	sub	sp, #28
 8029ff8:	af00      	add	r7, sp, #0
 8029ffa:	60f8      	str	r0, [r7, #12]
 8029ffc:	60b9      	str	r1, [r7, #8]
 8029ffe:	607a      	str	r2, [r7, #4]
 802a000:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 802a002:	68fb      	ldr	r3, [r7, #12]
 802a004:	689b      	ldr	r3, [r3, #8]
 802a006:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 802a008:	697b      	ldr	r3, [r7, #20]
 802a00a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 802a00e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 802a010:	683b      	ldr	r3, [r7, #0]
 802a012:	021a      	lsls	r2, r3, #8
 802a014:	687b      	ldr	r3, [r7, #4]
 802a016:	431a      	orrs	r2, r3
 802a018:	68bb      	ldr	r3, [r7, #8]
 802a01a:	4313      	orrs	r3, r2
 802a01c:	697a      	ldr	r2, [r7, #20]
 802a01e:	4313      	orrs	r3, r2
 802a020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 802a022:	68fb      	ldr	r3, [r7, #12]
 802a024:	697a      	ldr	r2, [r7, #20]
 802a026:	609a      	str	r2, [r3, #8]
}
 802a028:	bf00      	nop
 802a02a:	371c      	adds	r7, #28
 802a02c:	46bd      	mov	sp, r7
 802a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a032:	4770      	bx	lr

0802a034 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 802a034:	b480      	push	{r7}
 802a036:	b087      	sub	sp, #28
 802a038:	af00      	add	r7, sp, #0
 802a03a:	60f8      	str	r0, [r7, #12]
 802a03c:	60b9      	str	r1, [r7, #8]
 802a03e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 802a040:	68bb      	ldr	r3, [r7, #8]
 802a042:	f003 031f 	and.w	r3, r3, #31
 802a046:	2201      	movs	r2, #1
 802a048:	fa02 f303 	lsl.w	r3, r2, r3
 802a04c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 802a04e:	68fb      	ldr	r3, [r7, #12]
 802a050:	6a1a      	ldr	r2, [r3, #32]
 802a052:	697b      	ldr	r3, [r7, #20]
 802a054:	43db      	mvns	r3, r3
 802a056:	401a      	ands	r2, r3
 802a058:	68fb      	ldr	r3, [r7, #12]
 802a05a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 802a05c:	68fb      	ldr	r3, [r7, #12]
 802a05e:	6a1a      	ldr	r2, [r3, #32]
 802a060:	68bb      	ldr	r3, [r7, #8]
 802a062:	f003 031f 	and.w	r3, r3, #31
 802a066:	6879      	ldr	r1, [r7, #4]
 802a068:	fa01 f303 	lsl.w	r3, r1, r3
 802a06c:	431a      	orrs	r2, r3
 802a06e:	68fb      	ldr	r3, [r7, #12]
 802a070:	621a      	str	r2, [r3, #32]
}
 802a072:	bf00      	nop
 802a074:	371c      	adds	r7, #28
 802a076:	46bd      	mov	sp, r7
 802a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a07c:	4770      	bx	lr
	...

0802a080 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 802a080:	b480      	push	{r7}
 802a082:	b085      	sub	sp, #20
 802a084:	af00      	add	r7, sp, #0
 802a086:	6078      	str	r0, [r7, #4]
 802a088:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 802a08a:	687b      	ldr	r3, [r7, #4]
 802a08c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802a090:	2b01      	cmp	r3, #1
 802a092:	d101      	bne.n	802a098 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 802a094:	2302      	movs	r3, #2
 802a096:	e05a      	b.n	802a14e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 802a098:	687b      	ldr	r3, [r7, #4]
 802a09a:	2201      	movs	r2, #1
 802a09c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 802a0a0:	687b      	ldr	r3, [r7, #4]
 802a0a2:	2202      	movs	r2, #2
 802a0a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 802a0a8:	687b      	ldr	r3, [r7, #4]
 802a0aa:	681b      	ldr	r3, [r3, #0]
 802a0ac:	685b      	ldr	r3, [r3, #4]
 802a0ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 802a0b0:	687b      	ldr	r3, [r7, #4]
 802a0b2:	681b      	ldr	r3, [r3, #0]
 802a0b4:	689b      	ldr	r3, [r3, #8]
 802a0b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 802a0b8:	68fb      	ldr	r3, [r7, #12]
 802a0ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 802a0be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 802a0c0:	683b      	ldr	r3, [r7, #0]
 802a0c2:	681b      	ldr	r3, [r3, #0]
 802a0c4:	68fa      	ldr	r2, [r7, #12]
 802a0c6:	4313      	orrs	r3, r2
 802a0c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 802a0ca:	687b      	ldr	r3, [r7, #4]
 802a0cc:	681b      	ldr	r3, [r3, #0]
 802a0ce:	68fa      	ldr	r2, [r7, #12]
 802a0d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 802a0d2:	687b      	ldr	r3, [r7, #4]
 802a0d4:	681b      	ldr	r3, [r3, #0]
 802a0d6:	4a21      	ldr	r2, [pc, #132]	; (802a15c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 802a0d8:	4293      	cmp	r3, r2
 802a0da:	d022      	beq.n	802a122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a0dc:	687b      	ldr	r3, [r7, #4]
 802a0de:	681b      	ldr	r3, [r3, #0]
 802a0e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 802a0e4:	d01d      	beq.n	802a122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a0e6:	687b      	ldr	r3, [r7, #4]
 802a0e8:	681b      	ldr	r3, [r3, #0]
 802a0ea:	4a1d      	ldr	r2, [pc, #116]	; (802a160 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 802a0ec:	4293      	cmp	r3, r2
 802a0ee:	d018      	beq.n	802a122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a0f0:	687b      	ldr	r3, [r7, #4]
 802a0f2:	681b      	ldr	r3, [r3, #0]
 802a0f4:	4a1b      	ldr	r2, [pc, #108]	; (802a164 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 802a0f6:	4293      	cmp	r3, r2
 802a0f8:	d013      	beq.n	802a122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a0fa:	687b      	ldr	r3, [r7, #4]
 802a0fc:	681b      	ldr	r3, [r3, #0]
 802a0fe:	4a1a      	ldr	r2, [pc, #104]	; (802a168 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 802a100:	4293      	cmp	r3, r2
 802a102:	d00e      	beq.n	802a122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a104:	687b      	ldr	r3, [r7, #4]
 802a106:	681b      	ldr	r3, [r3, #0]
 802a108:	4a18      	ldr	r2, [pc, #96]	; (802a16c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 802a10a:	4293      	cmp	r3, r2
 802a10c:	d009      	beq.n	802a122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a10e:	687b      	ldr	r3, [r7, #4]
 802a110:	681b      	ldr	r3, [r3, #0]
 802a112:	4a17      	ldr	r2, [pc, #92]	; (802a170 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 802a114:	4293      	cmp	r3, r2
 802a116:	d004      	beq.n	802a122 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 802a118:	687b      	ldr	r3, [r7, #4]
 802a11a:	681b      	ldr	r3, [r3, #0]
 802a11c:	4a15      	ldr	r2, [pc, #84]	; (802a174 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 802a11e:	4293      	cmp	r3, r2
 802a120:	d10c      	bne.n	802a13c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 802a122:	68bb      	ldr	r3, [r7, #8]
 802a124:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 802a128:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 802a12a:	683b      	ldr	r3, [r7, #0]
 802a12c:	685b      	ldr	r3, [r3, #4]
 802a12e:	68ba      	ldr	r2, [r7, #8]
 802a130:	4313      	orrs	r3, r2
 802a132:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 802a134:	687b      	ldr	r3, [r7, #4]
 802a136:	681b      	ldr	r3, [r3, #0]
 802a138:	68ba      	ldr	r2, [r7, #8]
 802a13a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 802a13c:	687b      	ldr	r3, [r7, #4]
 802a13e:	2201      	movs	r2, #1
 802a140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 802a144:	687b      	ldr	r3, [r7, #4]
 802a146:	2200      	movs	r2, #0
 802a148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 802a14c:	2300      	movs	r3, #0
}
 802a14e:	4618      	mov	r0, r3
 802a150:	3714      	adds	r7, #20
 802a152:	46bd      	mov	sp, r7
 802a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a158:	4770      	bx	lr
 802a15a:	bf00      	nop
 802a15c:	40010000 	.word	0x40010000
 802a160:	40000400 	.word	0x40000400
 802a164:	40000800 	.word	0x40000800
 802a168:	40000c00 	.word	0x40000c00
 802a16c:	40010400 	.word	0x40010400
 802a170:	40014000 	.word	0x40014000
 802a174:	40001800 	.word	0x40001800

0802a178 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 802a178:	b480      	push	{r7}
 802a17a:	b085      	sub	sp, #20
 802a17c:	af00      	add	r7, sp, #0
 802a17e:	6078      	str	r0, [r7, #4]
 802a180:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 802a182:	2300      	movs	r3, #0
 802a184:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 802a186:	687b      	ldr	r3, [r7, #4]
 802a188:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 802a18c:	2b01      	cmp	r3, #1
 802a18e:	d101      	bne.n	802a194 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 802a190:	2302      	movs	r3, #2
 802a192:	e03d      	b.n	802a210 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 802a194:	687b      	ldr	r3, [r7, #4]
 802a196:	2201      	movs	r2, #1
 802a198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 802a19c:	68fb      	ldr	r3, [r7, #12]
 802a19e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 802a1a2:	683b      	ldr	r3, [r7, #0]
 802a1a4:	68db      	ldr	r3, [r3, #12]
 802a1a6:	4313      	orrs	r3, r2
 802a1a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 802a1aa:	68fb      	ldr	r3, [r7, #12]
 802a1ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 802a1b0:	683b      	ldr	r3, [r7, #0]
 802a1b2:	689b      	ldr	r3, [r3, #8]
 802a1b4:	4313      	orrs	r3, r2
 802a1b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 802a1b8:	68fb      	ldr	r3, [r7, #12]
 802a1ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 802a1be:	683b      	ldr	r3, [r7, #0]
 802a1c0:	685b      	ldr	r3, [r3, #4]
 802a1c2:	4313      	orrs	r3, r2
 802a1c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 802a1c6:	68fb      	ldr	r3, [r7, #12]
 802a1c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 802a1cc:	683b      	ldr	r3, [r7, #0]
 802a1ce:	681b      	ldr	r3, [r3, #0]
 802a1d0:	4313      	orrs	r3, r2
 802a1d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 802a1d4:	68fb      	ldr	r3, [r7, #12]
 802a1d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 802a1da:	683b      	ldr	r3, [r7, #0]
 802a1dc:	691b      	ldr	r3, [r3, #16]
 802a1de:	4313      	orrs	r3, r2
 802a1e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 802a1e2:	68fb      	ldr	r3, [r7, #12]
 802a1e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 802a1e8:	683b      	ldr	r3, [r7, #0]
 802a1ea:	695b      	ldr	r3, [r3, #20]
 802a1ec:	4313      	orrs	r3, r2
 802a1ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 802a1f0:	68fb      	ldr	r3, [r7, #12]
 802a1f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 802a1f6:	683b      	ldr	r3, [r7, #0]
 802a1f8:	69db      	ldr	r3, [r3, #28]
 802a1fa:	4313      	orrs	r3, r2
 802a1fc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 802a1fe:	687b      	ldr	r3, [r7, #4]
 802a200:	681b      	ldr	r3, [r3, #0]
 802a202:	68fa      	ldr	r2, [r7, #12]
 802a204:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 802a206:	687b      	ldr	r3, [r7, #4]
 802a208:	2200      	movs	r2, #0
 802a20a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 802a20e:	2300      	movs	r3, #0
}
 802a210:	4618      	mov	r0, r3
 802a212:	3714      	adds	r7, #20
 802a214:	46bd      	mov	sp, r7
 802a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a21a:	4770      	bx	lr

0802a21c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 802a21c:	b480      	push	{r7}
 802a21e:	b083      	sub	sp, #12
 802a220:	af00      	add	r7, sp, #0
 802a222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 802a224:	bf00      	nop
 802a226:	370c      	adds	r7, #12
 802a228:	46bd      	mov	sp, r7
 802a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a22e:	4770      	bx	lr

0802a230 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 802a230:	b480      	push	{r7}
 802a232:	b083      	sub	sp, #12
 802a234:	af00      	add	r7, sp, #0
 802a236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 802a238:	bf00      	nop
 802a23a:	370c      	adds	r7, #12
 802a23c:	46bd      	mov	sp, r7
 802a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 802a242:	4770      	bx	lr

0802a244 <__cxa_guard_acquire>:
 802a244:	6803      	ldr	r3, [r0, #0]
 802a246:	07db      	lsls	r3, r3, #31
 802a248:	d406      	bmi.n	802a258 <__cxa_guard_acquire+0x14>
 802a24a:	7843      	ldrb	r3, [r0, #1]
 802a24c:	b103      	cbz	r3, 802a250 <__cxa_guard_acquire+0xc>
 802a24e:	deff      	udf	#255	; 0xff
 802a250:	2301      	movs	r3, #1
 802a252:	7043      	strb	r3, [r0, #1]
 802a254:	4618      	mov	r0, r3
 802a256:	4770      	bx	lr
 802a258:	2000      	movs	r0, #0
 802a25a:	4770      	bx	lr

0802a25c <__cxa_guard_release>:
 802a25c:	2301      	movs	r3, #1
 802a25e:	6003      	str	r3, [r0, #0]
 802a260:	4770      	bx	lr
	...

0802a264 <__errno>:
 802a264:	4b01      	ldr	r3, [pc, #4]	; (802a26c <__errno+0x8>)
 802a266:	6818      	ldr	r0, [r3, #0]
 802a268:	4770      	bx	lr
 802a26a:	bf00      	nop
 802a26c:	20000010 	.word	0x20000010

0802a270 <__libc_init_array>:
 802a270:	b570      	push	{r4, r5, r6, lr}
 802a272:	4e0d      	ldr	r6, [pc, #52]	; (802a2a8 <__libc_init_array+0x38>)
 802a274:	4c0d      	ldr	r4, [pc, #52]	; (802a2ac <__libc_init_array+0x3c>)
 802a276:	1ba4      	subs	r4, r4, r6
 802a278:	10a4      	asrs	r4, r4, #2
 802a27a:	2500      	movs	r5, #0
 802a27c:	42a5      	cmp	r5, r4
 802a27e:	d109      	bne.n	802a294 <__libc_init_array+0x24>
 802a280:	4e0b      	ldr	r6, [pc, #44]	; (802a2b0 <__libc_init_array+0x40>)
 802a282:	4c0c      	ldr	r4, [pc, #48]	; (802a2b4 <__libc_init_array+0x44>)
 802a284:	f002 fbac 	bl	802c9e0 <_init>
 802a288:	1ba4      	subs	r4, r4, r6
 802a28a:	10a4      	asrs	r4, r4, #2
 802a28c:	2500      	movs	r5, #0
 802a28e:	42a5      	cmp	r5, r4
 802a290:	d105      	bne.n	802a29e <__libc_init_array+0x2e>
 802a292:	bd70      	pop	{r4, r5, r6, pc}
 802a294:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802a298:	4798      	blx	r3
 802a29a:	3501      	adds	r5, #1
 802a29c:	e7ee      	b.n	802a27c <__libc_init_array+0xc>
 802a29e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 802a2a2:	4798      	blx	r3
 802a2a4:	3501      	adds	r5, #1
 802a2a6:	e7f2      	b.n	802a28e <__libc_init_array+0x1e>
 802a2a8:	0802cda8 	.word	0x0802cda8
 802a2ac:	0802cda8 	.word	0x0802cda8
 802a2b0:	0802cda8 	.word	0x0802cda8
 802a2b4:	0802cdb0 	.word	0x0802cdb0

0802a2b8 <memcpy>:
 802a2b8:	b510      	push	{r4, lr}
 802a2ba:	1e43      	subs	r3, r0, #1
 802a2bc:	440a      	add	r2, r1
 802a2be:	4291      	cmp	r1, r2
 802a2c0:	d100      	bne.n	802a2c4 <memcpy+0xc>
 802a2c2:	bd10      	pop	{r4, pc}
 802a2c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 802a2c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 802a2cc:	e7f7      	b.n	802a2be <memcpy+0x6>

0802a2ce <memset>:
 802a2ce:	4402      	add	r2, r0
 802a2d0:	4603      	mov	r3, r0
 802a2d2:	4293      	cmp	r3, r2
 802a2d4:	d100      	bne.n	802a2d8 <memset+0xa>
 802a2d6:	4770      	bx	lr
 802a2d8:	f803 1b01 	strb.w	r1, [r3], #1
 802a2dc:	e7f9      	b.n	802a2d2 <memset+0x4>

0802a2de <__cvt>:
 802a2de:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802a2e2:	ec55 4b10 	vmov	r4, r5, d0
 802a2e6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 802a2e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 802a2ec:	2d00      	cmp	r5, #0
 802a2ee:	460e      	mov	r6, r1
 802a2f0:	4691      	mov	r9, r2
 802a2f2:	4619      	mov	r1, r3
 802a2f4:	bfb8      	it	lt
 802a2f6:	4622      	movlt	r2, r4
 802a2f8:	462b      	mov	r3, r5
 802a2fa:	f027 0720 	bic.w	r7, r7, #32
 802a2fe:	bfbb      	ittet	lt
 802a300:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 802a304:	461d      	movlt	r5, r3
 802a306:	2300      	movge	r3, #0
 802a308:	232d      	movlt	r3, #45	; 0x2d
 802a30a:	bfb8      	it	lt
 802a30c:	4614      	movlt	r4, r2
 802a30e:	2f46      	cmp	r7, #70	; 0x46
 802a310:	700b      	strb	r3, [r1, #0]
 802a312:	d004      	beq.n	802a31e <__cvt+0x40>
 802a314:	2f45      	cmp	r7, #69	; 0x45
 802a316:	d100      	bne.n	802a31a <__cvt+0x3c>
 802a318:	3601      	adds	r6, #1
 802a31a:	2102      	movs	r1, #2
 802a31c:	e000      	b.n	802a320 <__cvt+0x42>
 802a31e:	2103      	movs	r1, #3
 802a320:	ab03      	add	r3, sp, #12
 802a322:	9301      	str	r3, [sp, #4]
 802a324:	ab02      	add	r3, sp, #8
 802a326:	9300      	str	r3, [sp, #0]
 802a328:	4632      	mov	r2, r6
 802a32a:	4653      	mov	r3, sl
 802a32c:	ec45 4b10 	vmov	d0, r4, r5
 802a330:	f000 fdfa 	bl	802af28 <_dtoa_r>
 802a334:	2f47      	cmp	r7, #71	; 0x47
 802a336:	4680      	mov	r8, r0
 802a338:	d102      	bne.n	802a340 <__cvt+0x62>
 802a33a:	f019 0f01 	tst.w	r9, #1
 802a33e:	d026      	beq.n	802a38e <__cvt+0xb0>
 802a340:	2f46      	cmp	r7, #70	; 0x46
 802a342:	eb08 0906 	add.w	r9, r8, r6
 802a346:	d111      	bne.n	802a36c <__cvt+0x8e>
 802a348:	f898 3000 	ldrb.w	r3, [r8]
 802a34c:	2b30      	cmp	r3, #48	; 0x30
 802a34e:	d10a      	bne.n	802a366 <__cvt+0x88>
 802a350:	2200      	movs	r2, #0
 802a352:	2300      	movs	r3, #0
 802a354:	4620      	mov	r0, r4
 802a356:	4629      	mov	r1, r5
 802a358:	f7f6 faee 	bl	8020938 <__aeabi_dcmpeq>
 802a35c:	b918      	cbnz	r0, 802a366 <__cvt+0x88>
 802a35e:	f1c6 0601 	rsb	r6, r6, #1
 802a362:	f8ca 6000 	str.w	r6, [sl]
 802a366:	f8da 3000 	ldr.w	r3, [sl]
 802a36a:	4499      	add	r9, r3
 802a36c:	2200      	movs	r2, #0
 802a36e:	2300      	movs	r3, #0
 802a370:	4620      	mov	r0, r4
 802a372:	4629      	mov	r1, r5
 802a374:	f7f6 fae0 	bl	8020938 <__aeabi_dcmpeq>
 802a378:	b938      	cbnz	r0, 802a38a <__cvt+0xac>
 802a37a:	2230      	movs	r2, #48	; 0x30
 802a37c:	9b03      	ldr	r3, [sp, #12]
 802a37e:	454b      	cmp	r3, r9
 802a380:	d205      	bcs.n	802a38e <__cvt+0xb0>
 802a382:	1c59      	adds	r1, r3, #1
 802a384:	9103      	str	r1, [sp, #12]
 802a386:	701a      	strb	r2, [r3, #0]
 802a388:	e7f8      	b.n	802a37c <__cvt+0x9e>
 802a38a:	f8cd 900c 	str.w	r9, [sp, #12]
 802a38e:	9b03      	ldr	r3, [sp, #12]
 802a390:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802a392:	eba3 0308 	sub.w	r3, r3, r8
 802a396:	4640      	mov	r0, r8
 802a398:	6013      	str	r3, [r2, #0]
 802a39a:	b004      	add	sp, #16
 802a39c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0802a3a0 <__exponent>:
 802a3a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802a3a2:	2900      	cmp	r1, #0
 802a3a4:	4604      	mov	r4, r0
 802a3a6:	bfba      	itte	lt
 802a3a8:	4249      	neglt	r1, r1
 802a3aa:	232d      	movlt	r3, #45	; 0x2d
 802a3ac:	232b      	movge	r3, #43	; 0x2b
 802a3ae:	2909      	cmp	r1, #9
 802a3b0:	f804 2b02 	strb.w	r2, [r4], #2
 802a3b4:	7043      	strb	r3, [r0, #1]
 802a3b6:	dd20      	ble.n	802a3fa <__exponent+0x5a>
 802a3b8:	f10d 0307 	add.w	r3, sp, #7
 802a3bc:	461f      	mov	r7, r3
 802a3be:	260a      	movs	r6, #10
 802a3c0:	fb91 f5f6 	sdiv	r5, r1, r6
 802a3c4:	fb06 1115 	mls	r1, r6, r5, r1
 802a3c8:	3130      	adds	r1, #48	; 0x30
 802a3ca:	2d09      	cmp	r5, #9
 802a3cc:	f803 1c01 	strb.w	r1, [r3, #-1]
 802a3d0:	f103 32ff 	add.w	r2, r3, #4294967295
 802a3d4:	4629      	mov	r1, r5
 802a3d6:	dc09      	bgt.n	802a3ec <__exponent+0x4c>
 802a3d8:	3130      	adds	r1, #48	; 0x30
 802a3da:	3b02      	subs	r3, #2
 802a3dc:	f802 1c01 	strb.w	r1, [r2, #-1]
 802a3e0:	42bb      	cmp	r3, r7
 802a3e2:	4622      	mov	r2, r4
 802a3e4:	d304      	bcc.n	802a3f0 <__exponent+0x50>
 802a3e6:	1a10      	subs	r0, r2, r0
 802a3e8:	b003      	add	sp, #12
 802a3ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802a3ec:	4613      	mov	r3, r2
 802a3ee:	e7e7      	b.n	802a3c0 <__exponent+0x20>
 802a3f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 802a3f4:	f804 2b01 	strb.w	r2, [r4], #1
 802a3f8:	e7f2      	b.n	802a3e0 <__exponent+0x40>
 802a3fa:	2330      	movs	r3, #48	; 0x30
 802a3fc:	4419      	add	r1, r3
 802a3fe:	7083      	strb	r3, [r0, #2]
 802a400:	1d02      	adds	r2, r0, #4
 802a402:	70c1      	strb	r1, [r0, #3]
 802a404:	e7ef      	b.n	802a3e6 <__exponent+0x46>
	...

0802a408 <_printf_float>:
 802a408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a40c:	b08d      	sub	sp, #52	; 0x34
 802a40e:	460c      	mov	r4, r1
 802a410:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 802a414:	4616      	mov	r6, r2
 802a416:	461f      	mov	r7, r3
 802a418:	4605      	mov	r5, r0
 802a41a:	f001 fcb7 	bl	802bd8c <_localeconv_r>
 802a41e:	6803      	ldr	r3, [r0, #0]
 802a420:	9304      	str	r3, [sp, #16]
 802a422:	4618      	mov	r0, r3
 802a424:	f7f5 fe0c 	bl	8020040 <strlen>
 802a428:	2300      	movs	r3, #0
 802a42a:	930a      	str	r3, [sp, #40]	; 0x28
 802a42c:	f8d8 3000 	ldr.w	r3, [r8]
 802a430:	9005      	str	r0, [sp, #20]
 802a432:	3307      	adds	r3, #7
 802a434:	f023 0307 	bic.w	r3, r3, #7
 802a438:	f103 0208 	add.w	r2, r3, #8
 802a43c:	f894 a018 	ldrb.w	sl, [r4, #24]
 802a440:	f8d4 b000 	ldr.w	fp, [r4]
 802a444:	f8c8 2000 	str.w	r2, [r8]
 802a448:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a44c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 802a450:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 802a454:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 802a458:	9307      	str	r3, [sp, #28]
 802a45a:	f8cd 8018 	str.w	r8, [sp, #24]
 802a45e:	f04f 32ff 	mov.w	r2, #4294967295
 802a462:	4ba7      	ldr	r3, [pc, #668]	; (802a700 <_printf_float+0x2f8>)
 802a464:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802a468:	f7f6 fa98 	bl	802099c <__aeabi_dcmpun>
 802a46c:	bb70      	cbnz	r0, 802a4cc <_printf_float+0xc4>
 802a46e:	f04f 32ff 	mov.w	r2, #4294967295
 802a472:	4ba3      	ldr	r3, [pc, #652]	; (802a700 <_printf_float+0x2f8>)
 802a474:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 802a478:	f7f6 fa72 	bl	8020960 <__aeabi_dcmple>
 802a47c:	bb30      	cbnz	r0, 802a4cc <_printf_float+0xc4>
 802a47e:	2200      	movs	r2, #0
 802a480:	2300      	movs	r3, #0
 802a482:	4640      	mov	r0, r8
 802a484:	4649      	mov	r1, r9
 802a486:	f7f6 fa61 	bl	802094c <__aeabi_dcmplt>
 802a48a:	b110      	cbz	r0, 802a492 <_printf_float+0x8a>
 802a48c:	232d      	movs	r3, #45	; 0x2d
 802a48e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802a492:	4a9c      	ldr	r2, [pc, #624]	; (802a704 <_printf_float+0x2fc>)
 802a494:	4b9c      	ldr	r3, [pc, #624]	; (802a708 <_printf_float+0x300>)
 802a496:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 802a49a:	bf8c      	ite	hi
 802a49c:	4690      	movhi	r8, r2
 802a49e:	4698      	movls	r8, r3
 802a4a0:	2303      	movs	r3, #3
 802a4a2:	f02b 0204 	bic.w	r2, fp, #4
 802a4a6:	6123      	str	r3, [r4, #16]
 802a4a8:	6022      	str	r2, [r4, #0]
 802a4aa:	f04f 0900 	mov.w	r9, #0
 802a4ae:	9700      	str	r7, [sp, #0]
 802a4b0:	4633      	mov	r3, r6
 802a4b2:	aa0b      	add	r2, sp, #44	; 0x2c
 802a4b4:	4621      	mov	r1, r4
 802a4b6:	4628      	mov	r0, r5
 802a4b8:	f000 f9e6 	bl	802a888 <_printf_common>
 802a4bc:	3001      	adds	r0, #1
 802a4be:	f040 808d 	bne.w	802a5dc <_printf_float+0x1d4>
 802a4c2:	f04f 30ff 	mov.w	r0, #4294967295
 802a4c6:	b00d      	add	sp, #52	; 0x34
 802a4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a4cc:	4642      	mov	r2, r8
 802a4ce:	464b      	mov	r3, r9
 802a4d0:	4640      	mov	r0, r8
 802a4d2:	4649      	mov	r1, r9
 802a4d4:	f7f6 fa62 	bl	802099c <__aeabi_dcmpun>
 802a4d8:	b110      	cbz	r0, 802a4e0 <_printf_float+0xd8>
 802a4da:	4a8c      	ldr	r2, [pc, #560]	; (802a70c <_printf_float+0x304>)
 802a4dc:	4b8c      	ldr	r3, [pc, #560]	; (802a710 <_printf_float+0x308>)
 802a4de:	e7da      	b.n	802a496 <_printf_float+0x8e>
 802a4e0:	6861      	ldr	r1, [r4, #4]
 802a4e2:	1c4b      	adds	r3, r1, #1
 802a4e4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 802a4e8:	a80a      	add	r0, sp, #40	; 0x28
 802a4ea:	d13e      	bne.n	802a56a <_printf_float+0x162>
 802a4ec:	2306      	movs	r3, #6
 802a4ee:	6063      	str	r3, [r4, #4]
 802a4f0:	2300      	movs	r3, #0
 802a4f2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 802a4f6:	ab09      	add	r3, sp, #36	; 0x24
 802a4f8:	9300      	str	r3, [sp, #0]
 802a4fa:	ec49 8b10 	vmov	d0, r8, r9
 802a4fe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 802a502:	6022      	str	r2, [r4, #0]
 802a504:	f8cd a004 	str.w	sl, [sp, #4]
 802a508:	6861      	ldr	r1, [r4, #4]
 802a50a:	4628      	mov	r0, r5
 802a50c:	f7ff fee7 	bl	802a2de <__cvt>
 802a510:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 802a514:	2b47      	cmp	r3, #71	; 0x47
 802a516:	4680      	mov	r8, r0
 802a518:	d109      	bne.n	802a52e <_printf_float+0x126>
 802a51a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a51c:	1cd8      	adds	r0, r3, #3
 802a51e:	db02      	blt.n	802a526 <_printf_float+0x11e>
 802a520:	6862      	ldr	r2, [r4, #4]
 802a522:	4293      	cmp	r3, r2
 802a524:	dd47      	ble.n	802a5b6 <_printf_float+0x1ae>
 802a526:	f1aa 0a02 	sub.w	sl, sl, #2
 802a52a:	fa5f fa8a 	uxtb.w	sl, sl
 802a52e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 802a532:	9909      	ldr	r1, [sp, #36]	; 0x24
 802a534:	d824      	bhi.n	802a580 <_printf_float+0x178>
 802a536:	3901      	subs	r1, #1
 802a538:	4652      	mov	r2, sl
 802a53a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 802a53e:	9109      	str	r1, [sp, #36]	; 0x24
 802a540:	f7ff ff2e 	bl	802a3a0 <__exponent>
 802a544:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802a546:	1813      	adds	r3, r2, r0
 802a548:	2a01      	cmp	r2, #1
 802a54a:	4681      	mov	r9, r0
 802a54c:	6123      	str	r3, [r4, #16]
 802a54e:	dc02      	bgt.n	802a556 <_printf_float+0x14e>
 802a550:	6822      	ldr	r2, [r4, #0]
 802a552:	07d1      	lsls	r1, r2, #31
 802a554:	d501      	bpl.n	802a55a <_printf_float+0x152>
 802a556:	3301      	adds	r3, #1
 802a558:	6123      	str	r3, [r4, #16]
 802a55a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 802a55e:	2b00      	cmp	r3, #0
 802a560:	d0a5      	beq.n	802a4ae <_printf_float+0xa6>
 802a562:	232d      	movs	r3, #45	; 0x2d
 802a564:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802a568:	e7a1      	b.n	802a4ae <_printf_float+0xa6>
 802a56a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 802a56e:	f000 8177 	beq.w	802a860 <_printf_float+0x458>
 802a572:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 802a576:	d1bb      	bne.n	802a4f0 <_printf_float+0xe8>
 802a578:	2900      	cmp	r1, #0
 802a57a:	d1b9      	bne.n	802a4f0 <_printf_float+0xe8>
 802a57c:	2301      	movs	r3, #1
 802a57e:	e7b6      	b.n	802a4ee <_printf_float+0xe6>
 802a580:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 802a584:	d119      	bne.n	802a5ba <_printf_float+0x1b2>
 802a586:	2900      	cmp	r1, #0
 802a588:	6863      	ldr	r3, [r4, #4]
 802a58a:	dd0c      	ble.n	802a5a6 <_printf_float+0x19e>
 802a58c:	6121      	str	r1, [r4, #16]
 802a58e:	b913      	cbnz	r3, 802a596 <_printf_float+0x18e>
 802a590:	6822      	ldr	r2, [r4, #0]
 802a592:	07d2      	lsls	r2, r2, #31
 802a594:	d502      	bpl.n	802a59c <_printf_float+0x194>
 802a596:	3301      	adds	r3, #1
 802a598:	440b      	add	r3, r1
 802a59a:	6123      	str	r3, [r4, #16]
 802a59c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a59e:	65a3      	str	r3, [r4, #88]	; 0x58
 802a5a0:	f04f 0900 	mov.w	r9, #0
 802a5a4:	e7d9      	b.n	802a55a <_printf_float+0x152>
 802a5a6:	b913      	cbnz	r3, 802a5ae <_printf_float+0x1a6>
 802a5a8:	6822      	ldr	r2, [r4, #0]
 802a5aa:	07d0      	lsls	r0, r2, #31
 802a5ac:	d501      	bpl.n	802a5b2 <_printf_float+0x1aa>
 802a5ae:	3302      	adds	r3, #2
 802a5b0:	e7f3      	b.n	802a59a <_printf_float+0x192>
 802a5b2:	2301      	movs	r3, #1
 802a5b4:	e7f1      	b.n	802a59a <_printf_float+0x192>
 802a5b6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 802a5ba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 802a5be:	4293      	cmp	r3, r2
 802a5c0:	db05      	blt.n	802a5ce <_printf_float+0x1c6>
 802a5c2:	6822      	ldr	r2, [r4, #0]
 802a5c4:	6123      	str	r3, [r4, #16]
 802a5c6:	07d1      	lsls	r1, r2, #31
 802a5c8:	d5e8      	bpl.n	802a59c <_printf_float+0x194>
 802a5ca:	3301      	adds	r3, #1
 802a5cc:	e7e5      	b.n	802a59a <_printf_float+0x192>
 802a5ce:	2b00      	cmp	r3, #0
 802a5d0:	bfd4      	ite	le
 802a5d2:	f1c3 0302 	rsble	r3, r3, #2
 802a5d6:	2301      	movgt	r3, #1
 802a5d8:	4413      	add	r3, r2
 802a5da:	e7de      	b.n	802a59a <_printf_float+0x192>
 802a5dc:	6823      	ldr	r3, [r4, #0]
 802a5de:	055a      	lsls	r2, r3, #21
 802a5e0:	d407      	bmi.n	802a5f2 <_printf_float+0x1ea>
 802a5e2:	6923      	ldr	r3, [r4, #16]
 802a5e4:	4642      	mov	r2, r8
 802a5e6:	4631      	mov	r1, r6
 802a5e8:	4628      	mov	r0, r5
 802a5ea:	47b8      	blx	r7
 802a5ec:	3001      	adds	r0, #1
 802a5ee:	d12b      	bne.n	802a648 <_printf_float+0x240>
 802a5f0:	e767      	b.n	802a4c2 <_printf_float+0xba>
 802a5f2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 802a5f6:	f240 80dc 	bls.w	802a7b2 <_printf_float+0x3aa>
 802a5fa:	2200      	movs	r2, #0
 802a5fc:	2300      	movs	r3, #0
 802a5fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 802a602:	f7f6 f999 	bl	8020938 <__aeabi_dcmpeq>
 802a606:	2800      	cmp	r0, #0
 802a608:	d033      	beq.n	802a672 <_printf_float+0x26a>
 802a60a:	2301      	movs	r3, #1
 802a60c:	4a41      	ldr	r2, [pc, #260]	; (802a714 <_printf_float+0x30c>)
 802a60e:	4631      	mov	r1, r6
 802a610:	4628      	mov	r0, r5
 802a612:	47b8      	blx	r7
 802a614:	3001      	adds	r0, #1
 802a616:	f43f af54 	beq.w	802a4c2 <_printf_float+0xba>
 802a61a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802a61e:	429a      	cmp	r2, r3
 802a620:	db02      	blt.n	802a628 <_printf_float+0x220>
 802a622:	6823      	ldr	r3, [r4, #0]
 802a624:	07d8      	lsls	r0, r3, #31
 802a626:	d50f      	bpl.n	802a648 <_printf_float+0x240>
 802a628:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 802a62c:	4631      	mov	r1, r6
 802a62e:	4628      	mov	r0, r5
 802a630:	47b8      	blx	r7
 802a632:	3001      	adds	r0, #1
 802a634:	f43f af45 	beq.w	802a4c2 <_printf_float+0xba>
 802a638:	f04f 0800 	mov.w	r8, #0
 802a63c:	f104 091a 	add.w	r9, r4, #26
 802a640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802a642:	3b01      	subs	r3, #1
 802a644:	4543      	cmp	r3, r8
 802a646:	dc09      	bgt.n	802a65c <_printf_float+0x254>
 802a648:	6823      	ldr	r3, [r4, #0]
 802a64a:	079b      	lsls	r3, r3, #30
 802a64c:	f100 8103 	bmi.w	802a856 <_printf_float+0x44e>
 802a650:	68e0      	ldr	r0, [r4, #12]
 802a652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802a654:	4298      	cmp	r0, r3
 802a656:	bfb8      	it	lt
 802a658:	4618      	movlt	r0, r3
 802a65a:	e734      	b.n	802a4c6 <_printf_float+0xbe>
 802a65c:	2301      	movs	r3, #1
 802a65e:	464a      	mov	r2, r9
 802a660:	4631      	mov	r1, r6
 802a662:	4628      	mov	r0, r5
 802a664:	47b8      	blx	r7
 802a666:	3001      	adds	r0, #1
 802a668:	f43f af2b 	beq.w	802a4c2 <_printf_float+0xba>
 802a66c:	f108 0801 	add.w	r8, r8, #1
 802a670:	e7e6      	b.n	802a640 <_printf_float+0x238>
 802a672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a674:	2b00      	cmp	r3, #0
 802a676:	dc2b      	bgt.n	802a6d0 <_printf_float+0x2c8>
 802a678:	2301      	movs	r3, #1
 802a67a:	4a26      	ldr	r2, [pc, #152]	; (802a714 <_printf_float+0x30c>)
 802a67c:	4631      	mov	r1, r6
 802a67e:	4628      	mov	r0, r5
 802a680:	47b8      	blx	r7
 802a682:	3001      	adds	r0, #1
 802a684:	f43f af1d 	beq.w	802a4c2 <_printf_float+0xba>
 802a688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a68a:	b923      	cbnz	r3, 802a696 <_printf_float+0x28e>
 802a68c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802a68e:	b913      	cbnz	r3, 802a696 <_printf_float+0x28e>
 802a690:	6823      	ldr	r3, [r4, #0]
 802a692:	07d9      	lsls	r1, r3, #31
 802a694:	d5d8      	bpl.n	802a648 <_printf_float+0x240>
 802a696:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 802a69a:	4631      	mov	r1, r6
 802a69c:	4628      	mov	r0, r5
 802a69e:	47b8      	blx	r7
 802a6a0:	3001      	adds	r0, #1
 802a6a2:	f43f af0e 	beq.w	802a4c2 <_printf_float+0xba>
 802a6a6:	f04f 0900 	mov.w	r9, #0
 802a6aa:	f104 0a1a 	add.w	sl, r4, #26
 802a6ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802a6b0:	425b      	negs	r3, r3
 802a6b2:	454b      	cmp	r3, r9
 802a6b4:	dc01      	bgt.n	802a6ba <_printf_float+0x2b2>
 802a6b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802a6b8:	e794      	b.n	802a5e4 <_printf_float+0x1dc>
 802a6ba:	2301      	movs	r3, #1
 802a6bc:	4652      	mov	r2, sl
 802a6be:	4631      	mov	r1, r6
 802a6c0:	4628      	mov	r0, r5
 802a6c2:	47b8      	blx	r7
 802a6c4:	3001      	adds	r0, #1
 802a6c6:	f43f aefc 	beq.w	802a4c2 <_printf_float+0xba>
 802a6ca:	f109 0901 	add.w	r9, r9, #1
 802a6ce:	e7ee      	b.n	802a6ae <_printf_float+0x2a6>
 802a6d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802a6d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 802a6d4:	429a      	cmp	r2, r3
 802a6d6:	bfa8      	it	ge
 802a6d8:	461a      	movge	r2, r3
 802a6da:	2a00      	cmp	r2, #0
 802a6dc:	4691      	mov	r9, r2
 802a6de:	dd07      	ble.n	802a6f0 <_printf_float+0x2e8>
 802a6e0:	4613      	mov	r3, r2
 802a6e2:	4631      	mov	r1, r6
 802a6e4:	4642      	mov	r2, r8
 802a6e6:	4628      	mov	r0, r5
 802a6e8:	47b8      	blx	r7
 802a6ea:	3001      	adds	r0, #1
 802a6ec:	f43f aee9 	beq.w	802a4c2 <_printf_float+0xba>
 802a6f0:	f104 031a 	add.w	r3, r4, #26
 802a6f4:	f04f 0b00 	mov.w	fp, #0
 802a6f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 802a6fc:	9306      	str	r3, [sp, #24]
 802a6fe:	e015      	b.n	802a72c <_printf_float+0x324>
 802a700:	7fefffff 	.word	0x7fefffff
 802a704:	0802cae8 	.word	0x0802cae8
 802a708:	0802cae4 	.word	0x0802cae4
 802a70c:	0802caf0 	.word	0x0802caf0
 802a710:	0802caec 	.word	0x0802caec
 802a714:	0802caf4 	.word	0x0802caf4
 802a718:	2301      	movs	r3, #1
 802a71a:	9a06      	ldr	r2, [sp, #24]
 802a71c:	4631      	mov	r1, r6
 802a71e:	4628      	mov	r0, r5
 802a720:	47b8      	blx	r7
 802a722:	3001      	adds	r0, #1
 802a724:	f43f aecd 	beq.w	802a4c2 <_printf_float+0xba>
 802a728:	f10b 0b01 	add.w	fp, fp, #1
 802a72c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 802a730:	ebaa 0309 	sub.w	r3, sl, r9
 802a734:	455b      	cmp	r3, fp
 802a736:	dcef      	bgt.n	802a718 <_printf_float+0x310>
 802a738:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802a73c:	429a      	cmp	r2, r3
 802a73e:	44d0      	add	r8, sl
 802a740:	db15      	blt.n	802a76e <_printf_float+0x366>
 802a742:	6823      	ldr	r3, [r4, #0]
 802a744:	07da      	lsls	r2, r3, #31
 802a746:	d412      	bmi.n	802a76e <_printf_float+0x366>
 802a748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802a74a:	9909      	ldr	r1, [sp, #36]	; 0x24
 802a74c:	eba3 020a 	sub.w	r2, r3, sl
 802a750:	eba3 0a01 	sub.w	sl, r3, r1
 802a754:	4592      	cmp	sl, r2
 802a756:	bfa8      	it	ge
 802a758:	4692      	movge	sl, r2
 802a75a:	f1ba 0f00 	cmp.w	sl, #0
 802a75e:	dc0e      	bgt.n	802a77e <_printf_float+0x376>
 802a760:	f04f 0800 	mov.w	r8, #0
 802a764:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802a768:	f104 091a 	add.w	r9, r4, #26
 802a76c:	e019      	b.n	802a7a2 <_printf_float+0x39a>
 802a76e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 802a772:	4631      	mov	r1, r6
 802a774:	4628      	mov	r0, r5
 802a776:	47b8      	blx	r7
 802a778:	3001      	adds	r0, #1
 802a77a:	d1e5      	bne.n	802a748 <_printf_float+0x340>
 802a77c:	e6a1      	b.n	802a4c2 <_printf_float+0xba>
 802a77e:	4653      	mov	r3, sl
 802a780:	4642      	mov	r2, r8
 802a782:	4631      	mov	r1, r6
 802a784:	4628      	mov	r0, r5
 802a786:	47b8      	blx	r7
 802a788:	3001      	adds	r0, #1
 802a78a:	d1e9      	bne.n	802a760 <_printf_float+0x358>
 802a78c:	e699      	b.n	802a4c2 <_printf_float+0xba>
 802a78e:	2301      	movs	r3, #1
 802a790:	464a      	mov	r2, r9
 802a792:	4631      	mov	r1, r6
 802a794:	4628      	mov	r0, r5
 802a796:	47b8      	blx	r7
 802a798:	3001      	adds	r0, #1
 802a79a:	f43f ae92 	beq.w	802a4c2 <_printf_float+0xba>
 802a79e:	f108 0801 	add.w	r8, r8, #1
 802a7a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 802a7a6:	1a9b      	subs	r3, r3, r2
 802a7a8:	eba3 030a 	sub.w	r3, r3, sl
 802a7ac:	4543      	cmp	r3, r8
 802a7ae:	dcee      	bgt.n	802a78e <_printf_float+0x386>
 802a7b0:	e74a      	b.n	802a648 <_printf_float+0x240>
 802a7b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802a7b4:	2a01      	cmp	r2, #1
 802a7b6:	dc01      	bgt.n	802a7bc <_printf_float+0x3b4>
 802a7b8:	07db      	lsls	r3, r3, #31
 802a7ba:	d53a      	bpl.n	802a832 <_printf_float+0x42a>
 802a7bc:	2301      	movs	r3, #1
 802a7be:	4642      	mov	r2, r8
 802a7c0:	4631      	mov	r1, r6
 802a7c2:	4628      	mov	r0, r5
 802a7c4:	47b8      	blx	r7
 802a7c6:	3001      	adds	r0, #1
 802a7c8:	f43f ae7b 	beq.w	802a4c2 <_printf_float+0xba>
 802a7cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 802a7d0:	4631      	mov	r1, r6
 802a7d2:	4628      	mov	r0, r5
 802a7d4:	47b8      	blx	r7
 802a7d6:	3001      	adds	r0, #1
 802a7d8:	f108 0801 	add.w	r8, r8, #1
 802a7dc:	f43f ae71 	beq.w	802a4c2 <_printf_float+0xba>
 802a7e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802a7e2:	2200      	movs	r2, #0
 802a7e4:	f103 3aff 	add.w	sl, r3, #4294967295
 802a7e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 802a7ec:	2300      	movs	r3, #0
 802a7ee:	f7f6 f8a3 	bl	8020938 <__aeabi_dcmpeq>
 802a7f2:	b9c8      	cbnz	r0, 802a828 <_printf_float+0x420>
 802a7f4:	4653      	mov	r3, sl
 802a7f6:	4642      	mov	r2, r8
 802a7f8:	4631      	mov	r1, r6
 802a7fa:	4628      	mov	r0, r5
 802a7fc:	47b8      	blx	r7
 802a7fe:	3001      	adds	r0, #1
 802a800:	d10e      	bne.n	802a820 <_printf_float+0x418>
 802a802:	e65e      	b.n	802a4c2 <_printf_float+0xba>
 802a804:	2301      	movs	r3, #1
 802a806:	4652      	mov	r2, sl
 802a808:	4631      	mov	r1, r6
 802a80a:	4628      	mov	r0, r5
 802a80c:	47b8      	blx	r7
 802a80e:	3001      	adds	r0, #1
 802a810:	f43f ae57 	beq.w	802a4c2 <_printf_float+0xba>
 802a814:	f108 0801 	add.w	r8, r8, #1
 802a818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802a81a:	3b01      	subs	r3, #1
 802a81c:	4543      	cmp	r3, r8
 802a81e:	dcf1      	bgt.n	802a804 <_printf_float+0x3fc>
 802a820:	464b      	mov	r3, r9
 802a822:	f104 0250 	add.w	r2, r4, #80	; 0x50
 802a826:	e6de      	b.n	802a5e6 <_printf_float+0x1de>
 802a828:	f04f 0800 	mov.w	r8, #0
 802a82c:	f104 0a1a 	add.w	sl, r4, #26
 802a830:	e7f2      	b.n	802a818 <_printf_float+0x410>
 802a832:	2301      	movs	r3, #1
 802a834:	e7df      	b.n	802a7f6 <_printf_float+0x3ee>
 802a836:	2301      	movs	r3, #1
 802a838:	464a      	mov	r2, r9
 802a83a:	4631      	mov	r1, r6
 802a83c:	4628      	mov	r0, r5
 802a83e:	47b8      	blx	r7
 802a840:	3001      	adds	r0, #1
 802a842:	f43f ae3e 	beq.w	802a4c2 <_printf_float+0xba>
 802a846:	f108 0801 	add.w	r8, r8, #1
 802a84a:	68e3      	ldr	r3, [r4, #12]
 802a84c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 802a84e:	1a9b      	subs	r3, r3, r2
 802a850:	4543      	cmp	r3, r8
 802a852:	dcf0      	bgt.n	802a836 <_printf_float+0x42e>
 802a854:	e6fc      	b.n	802a650 <_printf_float+0x248>
 802a856:	f04f 0800 	mov.w	r8, #0
 802a85a:	f104 0919 	add.w	r9, r4, #25
 802a85e:	e7f4      	b.n	802a84a <_printf_float+0x442>
 802a860:	2900      	cmp	r1, #0
 802a862:	f43f ae8b 	beq.w	802a57c <_printf_float+0x174>
 802a866:	2300      	movs	r3, #0
 802a868:	e9cd 0302 	strd	r0, r3, [sp, #8]
 802a86c:	ab09      	add	r3, sp, #36	; 0x24
 802a86e:	9300      	str	r3, [sp, #0]
 802a870:	ec49 8b10 	vmov	d0, r8, r9
 802a874:	6022      	str	r2, [r4, #0]
 802a876:	f8cd a004 	str.w	sl, [sp, #4]
 802a87a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 802a87e:	4628      	mov	r0, r5
 802a880:	f7ff fd2d 	bl	802a2de <__cvt>
 802a884:	4680      	mov	r8, r0
 802a886:	e648      	b.n	802a51a <_printf_float+0x112>

0802a888 <_printf_common>:
 802a888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802a88c:	4691      	mov	r9, r2
 802a88e:	461f      	mov	r7, r3
 802a890:	688a      	ldr	r2, [r1, #8]
 802a892:	690b      	ldr	r3, [r1, #16]
 802a894:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802a898:	4293      	cmp	r3, r2
 802a89a:	bfb8      	it	lt
 802a89c:	4613      	movlt	r3, r2
 802a89e:	f8c9 3000 	str.w	r3, [r9]
 802a8a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 802a8a6:	4606      	mov	r6, r0
 802a8a8:	460c      	mov	r4, r1
 802a8aa:	b112      	cbz	r2, 802a8b2 <_printf_common+0x2a>
 802a8ac:	3301      	adds	r3, #1
 802a8ae:	f8c9 3000 	str.w	r3, [r9]
 802a8b2:	6823      	ldr	r3, [r4, #0]
 802a8b4:	0699      	lsls	r1, r3, #26
 802a8b6:	bf42      	ittt	mi
 802a8b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 802a8bc:	3302      	addmi	r3, #2
 802a8be:	f8c9 3000 	strmi.w	r3, [r9]
 802a8c2:	6825      	ldr	r5, [r4, #0]
 802a8c4:	f015 0506 	ands.w	r5, r5, #6
 802a8c8:	d107      	bne.n	802a8da <_printf_common+0x52>
 802a8ca:	f104 0a19 	add.w	sl, r4, #25
 802a8ce:	68e3      	ldr	r3, [r4, #12]
 802a8d0:	f8d9 2000 	ldr.w	r2, [r9]
 802a8d4:	1a9b      	subs	r3, r3, r2
 802a8d6:	42ab      	cmp	r3, r5
 802a8d8:	dc28      	bgt.n	802a92c <_printf_common+0xa4>
 802a8da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 802a8de:	6822      	ldr	r2, [r4, #0]
 802a8e0:	3300      	adds	r3, #0
 802a8e2:	bf18      	it	ne
 802a8e4:	2301      	movne	r3, #1
 802a8e6:	0692      	lsls	r2, r2, #26
 802a8e8:	d42d      	bmi.n	802a946 <_printf_common+0xbe>
 802a8ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 802a8ee:	4639      	mov	r1, r7
 802a8f0:	4630      	mov	r0, r6
 802a8f2:	47c0      	blx	r8
 802a8f4:	3001      	adds	r0, #1
 802a8f6:	d020      	beq.n	802a93a <_printf_common+0xb2>
 802a8f8:	6823      	ldr	r3, [r4, #0]
 802a8fa:	68e5      	ldr	r5, [r4, #12]
 802a8fc:	f8d9 2000 	ldr.w	r2, [r9]
 802a900:	f003 0306 	and.w	r3, r3, #6
 802a904:	2b04      	cmp	r3, #4
 802a906:	bf08      	it	eq
 802a908:	1aad      	subeq	r5, r5, r2
 802a90a:	68a3      	ldr	r3, [r4, #8]
 802a90c:	6922      	ldr	r2, [r4, #16]
 802a90e:	bf0c      	ite	eq
 802a910:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802a914:	2500      	movne	r5, #0
 802a916:	4293      	cmp	r3, r2
 802a918:	bfc4      	itt	gt
 802a91a:	1a9b      	subgt	r3, r3, r2
 802a91c:	18ed      	addgt	r5, r5, r3
 802a91e:	f04f 0900 	mov.w	r9, #0
 802a922:	341a      	adds	r4, #26
 802a924:	454d      	cmp	r5, r9
 802a926:	d11a      	bne.n	802a95e <_printf_common+0xd6>
 802a928:	2000      	movs	r0, #0
 802a92a:	e008      	b.n	802a93e <_printf_common+0xb6>
 802a92c:	2301      	movs	r3, #1
 802a92e:	4652      	mov	r2, sl
 802a930:	4639      	mov	r1, r7
 802a932:	4630      	mov	r0, r6
 802a934:	47c0      	blx	r8
 802a936:	3001      	adds	r0, #1
 802a938:	d103      	bne.n	802a942 <_printf_common+0xba>
 802a93a:	f04f 30ff 	mov.w	r0, #4294967295
 802a93e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802a942:	3501      	adds	r5, #1
 802a944:	e7c3      	b.n	802a8ce <_printf_common+0x46>
 802a946:	18e1      	adds	r1, r4, r3
 802a948:	1c5a      	adds	r2, r3, #1
 802a94a:	2030      	movs	r0, #48	; 0x30
 802a94c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 802a950:	4422      	add	r2, r4
 802a952:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 802a956:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 802a95a:	3302      	adds	r3, #2
 802a95c:	e7c5      	b.n	802a8ea <_printf_common+0x62>
 802a95e:	2301      	movs	r3, #1
 802a960:	4622      	mov	r2, r4
 802a962:	4639      	mov	r1, r7
 802a964:	4630      	mov	r0, r6
 802a966:	47c0      	blx	r8
 802a968:	3001      	adds	r0, #1
 802a96a:	d0e6      	beq.n	802a93a <_printf_common+0xb2>
 802a96c:	f109 0901 	add.w	r9, r9, #1
 802a970:	e7d8      	b.n	802a924 <_printf_common+0x9c>
	...

0802a974 <_printf_i>:
 802a974:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 802a978:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 802a97c:	460c      	mov	r4, r1
 802a97e:	7e09      	ldrb	r1, [r1, #24]
 802a980:	b085      	sub	sp, #20
 802a982:	296e      	cmp	r1, #110	; 0x6e
 802a984:	4617      	mov	r7, r2
 802a986:	4606      	mov	r6, r0
 802a988:	4698      	mov	r8, r3
 802a98a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 802a98c:	f000 80b3 	beq.w	802aaf6 <_printf_i+0x182>
 802a990:	d822      	bhi.n	802a9d8 <_printf_i+0x64>
 802a992:	2963      	cmp	r1, #99	; 0x63
 802a994:	d036      	beq.n	802aa04 <_printf_i+0x90>
 802a996:	d80a      	bhi.n	802a9ae <_printf_i+0x3a>
 802a998:	2900      	cmp	r1, #0
 802a99a:	f000 80b9 	beq.w	802ab10 <_printf_i+0x19c>
 802a99e:	2958      	cmp	r1, #88	; 0x58
 802a9a0:	f000 8083 	beq.w	802aaaa <_printf_i+0x136>
 802a9a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802a9a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 802a9ac:	e032      	b.n	802aa14 <_printf_i+0xa0>
 802a9ae:	2964      	cmp	r1, #100	; 0x64
 802a9b0:	d001      	beq.n	802a9b6 <_printf_i+0x42>
 802a9b2:	2969      	cmp	r1, #105	; 0x69
 802a9b4:	d1f6      	bne.n	802a9a4 <_printf_i+0x30>
 802a9b6:	6820      	ldr	r0, [r4, #0]
 802a9b8:	6813      	ldr	r3, [r2, #0]
 802a9ba:	0605      	lsls	r5, r0, #24
 802a9bc:	f103 0104 	add.w	r1, r3, #4
 802a9c0:	d52a      	bpl.n	802aa18 <_printf_i+0xa4>
 802a9c2:	681b      	ldr	r3, [r3, #0]
 802a9c4:	6011      	str	r1, [r2, #0]
 802a9c6:	2b00      	cmp	r3, #0
 802a9c8:	da03      	bge.n	802a9d2 <_printf_i+0x5e>
 802a9ca:	222d      	movs	r2, #45	; 0x2d
 802a9cc:	425b      	negs	r3, r3
 802a9ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 802a9d2:	486f      	ldr	r0, [pc, #444]	; (802ab90 <_printf_i+0x21c>)
 802a9d4:	220a      	movs	r2, #10
 802a9d6:	e039      	b.n	802aa4c <_printf_i+0xd8>
 802a9d8:	2973      	cmp	r1, #115	; 0x73
 802a9da:	f000 809d 	beq.w	802ab18 <_printf_i+0x1a4>
 802a9de:	d808      	bhi.n	802a9f2 <_printf_i+0x7e>
 802a9e0:	296f      	cmp	r1, #111	; 0x6f
 802a9e2:	d020      	beq.n	802aa26 <_printf_i+0xb2>
 802a9e4:	2970      	cmp	r1, #112	; 0x70
 802a9e6:	d1dd      	bne.n	802a9a4 <_printf_i+0x30>
 802a9e8:	6823      	ldr	r3, [r4, #0]
 802a9ea:	f043 0320 	orr.w	r3, r3, #32
 802a9ee:	6023      	str	r3, [r4, #0]
 802a9f0:	e003      	b.n	802a9fa <_printf_i+0x86>
 802a9f2:	2975      	cmp	r1, #117	; 0x75
 802a9f4:	d017      	beq.n	802aa26 <_printf_i+0xb2>
 802a9f6:	2978      	cmp	r1, #120	; 0x78
 802a9f8:	d1d4      	bne.n	802a9a4 <_printf_i+0x30>
 802a9fa:	2378      	movs	r3, #120	; 0x78
 802a9fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 802aa00:	4864      	ldr	r0, [pc, #400]	; (802ab94 <_printf_i+0x220>)
 802aa02:	e055      	b.n	802aab0 <_printf_i+0x13c>
 802aa04:	6813      	ldr	r3, [r2, #0]
 802aa06:	1d19      	adds	r1, r3, #4
 802aa08:	681b      	ldr	r3, [r3, #0]
 802aa0a:	6011      	str	r1, [r2, #0]
 802aa0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802aa10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802aa14:	2301      	movs	r3, #1
 802aa16:	e08c      	b.n	802ab32 <_printf_i+0x1be>
 802aa18:	681b      	ldr	r3, [r3, #0]
 802aa1a:	6011      	str	r1, [r2, #0]
 802aa1c:	f010 0f40 	tst.w	r0, #64	; 0x40
 802aa20:	bf18      	it	ne
 802aa22:	b21b      	sxthne	r3, r3
 802aa24:	e7cf      	b.n	802a9c6 <_printf_i+0x52>
 802aa26:	6813      	ldr	r3, [r2, #0]
 802aa28:	6825      	ldr	r5, [r4, #0]
 802aa2a:	1d18      	adds	r0, r3, #4
 802aa2c:	6010      	str	r0, [r2, #0]
 802aa2e:	0628      	lsls	r0, r5, #24
 802aa30:	d501      	bpl.n	802aa36 <_printf_i+0xc2>
 802aa32:	681b      	ldr	r3, [r3, #0]
 802aa34:	e002      	b.n	802aa3c <_printf_i+0xc8>
 802aa36:	0668      	lsls	r0, r5, #25
 802aa38:	d5fb      	bpl.n	802aa32 <_printf_i+0xbe>
 802aa3a:	881b      	ldrh	r3, [r3, #0]
 802aa3c:	4854      	ldr	r0, [pc, #336]	; (802ab90 <_printf_i+0x21c>)
 802aa3e:	296f      	cmp	r1, #111	; 0x6f
 802aa40:	bf14      	ite	ne
 802aa42:	220a      	movne	r2, #10
 802aa44:	2208      	moveq	r2, #8
 802aa46:	2100      	movs	r1, #0
 802aa48:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 802aa4c:	6865      	ldr	r5, [r4, #4]
 802aa4e:	60a5      	str	r5, [r4, #8]
 802aa50:	2d00      	cmp	r5, #0
 802aa52:	f2c0 8095 	blt.w	802ab80 <_printf_i+0x20c>
 802aa56:	6821      	ldr	r1, [r4, #0]
 802aa58:	f021 0104 	bic.w	r1, r1, #4
 802aa5c:	6021      	str	r1, [r4, #0]
 802aa5e:	2b00      	cmp	r3, #0
 802aa60:	d13d      	bne.n	802aade <_printf_i+0x16a>
 802aa62:	2d00      	cmp	r5, #0
 802aa64:	f040 808e 	bne.w	802ab84 <_printf_i+0x210>
 802aa68:	4665      	mov	r5, ip
 802aa6a:	2a08      	cmp	r2, #8
 802aa6c:	d10b      	bne.n	802aa86 <_printf_i+0x112>
 802aa6e:	6823      	ldr	r3, [r4, #0]
 802aa70:	07db      	lsls	r3, r3, #31
 802aa72:	d508      	bpl.n	802aa86 <_printf_i+0x112>
 802aa74:	6923      	ldr	r3, [r4, #16]
 802aa76:	6862      	ldr	r2, [r4, #4]
 802aa78:	429a      	cmp	r2, r3
 802aa7a:	bfde      	ittt	le
 802aa7c:	2330      	movle	r3, #48	; 0x30
 802aa7e:	f805 3c01 	strble.w	r3, [r5, #-1]
 802aa82:	f105 35ff 	addle.w	r5, r5, #4294967295
 802aa86:	ebac 0305 	sub.w	r3, ip, r5
 802aa8a:	6123      	str	r3, [r4, #16]
 802aa8c:	f8cd 8000 	str.w	r8, [sp]
 802aa90:	463b      	mov	r3, r7
 802aa92:	aa03      	add	r2, sp, #12
 802aa94:	4621      	mov	r1, r4
 802aa96:	4630      	mov	r0, r6
 802aa98:	f7ff fef6 	bl	802a888 <_printf_common>
 802aa9c:	3001      	adds	r0, #1
 802aa9e:	d14d      	bne.n	802ab3c <_printf_i+0x1c8>
 802aaa0:	f04f 30ff 	mov.w	r0, #4294967295
 802aaa4:	b005      	add	sp, #20
 802aaa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802aaaa:	4839      	ldr	r0, [pc, #228]	; (802ab90 <_printf_i+0x21c>)
 802aaac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 802aab0:	6813      	ldr	r3, [r2, #0]
 802aab2:	6821      	ldr	r1, [r4, #0]
 802aab4:	1d1d      	adds	r5, r3, #4
 802aab6:	681b      	ldr	r3, [r3, #0]
 802aab8:	6015      	str	r5, [r2, #0]
 802aaba:	060a      	lsls	r2, r1, #24
 802aabc:	d50b      	bpl.n	802aad6 <_printf_i+0x162>
 802aabe:	07ca      	lsls	r2, r1, #31
 802aac0:	bf44      	itt	mi
 802aac2:	f041 0120 	orrmi.w	r1, r1, #32
 802aac6:	6021      	strmi	r1, [r4, #0]
 802aac8:	b91b      	cbnz	r3, 802aad2 <_printf_i+0x15e>
 802aaca:	6822      	ldr	r2, [r4, #0]
 802aacc:	f022 0220 	bic.w	r2, r2, #32
 802aad0:	6022      	str	r2, [r4, #0]
 802aad2:	2210      	movs	r2, #16
 802aad4:	e7b7      	b.n	802aa46 <_printf_i+0xd2>
 802aad6:	064d      	lsls	r5, r1, #25
 802aad8:	bf48      	it	mi
 802aada:	b29b      	uxthmi	r3, r3
 802aadc:	e7ef      	b.n	802aabe <_printf_i+0x14a>
 802aade:	4665      	mov	r5, ip
 802aae0:	fbb3 f1f2 	udiv	r1, r3, r2
 802aae4:	fb02 3311 	mls	r3, r2, r1, r3
 802aae8:	5cc3      	ldrb	r3, [r0, r3]
 802aaea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 802aaee:	460b      	mov	r3, r1
 802aaf0:	2900      	cmp	r1, #0
 802aaf2:	d1f5      	bne.n	802aae0 <_printf_i+0x16c>
 802aaf4:	e7b9      	b.n	802aa6a <_printf_i+0xf6>
 802aaf6:	6813      	ldr	r3, [r2, #0]
 802aaf8:	6825      	ldr	r5, [r4, #0]
 802aafa:	6961      	ldr	r1, [r4, #20]
 802aafc:	1d18      	adds	r0, r3, #4
 802aafe:	6010      	str	r0, [r2, #0]
 802ab00:	0628      	lsls	r0, r5, #24
 802ab02:	681b      	ldr	r3, [r3, #0]
 802ab04:	d501      	bpl.n	802ab0a <_printf_i+0x196>
 802ab06:	6019      	str	r1, [r3, #0]
 802ab08:	e002      	b.n	802ab10 <_printf_i+0x19c>
 802ab0a:	066a      	lsls	r2, r5, #25
 802ab0c:	d5fb      	bpl.n	802ab06 <_printf_i+0x192>
 802ab0e:	8019      	strh	r1, [r3, #0]
 802ab10:	2300      	movs	r3, #0
 802ab12:	6123      	str	r3, [r4, #16]
 802ab14:	4665      	mov	r5, ip
 802ab16:	e7b9      	b.n	802aa8c <_printf_i+0x118>
 802ab18:	6813      	ldr	r3, [r2, #0]
 802ab1a:	1d19      	adds	r1, r3, #4
 802ab1c:	6011      	str	r1, [r2, #0]
 802ab1e:	681d      	ldr	r5, [r3, #0]
 802ab20:	6862      	ldr	r2, [r4, #4]
 802ab22:	2100      	movs	r1, #0
 802ab24:	4628      	mov	r0, r5
 802ab26:	f7f5 fa93 	bl	8020050 <memchr>
 802ab2a:	b108      	cbz	r0, 802ab30 <_printf_i+0x1bc>
 802ab2c:	1b40      	subs	r0, r0, r5
 802ab2e:	6060      	str	r0, [r4, #4]
 802ab30:	6863      	ldr	r3, [r4, #4]
 802ab32:	6123      	str	r3, [r4, #16]
 802ab34:	2300      	movs	r3, #0
 802ab36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 802ab3a:	e7a7      	b.n	802aa8c <_printf_i+0x118>
 802ab3c:	6923      	ldr	r3, [r4, #16]
 802ab3e:	462a      	mov	r2, r5
 802ab40:	4639      	mov	r1, r7
 802ab42:	4630      	mov	r0, r6
 802ab44:	47c0      	blx	r8
 802ab46:	3001      	adds	r0, #1
 802ab48:	d0aa      	beq.n	802aaa0 <_printf_i+0x12c>
 802ab4a:	6823      	ldr	r3, [r4, #0]
 802ab4c:	079b      	lsls	r3, r3, #30
 802ab4e:	d413      	bmi.n	802ab78 <_printf_i+0x204>
 802ab50:	68e0      	ldr	r0, [r4, #12]
 802ab52:	9b03      	ldr	r3, [sp, #12]
 802ab54:	4298      	cmp	r0, r3
 802ab56:	bfb8      	it	lt
 802ab58:	4618      	movlt	r0, r3
 802ab5a:	e7a3      	b.n	802aaa4 <_printf_i+0x130>
 802ab5c:	2301      	movs	r3, #1
 802ab5e:	464a      	mov	r2, r9
 802ab60:	4639      	mov	r1, r7
 802ab62:	4630      	mov	r0, r6
 802ab64:	47c0      	blx	r8
 802ab66:	3001      	adds	r0, #1
 802ab68:	d09a      	beq.n	802aaa0 <_printf_i+0x12c>
 802ab6a:	3501      	adds	r5, #1
 802ab6c:	68e3      	ldr	r3, [r4, #12]
 802ab6e:	9a03      	ldr	r2, [sp, #12]
 802ab70:	1a9b      	subs	r3, r3, r2
 802ab72:	42ab      	cmp	r3, r5
 802ab74:	dcf2      	bgt.n	802ab5c <_printf_i+0x1e8>
 802ab76:	e7eb      	b.n	802ab50 <_printf_i+0x1dc>
 802ab78:	2500      	movs	r5, #0
 802ab7a:	f104 0919 	add.w	r9, r4, #25
 802ab7e:	e7f5      	b.n	802ab6c <_printf_i+0x1f8>
 802ab80:	2b00      	cmp	r3, #0
 802ab82:	d1ac      	bne.n	802aade <_printf_i+0x16a>
 802ab84:	7803      	ldrb	r3, [r0, #0]
 802ab86:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 802ab8a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 802ab8e:	e76c      	b.n	802aa6a <_printf_i+0xf6>
 802ab90:	0802caf6 	.word	0x0802caf6
 802ab94:	0802cb07 	.word	0x0802cb07

0802ab98 <iprintf>:
 802ab98:	b40f      	push	{r0, r1, r2, r3}
 802ab9a:	4b0a      	ldr	r3, [pc, #40]	; (802abc4 <iprintf+0x2c>)
 802ab9c:	b513      	push	{r0, r1, r4, lr}
 802ab9e:	681c      	ldr	r4, [r3, #0]
 802aba0:	b124      	cbz	r4, 802abac <iprintf+0x14>
 802aba2:	69a3      	ldr	r3, [r4, #24]
 802aba4:	b913      	cbnz	r3, 802abac <iprintf+0x14>
 802aba6:	4620      	mov	r0, r4
 802aba8:	f001 f866 	bl	802bc78 <__sinit>
 802abac:	ab05      	add	r3, sp, #20
 802abae:	9a04      	ldr	r2, [sp, #16]
 802abb0:	68a1      	ldr	r1, [r4, #8]
 802abb2:	9301      	str	r3, [sp, #4]
 802abb4:	4620      	mov	r0, r4
 802abb6:	f001 fd1f 	bl	802c5f8 <_vfiprintf_r>
 802abba:	b002      	add	sp, #8
 802abbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802abc0:	b004      	add	sp, #16
 802abc2:	4770      	bx	lr
 802abc4:	20000010 	.word	0x20000010

0802abc8 <_puts_r>:
 802abc8:	b570      	push	{r4, r5, r6, lr}
 802abca:	460e      	mov	r6, r1
 802abcc:	4605      	mov	r5, r0
 802abce:	b118      	cbz	r0, 802abd8 <_puts_r+0x10>
 802abd0:	6983      	ldr	r3, [r0, #24]
 802abd2:	b90b      	cbnz	r3, 802abd8 <_puts_r+0x10>
 802abd4:	f001 f850 	bl	802bc78 <__sinit>
 802abd8:	69ab      	ldr	r3, [r5, #24]
 802abda:	68ac      	ldr	r4, [r5, #8]
 802abdc:	b913      	cbnz	r3, 802abe4 <_puts_r+0x1c>
 802abde:	4628      	mov	r0, r5
 802abe0:	f001 f84a 	bl	802bc78 <__sinit>
 802abe4:	4b23      	ldr	r3, [pc, #140]	; (802ac74 <_puts_r+0xac>)
 802abe6:	429c      	cmp	r4, r3
 802abe8:	d117      	bne.n	802ac1a <_puts_r+0x52>
 802abea:	686c      	ldr	r4, [r5, #4]
 802abec:	89a3      	ldrh	r3, [r4, #12]
 802abee:	071b      	lsls	r3, r3, #28
 802abf0:	d51d      	bpl.n	802ac2e <_puts_r+0x66>
 802abf2:	6923      	ldr	r3, [r4, #16]
 802abf4:	b1db      	cbz	r3, 802ac2e <_puts_r+0x66>
 802abf6:	3e01      	subs	r6, #1
 802abf8:	68a3      	ldr	r3, [r4, #8]
 802abfa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 802abfe:	3b01      	subs	r3, #1
 802ac00:	60a3      	str	r3, [r4, #8]
 802ac02:	b9e9      	cbnz	r1, 802ac40 <_puts_r+0x78>
 802ac04:	2b00      	cmp	r3, #0
 802ac06:	da2e      	bge.n	802ac66 <_puts_r+0x9e>
 802ac08:	4622      	mov	r2, r4
 802ac0a:	210a      	movs	r1, #10
 802ac0c:	4628      	mov	r0, r5
 802ac0e:	f000 f83f 	bl	802ac90 <__swbuf_r>
 802ac12:	3001      	adds	r0, #1
 802ac14:	d011      	beq.n	802ac3a <_puts_r+0x72>
 802ac16:	200a      	movs	r0, #10
 802ac18:	e011      	b.n	802ac3e <_puts_r+0x76>
 802ac1a:	4b17      	ldr	r3, [pc, #92]	; (802ac78 <_puts_r+0xb0>)
 802ac1c:	429c      	cmp	r4, r3
 802ac1e:	d101      	bne.n	802ac24 <_puts_r+0x5c>
 802ac20:	68ac      	ldr	r4, [r5, #8]
 802ac22:	e7e3      	b.n	802abec <_puts_r+0x24>
 802ac24:	4b15      	ldr	r3, [pc, #84]	; (802ac7c <_puts_r+0xb4>)
 802ac26:	429c      	cmp	r4, r3
 802ac28:	bf08      	it	eq
 802ac2a:	68ec      	ldreq	r4, [r5, #12]
 802ac2c:	e7de      	b.n	802abec <_puts_r+0x24>
 802ac2e:	4621      	mov	r1, r4
 802ac30:	4628      	mov	r0, r5
 802ac32:	f000 f87f 	bl	802ad34 <__swsetup_r>
 802ac36:	2800      	cmp	r0, #0
 802ac38:	d0dd      	beq.n	802abf6 <_puts_r+0x2e>
 802ac3a:	f04f 30ff 	mov.w	r0, #4294967295
 802ac3e:	bd70      	pop	{r4, r5, r6, pc}
 802ac40:	2b00      	cmp	r3, #0
 802ac42:	da04      	bge.n	802ac4e <_puts_r+0x86>
 802ac44:	69a2      	ldr	r2, [r4, #24]
 802ac46:	429a      	cmp	r2, r3
 802ac48:	dc06      	bgt.n	802ac58 <_puts_r+0x90>
 802ac4a:	290a      	cmp	r1, #10
 802ac4c:	d004      	beq.n	802ac58 <_puts_r+0x90>
 802ac4e:	6823      	ldr	r3, [r4, #0]
 802ac50:	1c5a      	adds	r2, r3, #1
 802ac52:	6022      	str	r2, [r4, #0]
 802ac54:	7019      	strb	r1, [r3, #0]
 802ac56:	e7cf      	b.n	802abf8 <_puts_r+0x30>
 802ac58:	4622      	mov	r2, r4
 802ac5a:	4628      	mov	r0, r5
 802ac5c:	f000 f818 	bl	802ac90 <__swbuf_r>
 802ac60:	3001      	adds	r0, #1
 802ac62:	d1c9      	bne.n	802abf8 <_puts_r+0x30>
 802ac64:	e7e9      	b.n	802ac3a <_puts_r+0x72>
 802ac66:	6823      	ldr	r3, [r4, #0]
 802ac68:	200a      	movs	r0, #10
 802ac6a:	1c5a      	adds	r2, r3, #1
 802ac6c:	6022      	str	r2, [r4, #0]
 802ac6e:	7018      	strb	r0, [r3, #0]
 802ac70:	e7e5      	b.n	802ac3e <_puts_r+0x76>
 802ac72:	bf00      	nop
 802ac74:	0802cb48 	.word	0x0802cb48
 802ac78:	0802cb68 	.word	0x0802cb68
 802ac7c:	0802cb28 	.word	0x0802cb28

0802ac80 <puts>:
 802ac80:	4b02      	ldr	r3, [pc, #8]	; (802ac8c <puts+0xc>)
 802ac82:	4601      	mov	r1, r0
 802ac84:	6818      	ldr	r0, [r3, #0]
 802ac86:	f7ff bf9f 	b.w	802abc8 <_puts_r>
 802ac8a:	bf00      	nop
 802ac8c:	20000010 	.word	0x20000010

0802ac90 <__swbuf_r>:
 802ac90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802ac92:	460e      	mov	r6, r1
 802ac94:	4614      	mov	r4, r2
 802ac96:	4605      	mov	r5, r0
 802ac98:	b118      	cbz	r0, 802aca2 <__swbuf_r+0x12>
 802ac9a:	6983      	ldr	r3, [r0, #24]
 802ac9c:	b90b      	cbnz	r3, 802aca2 <__swbuf_r+0x12>
 802ac9e:	f000 ffeb 	bl	802bc78 <__sinit>
 802aca2:	4b21      	ldr	r3, [pc, #132]	; (802ad28 <__swbuf_r+0x98>)
 802aca4:	429c      	cmp	r4, r3
 802aca6:	d12a      	bne.n	802acfe <__swbuf_r+0x6e>
 802aca8:	686c      	ldr	r4, [r5, #4]
 802acaa:	69a3      	ldr	r3, [r4, #24]
 802acac:	60a3      	str	r3, [r4, #8]
 802acae:	89a3      	ldrh	r3, [r4, #12]
 802acb0:	071a      	lsls	r2, r3, #28
 802acb2:	d52e      	bpl.n	802ad12 <__swbuf_r+0x82>
 802acb4:	6923      	ldr	r3, [r4, #16]
 802acb6:	b363      	cbz	r3, 802ad12 <__swbuf_r+0x82>
 802acb8:	6923      	ldr	r3, [r4, #16]
 802acba:	6820      	ldr	r0, [r4, #0]
 802acbc:	1ac0      	subs	r0, r0, r3
 802acbe:	6963      	ldr	r3, [r4, #20]
 802acc0:	b2f6      	uxtb	r6, r6
 802acc2:	4283      	cmp	r3, r0
 802acc4:	4637      	mov	r7, r6
 802acc6:	dc04      	bgt.n	802acd2 <__swbuf_r+0x42>
 802acc8:	4621      	mov	r1, r4
 802acca:	4628      	mov	r0, r5
 802accc:	f000 ff6a 	bl	802bba4 <_fflush_r>
 802acd0:	bb28      	cbnz	r0, 802ad1e <__swbuf_r+0x8e>
 802acd2:	68a3      	ldr	r3, [r4, #8]
 802acd4:	3b01      	subs	r3, #1
 802acd6:	60a3      	str	r3, [r4, #8]
 802acd8:	6823      	ldr	r3, [r4, #0]
 802acda:	1c5a      	adds	r2, r3, #1
 802acdc:	6022      	str	r2, [r4, #0]
 802acde:	701e      	strb	r6, [r3, #0]
 802ace0:	6963      	ldr	r3, [r4, #20]
 802ace2:	3001      	adds	r0, #1
 802ace4:	4283      	cmp	r3, r0
 802ace6:	d004      	beq.n	802acf2 <__swbuf_r+0x62>
 802ace8:	89a3      	ldrh	r3, [r4, #12]
 802acea:	07db      	lsls	r3, r3, #31
 802acec:	d519      	bpl.n	802ad22 <__swbuf_r+0x92>
 802acee:	2e0a      	cmp	r6, #10
 802acf0:	d117      	bne.n	802ad22 <__swbuf_r+0x92>
 802acf2:	4621      	mov	r1, r4
 802acf4:	4628      	mov	r0, r5
 802acf6:	f000 ff55 	bl	802bba4 <_fflush_r>
 802acfa:	b190      	cbz	r0, 802ad22 <__swbuf_r+0x92>
 802acfc:	e00f      	b.n	802ad1e <__swbuf_r+0x8e>
 802acfe:	4b0b      	ldr	r3, [pc, #44]	; (802ad2c <__swbuf_r+0x9c>)
 802ad00:	429c      	cmp	r4, r3
 802ad02:	d101      	bne.n	802ad08 <__swbuf_r+0x78>
 802ad04:	68ac      	ldr	r4, [r5, #8]
 802ad06:	e7d0      	b.n	802acaa <__swbuf_r+0x1a>
 802ad08:	4b09      	ldr	r3, [pc, #36]	; (802ad30 <__swbuf_r+0xa0>)
 802ad0a:	429c      	cmp	r4, r3
 802ad0c:	bf08      	it	eq
 802ad0e:	68ec      	ldreq	r4, [r5, #12]
 802ad10:	e7cb      	b.n	802acaa <__swbuf_r+0x1a>
 802ad12:	4621      	mov	r1, r4
 802ad14:	4628      	mov	r0, r5
 802ad16:	f000 f80d 	bl	802ad34 <__swsetup_r>
 802ad1a:	2800      	cmp	r0, #0
 802ad1c:	d0cc      	beq.n	802acb8 <__swbuf_r+0x28>
 802ad1e:	f04f 37ff 	mov.w	r7, #4294967295
 802ad22:	4638      	mov	r0, r7
 802ad24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802ad26:	bf00      	nop
 802ad28:	0802cb48 	.word	0x0802cb48
 802ad2c:	0802cb68 	.word	0x0802cb68
 802ad30:	0802cb28 	.word	0x0802cb28

0802ad34 <__swsetup_r>:
 802ad34:	4b32      	ldr	r3, [pc, #200]	; (802ae00 <__swsetup_r+0xcc>)
 802ad36:	b570      	push	{r4, r5, r6, lr}
 802ad38:	681d      	ldr	r5, [r3, #0]
 802ad3a:	4606      	mov	r6, r0
 802ad3c:	460c      	mov	r4, r1
 802ad3e:	b125      	cbz	r5, 802ad4a <__swsetup_r+0x16>
 802ad40:	69ab      	ldr	r3, [r5, #24]
 802ad42:	b913      	cbnz	r3, 802ad4a <__swsetup_r+0x16>
 802ad44:	4628      	mov	r0, r5
 802ad46:	f000 ff97 	bl	802bc78 <__sinit>
 802ad4a:	4b2e      	ldr	r3, [pc, #184]	; (802ae04 <__swsetup_r+0xd0>)
 802ad4c:	429c      	cmp	r4, r3
 802ad4e:	d10f      	bne.n	802ad70 <__swsetup_r+0x3c>
 802ad50:	686c      	ldr	r4, [r5, #4]
 802ad52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802ad56:	b29a      	uxth	r2, r3
 802ad58:	0715      	lsls	r5, r2, #28
 802ad5a:	d42c      	bmi.n	802adb6 <__swsetup_r+0x82>
 802ad5c:	06d0      	lsls	r0, r2, #27
 802ad5e:	d411      	bmi.n	802ad84 <__swsetup_r+0x50>
 802ad60:	2209      	movs	r2, #9
 802ad62:	6032      	str	r2, [r6, #0]
 802ad64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802ad68:	81a3      	strh	r3, [r4, #12]
 802ad6a:	f04f 30ff 	mov.w	r0, #4294967295
 802ad6e:	e03e      	b.n	802adee <__swsetup_r+0xba>
 802ad70:	4b25      	ldr	r3, [pc, #148]	; (802ae08 <__swsetup_r+0xd4>)
 802ad72:	429c      	cmp	r4, r3
 802ad74:	d101      	bne.n	802ad7a <__swsetup_r+0x46>
 802ad76:	68ac      	ldr	r4, [r5, #8]
 802ad78:	e7eb      	b.n	802ad52 <__swsetup_r+0x1e>
 802ad7a:	4b24      	ldr	r3, [pc, #144]	; (802ae0c <__swsetup_r+0xd8>)
 802ad7c:	429c      	cmp	r4, r3
 802ad7e:	bf08      	it	eq
 802ad80:	68ec      	ldreq	r4, [r5, #12]
 802ad82:	e7e6      	b.n	802ad52 <__swsetup_r+0x1e>
 802ad84:	0751      	lsls	r1, r2, #29
 802ad86:	d512      	bpl.n	802adae <__swsetup_r+0x7a>
 802ad88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802ad8a:	b141      	cbz	r1, 802ad9e <__swsetup_r+0x6a>
 802ad8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802ad90:	4299      	cmp	r1, r3
 802ad92:	d002      	beq.n	802ad9a <__swsetup_r+0x66>
 802ad94:	4630      	mov	r0, r6
 802ad96:	f001 fb5d 	bl	802c454 <_free_r>
 802ad9a:	2300      	movs	r3, #0
 802ad9c:	6363      	str	r3, [r4, #52]	; 0x34
 802ad9e:	89a3      	ldrh	r3, [r4, #12]
 802ada0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 802ada4:	81a3      	strh	r3, [r4, #12]
 802ada6:	2300      	movs	r3, #0
 802ada8:	6063      	str	r3, [r4, #4]
 802adaa:	6923      	ldr	r3, [r4, #16]
 802adac:	6023      	str	r3, [r4, #0]
 802adae:	89a3      	ldrh	r3, [r4, #12]
 802adb0:	f043 0308 	orr.w	r3, r3, #8
 802adb4:	81a3      	strh	r3, [r4, #12]
 802adb6:	6923      	ldr	r3, [r4, #16]
 802adb8:	b94b      	cbnz	r3, 802adce <__swsetup_r+0x9a>
 802adba:	89a3      	ldrh	r3, [r4, #12]
 802adbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 802adc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 802adc4:	d003      	beq.n	802adce <__swsetup_r+0x9a>
 802adc6:	4621      	mov	r1, r4
 802adc8:	4630      	mov	r0, r6
 802adca:	f001 f811 	bl	802bdf0 <__smakebuf_r>
 802adce:	89a2      	ldrh	r2, [r4, #12]
 802add0:	f012 0301 	ands.w	r3, r2, #1
 802add4:	d00c      	beq.n	802adf0 <__swsetup_r+0xbc>
 802add6:	2300      	movs	r3, #0
 802add8:	60a3      	str	r3, [r4, #8]
 802adda:	6963      	ldr	r3, [r4, #20]
 802addc:	425b      	negs	r3, r3
 802adde:	61a3      	str	r3, [r4, #24]
 802ade0:	6923      	ldr	r3, [r4, #16]
 802ade2:	b953      	cbnz	r3, 802adfa <__swsetup_r+0xc6>
 802ade4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802ade8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 802adec:	d1ba      	bne.n	802ad64 <__swsetup_r+0x30>
 802adee:	bd70      	pop	{r4, r5, r6, pc}
 802adf0:	0792      	lsls	r2, r2, #30
 802adf2:	bf58      	it	pl
 802adf4:	6963      	ldrpl	r3, [r4, #20]
 802adf6:	60a3      	str	r3, [r4, #8]
 802adf8:	e7f2      	b.n	802ade0 <__swsetup_r+0xac>
 802adfa:	2000      	movs	r0, #0
 802adfc:	e7f7      	b.n	802adee <__swsetup_r+0xba>
 802adfe:	bf00      	nop
 802ae00:	20000010 	.word	0x20000010
 802ae04:	0802cb48 	.word	0x0802cb48
 802ae08:	0802cb68 	.word	0x0802cb68
 802ae0c:	0802cb28 	.word	0x0802cb28

0802ae10 <quorem>:
 802ae10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802ae14:	6903      	ldr	r3, [r0, #16]
 802ae16:	690c      	ldr	r4, [r1, #16]
 802ae18:	42a3      	cmp	r3, r4
 802ae1a:	4680      	mov	r8, r0
 802ae1c:	f2c0 8082 	blt.w	802af24 <quorem+0x114>
 802ae20:	3c01      	subs	r4, #1
 802ae22:	f101 0714 	add.w	r7, r1, #20
 802ae26:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 802ae2a:	f100 0614 	add.w	r6, r0, #20
 802ae2e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 802ae32:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 802ae36:	eb06 030c 	add.w	r3, r6, ip
 802ae3a:	3501      	adds	r5, #1
 802ae3c:	eb07 090c 	add.w	r9, r7, ip
 802ae40:	9301      	str	r3, [sp, #4]
 802ae42:	fbb0 f5f5 	udiv	r5, r0, r5
 802ae46:	b395      	cbz	r5, 802aeae <quorem+0x9e>
 802ae48:	f04f 0a00 	mov.w	sl, #0
 802ae4c:	4638      	mov	r0, r7
 802ae4e:	46b6      	mov	lr, r6
 802ae50:	46d3      	mov	fp, sl
 802ae52:	f850 2b04 	ldr.w	r2, [r0], #4
 802ae56:	b293      	uxth	r3, r2
 802ae58:	fb05 a303 	mla	r3, r5, r3, sl
 802ae5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802ae60:	b29b      	uxth	r3, r3
 802ae62:	ebab 0303 	sub.w	r3, fp, r3
 802ae66:	0c12      	lsrs	r2, r2, #16
 802ae68:	f8de b000 	ldr.w	fp, [lr]
 802ae6c:	fb05 a202 	mla	r2, r5, r2, sl
 802ae70:	fa13 f38b 	uxtah	r3, r3, fp
 802ae74:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 802ae78:	fa1f fb82 	uxth.w	fp, r2
 802ae7c:	f8de 2000 	ldr.w	r2, [lr]
 802ae80:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 802ae84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 802ae88:	b29b      	uxth	r3, r3
 802ae8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802ae8e:	4581      	cmp	r9, r0
 802ae90:	ea4f 4b22 	mov.w	fp, r2, asr #16
 802ae94:	f84e 3b04 	str.w	r3, [lr], #4
 802ae98:	d2db      	bcs.n	802ae52 <quorem+0x42>
 802ae9a:	f856 300c 	ldr.w	r3, [r6, ip]
 802ae9e:	b933      	cbnz	r3, 802aeae <quorem+0x9e>
 802aea0:	9b01      	ldr	r3, [sp, #4]
 802aea2:	3b04      	subs	r3, #4
 802aea4:	429e      	cmp	r6, r3
 802aea6:	461a      	mov	r2, r3
 802aea8:	d330      	bcc.n	802af0c <quorem+0xfc>
 802aeaa:	f8c8 4010 	str.w	r4, [r8, #16]
 802aeae:	4640      	mov	r0, r8
 802aeb0:	f001 f9fc 	bl	802c2ac <__mcmp>
 802aeb4:	2800      	cmp	r0, #0
 802aeb6:	db25      	blt.n	802af04 <quorem+0xf4>
 802aeb8:	3501      	adds	r5, #1
 802aeba:	4630      	mov	r0, r6
 802aebc:	f04f 0c00 	mov.w	ip, #0
 802aec0:	f857 2b04 	ldr.w	r2, [r7], #4
 802aec4:	f8d0 e000 	ldr.w	lr, [r0]
 802aec8:	b293      	uxth	r3, r2
 802aeca:	ebac 0303 	sub.w	r3, ip, r3
 802aece:	0c12      	lsrs	r2, r2, #16
 802aed0:	fa13 f38e 	uxtah	r3, r3, lr
 802aed4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 802aed8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 802aedc:	b29b      	uxth	r3, r3
 802aede:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802aee2:	45b9      	cmp	r9, r7
 802aee4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 802aee8:	f840 3b04 	str.w	r3, [r0], #4
 802aeec:	d2e8      	bcs.n	802aec0 <quorem+0xb0>
 802aeee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 802aef2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 802aef6:	b92a      	cbnz	r2, 802af04 <quorem+0xf4>
 802aef8:	3b04      	subs	r3, #4
 802aefa:	429e      	cmp	r6, r3
 802aefc:	461a      	mov	r2, r3
 802aefe:	d30b      	bcc.n	802af18 <quorem+0x108>
 802af00:	f8c8 4010 	str.w	r4, [r8, #16]
 802af04:	4628      	mov	r0, r5
 802af06:	b003      	add	sp, #12
 802af08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802af0c:	6812      	ldr	r2, [r2, #0]
 802af0e:	3b04      	subs	r3, #4
 802af10:	2a00      	cmp	r2, #0
 802af12:	d1ca      	bne.n	802aeaa <quorem+0x9a>
 802af14:	3c01      	subs	r4, #1
 802af16:	e7c5      	b.n	802aea4 <quorem+0x94>
 802af18:	6812      	ldr	r2, [r2, #0]
 802af1a:	3b04      	subs	r3, #4
 802af1c:	2a00      	cmp	r2, #0
 802af1e:	d1ef      	bne.n	802af00 <quorem+0xf0>
 802af20:	3c01      	subs	r4, #1
 802af22:	e7ea      	b.n	802aefa <quorem+0xea>
 802af24:	2000      	movs	r0, #0
 802af26:	e7ee      	b.n	802af06 <quorem+0xf6>

0802af28 <_dtoa_r>:
 802af28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802af2c:	ec57 6b10 	vmov	r6, r7, d0
 802af30:	b097      	sub	sp, #92	; 0x5c
 802af32:	6a45      	ldr	r5, [r0, #36]	; 0x24
 802af34:	9106      	str	r1, [sp, #24]
 802af36:	4604      	mov	r4, r0
 802af38:	920b      	str	r2, [sp, #44]	; 0x2c
 802af3a:	9312      	str	r3, [sp, #72]	; 0x48
 802af3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 802af40:	e9cd 6700 	strd	r6, r7, [sp]
 802af44:	b93d      	cbnz	r5, 802af56 <_dtoa_r+0x2e>
 802af46:	2010      	movs	r0, #16
 802af48:	f000 ff92 	bl	802be70 <malloc>
 802af4c:	6260      	str	r0, [r4, #36]	; 0x24
 802af4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 802af52:	6005      	str	r5, [r0, #0]
 802af54:	60c5      	str	r5, [r0, #12]
 802af56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802af58:	6819      	ldr	r1, [r3, #0]
 802af5a:	b151      	cbz	r1, 802af72 <_dtoa_r+0x4a>
 802af5c:	685a      	ldr	r2, [r3, #4]
 802af5e:	604a      	str	r2, [r1, #4]
 802af60:	2301      	movs	r3, #1
 802af62:	4093      	lsls	r3, r2
 802af64:	608b      	str	r3, [r1, #8]
 802af66:	4620      	mov	r0, r4
 802af68:	f000 ffbe 	bl	802bee8 <_Bfree>
 802af6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802af6e:	2200      	movs	r2, #0
 802af70:	601a      	str	r2, [r3, #0]
 802af72:	1e3b      	subs	r3, r7, #0
 802af74:	bfbb      	ittet	lt
 802af76:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 802af7a:	9301      	strlt	r3, [sp, #4]
 802af7c:	2300      	movge	r3, #0
 802af7e:	2201      	movlt	r2, #1
 802af80:	bfac      	ite	ge
 802af82:	f8c8 3000 	strge.w	r3, [r8]
 802af86:	f8c8 2000 	strlt.w	r2, [r8]
 802af8a:	4baf      	ldr	r3, [pc, #700]	; (802b248 <_dtoa_r+0x320>)
 802af8c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 802af90:	ea33 0308 	bics.w	r3, r3, r8
 802af94:	d114      	bne.n	802afc0 <_dtoa_r+0x98>
 802af96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802af98:	f242 730f 	movw	r3, #9999	; 0x270f
 802af9c:	6013      	str	r3, [r2, #0]
 802af9e:	9b00      	ldr	r3, [sp, #0]
 802afa0:	b923      	cbnz	r3, 802afac <_dtoa_r+0x84>
 802afa2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 802afa6:	2800      	cmp	r0, #0
 802afa8:	f000 8542 	beq.w	802ba30 <_dtoa_r+0xb08>
 802afac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802afae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 802b25c <_dtoa_r+0x334>
 802afb2:	2b00      	cmp	r3, #0
 802afb4:	f000 8544 	beq.w	802ba40 <_dtoa_r+0xb18>
 802afb8:	f10b 0303 	add.w	r3, fp, #3
 802afbc:	f000 bd3e 	b.w	802ba3c <_dtoa_r+0xb14>
 802afc0:	e9dd 6700 	ldrd	r6, r7, [sp]
 802afc4:	2200      	movs	r2, #0
 802afc6:	2300      	movs	r3, #0
 802afc8:	4630      	mov	r0, r6
 802afca:	4639      	mov	r1, r7
 802afcc:	f7f5 fcb4 	bl	8020938 <__aeabi_dcmpeq>
 802afd0:	4681      	mov	r9, r0
 802afd2:	b168      	cbz	r0, 802aff0 <_dtoa_r+0xc8>
 802afd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802afd6:	2301      	movs	r3, #1
 802afd8:	6013      	str	r3, [r2, #0]
 802afda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802afdc:	2b00      	cmp	r3, #0
 802afde:	f000 8524 	beq.w	802ba2a <_dtoa_r+0xb02>
 802afe2:	4b9a      	ldr	r3, [pc, #616]	; (802b24c <_dtoa_r+0x324>)
 802afe4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 802afe6:	f103 3bff 	add.w	fp, r3, #4294967295
 802afea:	6013      	str	r3, [r2, #0]
 802afec:	f000 bd28 	b.w	802ba40 <_dtoa_r+0xb18>
 802aff0:	aa14      	add	r2, sp, #80	; 0x50
 802aff2:	a915      	add	r1, sp, #84	; 0x54
 802aff4:	ec47 6b10 	vmov	d0, r6, r7
 802aff8:	4620      	mov	r0, r4
 802affa:	f001 f9ce 	bl	802c39a <__d2b>
 802affe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 802b002:	9004      	str	r0, [sp, #16]
 802b004:	2d00      	cmp	r5, #0
 802b006:	d07c      	beq.n	802b102 <_dtoa_r+0x1da>
 802b008:	f3c7 0313 	ubfx	r3, r7, #0, #20
 802b00c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 802b010:	46b2      	mov	sl, r6
 802b012:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 802b016:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 802b01a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 802b01e:	2200      	movs	r2, #0
 802b020:	4b8b      	ldr	r3, [pc, #556]	; (802b250 <_dtoa_r+0x328>)
 802b022:	4650      	mov	r0, sl
 802b024:	4659      	mov	r1, fp
 802b026:	f7f5 f867 	bl	80200f8 <__aeabi_dsub>
 802b02a:	a381      	add	r3, pc, #516	; (adr r3, 802b230 <_dtoa_r+0x308>)
 802b02c:	e9d3 2300 	ldrd	r2, r3, [r3]
 802b030:	f7f5 fa1a 	bl	8020468 <__aeabi_dmul>
 802b034:	a380      	add	r3, pc, #512	; (adr r3, 802b238 <_dtoa_r+0x310>)
 802b036:	e9d3 2300 	ldrd	r2, r3, [r3]
 802b03a:	f7f5 f85f 	bl	80200fc <__adddf3>
 802b03e:	4606      	mov	r6, r0
 802b040:	4628      	mov	r0, r5
 802b042:	460f      	mov	r7, r1
 802b044:	f7f5 f9a6 	bl	8020394 <__aeabi_i2d>
 802b048:	a37d      	add	r3, pc, #500	; (adr r3, 802b240 <_dtoa_r+0x318>)
 802b04a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802b04e:	f7f5 fa0b 	bl	8020468 <__aeabi_dmul>
 802b052:	4602      	mov	r2, r0
 802b054:	460b      	mov	r3, r1
 802b056:	4630      	mov	r0, r6
 802b058:	4639      	mov	r1, r7
 802b05a:	f7f5 f84f 	bl	80200fc <__adddf3>
 802b05e:	4606      	mov	r6, r0
 802b060:	460f      	mov	r7, r1
 802b062:	f7f5 fcb1 	bl	80209c8 <__aeabi_d2iz>
 802b066:	2200      	movs	r2, #0
 802b068:	4682      	mov	sl, r0
 802b06a:	2300      	movs	r3, #0
 802b06c:	4630      	mov	r0, r6
 802b06e:	4639      	mov	r1, r7
 802b070:	f7f5 fc6c 	bl	802094c <__aeabi_dcmplt>
 802b074:	b148      	cbz	r0, 802b08a <_dtoa_r+0x162>
 802b076:	4650      	mov	r0, sl
 802b078:	f7f5 f98c 	bl	8020394 <__aeabi_i2d>
 802b07c:	4632      	mov	r2, r6
 802b07e:	463b      	mov	r3, r7
 802b080:	f7f5 fc5a 	bl	8020938 <__aeabi_dcmpeq>
 802b084:	b908      	cbnz	r0, 802b08a <_dtoa_r+0x162>
 802b086:	f10a 3aff 	add.w	sl, sl, #4294967295
 802b08a:	f1ba 0f16 	cmp.w	sl, #22
 802b08e:	d859      	bhi.n	802b144 <_dtoa_r+0x21c>
 802b090:	4970      	ldr	r1, [pc, #448]	; (802b254 <_dtoa_r+0x32c>)
 802b092:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 802b096:	e9dd 2300 	ldrd	r2, r3, [sp]
 802b09a:	e9d1 0100 	ldrd	r0, r1, [r1]
 802b09e:	f7f5 fc73 	bl	8020988 <__aeabi_dcmpgt>
 802b0a2:	2800      	cmp	r0, #0
 802b0a4:	d050      	beq.n	802b148 <_dtoa_r+0x220>
 802b0a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 802b0aa:	2300      	movs	r3, #0
 802b0ac:	930f      	str	r3, [sp, #60]	; 0x3c
 802b0ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 802b0b0:	1b5d      	subs	r5, r3, r5
 802b0b2:	f1b5 0801 	subs.w	r8, r5, #1
 802b0b6:	bf49      	itett	mi
 802b0b8:	f1c5 0301 	rsbmi	r3, r5, #1
 802b0bc:	2300      	movpl	r3, #0
 802b0be:	9305      	strmi	r3, [sp, #20]
 802b0c0:	f04f 0800 	movmi.w	r8, #0
 802b0c4:	bf58      	it	pl
 802b0c6:	9305      	strpl	r3, [sp, #20]
 802b0c8:	f1ba 0f00 	cmp.w	sl, #0
 802b0cc:	db3e      	blt.n	802b14c <_dtoa_r+0x224>
 802b0ce:	2300      	movs	r3, #0
 802b0d0:	44d0      	add	r8, sl
 802b0d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 802b0d6:	9307      	str	r3, [sp, #28]
 802b0d8:	9b06      	ldr	r3, [sp, #24]
 802b0da:	2b09      	cmp	r3, #9
 802b0dc:	f200 8090 	bhi.w	802b200 <_dtoa_r+0x2d8>
 802b0e0:	2b05      	cmp	r3, #5
 802b0e2:	bfc4      	itt	gt
 802b0e4:	3b04      	subgt	r3, #4
 802b0e6:	9306      	strgt	r3, [sp, #24]
 802b0e8:	9b06      	ldr	r3, [sp, #24]
 802b0ea:	f1a3 0302 	sub.w	r3, r3, #2
 802b0ee:	bfcc      	ite	gt
 802b0f0:	2500      	movgt	r5, #0
 802b0f2:	2501      	movle	r5, #1
 802b0f4:	2b03      	cmp	r3, #3
 802b0f6:	f200 808f 	bhi.w	802b218 <_dtoa_r+0x2f0>
 802b0fa:	e8df f003 	tbb	[pc, r3]
 802b0fe:	7f7d      	.short	0x7f7d
 802b100:	7131      	.short	0x7131
 802b102:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 802b106:	441d      	add	r5, r3
 802b108:	f205 4032 	addw	r0, r5, #1074	; 0x432
 802b10c:	2820      	cmp	r0, #32
 802b10e:	dd13      	ble.n	802b138 <_dtoa_r+0x210>
 802b110:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 802b114:	9b00      	ldr	r3, [sp, #0]
 802b116:	fa08 f800 	lsl.w	r8, r8, r0
 802b11a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 802b11e:	fa23 f000 	lsr.w	r0, r3, r0
 802b122:	ea48 0000 	orr.w	r0, r8, r0
 802b126:	f7f5 f925 	bl	8020374 <__aeabi_ui2d>
 802b12a:	2301      	movs	r3, #1
 802b12c:	4682      	mov	sl, r0
 802b12e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 802b132:	3d01      	subs	r5, #1
 802b134:	9313      	str	r3, [sp, #76]	; 0x4c
 802b136:	e772      	b.n	802b01e <_dtoa_r+0xf6>
 802b138:	9b00      	ldr	r3, [sp, #0]
 802b13a:	f1c0 0020 	rsb	r0, r0, #32
 802b13e:	fa03 f000 	lsl.w	r0, r3, r0
 802b142:	e7f0      	b.n	802b126 <_dtoa_r+0x1fe>
 802b144:	2301      	movs	r3, #1
 802b146:	e7b1      	b.n	802b0ac <_dtoa_r+0x184>
 802b148:	900f      	str	r0, [sp, #60]	; 0x3c
 802b14a:	e7b0      	b.n	802b0ae <_dtoa_r+0x186>
 802b14c:	9b05      	ldr	r3, [sp, #20]
 802b14e:	eba3 030a 	sub.w	r3, r3, sl
 802b152:	9305      	str	r3, [sp, #20]
 802b154:	f1ca 0300 	rsb	r3, sl, #0
 802b158:	9307      	str	r3, [sp, #28]
 802b15a:	2300      	movs	r3, #0
 802b15c:	930e      	str	r3, [sp, #56]	; 0x38
 802b15e:	e7bb      	b.n	802b0d8 <_dtoa_r+0x1b0>
 802b160:	2301      	movs	r3, #1
 802b162:	930a      	str	r3, [sp, #40]	; 0x28
 802b164:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802b166:	2b00      	cmp	r3, #0
 802b168:	dd59      	ble.n	802b21e <_dtoa_r+0x2f6>
 802b16a:	9302      	str	r3, [sp, #8]
 802b16c:	4699      	mov	r9, r3
 802b16e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 802b170:	2200      	movs	r2, #0
 802b172:	6072      	str	r2, [r6, #4]
 802b174:	2204      	movs	r2, #4
 802b176:	f102 0014 	add.w	r0, r2, #20
 802b17a:	4298      	cmp	r0, r3
 802b17c:	6871      	ldr	r1, [r6, #4]
 802b17e:	d953      	bls.n	802b228 <_dtoa_r+0x300>
 802b180:	4620      	mov	r0, r4
 802b182:	f000 fe7d 	bl	802be80 <_Balloc>
 802b186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802b188:	6030      	str	r0, [r6, #0]
 802b18a:	f1b9 0f0e 	cmp.w	r9, #14
 802b18e:	f8d3 b000 	ldr.w	fp, [r3]
 802b192:	f200 80e6 	bhi.w	802b362 <_dtoa_r+0x43a>
 802b196:	2d00      	cmp	r5, #0
 802b198:	f000 80e3 	beq.w	802b362 <_dtoa_r+0x43a>
 802b19c:	ed9d 7b00 	vldr	d7, [sp]
 802b1a0:	f1ba 0f00 	cmp.w	sl, #0
 802b1a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 802b1a8:	dd74      	ble.n	802b294 <_dtoa_r+0x36c>
 802b1aa:	4a2a      	ldr	r2, [pc, #168]	; (802b254 <_dtoa_r+0x32c>)
 802b1ac:	f00a 030f 	and.w	r3, sl, #15
 802b1b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 802b1b4:	ed93 7b00 	vldr	d7, [r3]
 802b1b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 802b1bc:	06f0      	lsls	r0, r6, #27
 802b1be:	ed8d 7b08 	vstr	d7, [sp, #32]
 802b1c2:	d565      	bpl.n	802b290 <_dtoa_r+0x368>
 802b1c4:	4b24      	ldr	r3, [pc, #144]	; (802b258 <_dtoa_r+0x330>)
 802b1c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 802b1ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 802b1ce:	f7f5 fa75 	bl	80206bc <__aeabi_ddiv>
 802b1d2:	e9cd 0100 	strd	r0, r1, [sp]
 802b1d6:	f006 060f 	and.w	r6, r6, #15
 802b1da:	2503      	movs	r5, #3
 802b1dc:	4f1e      	ldr	r7, [pc, #120]	; (802b258 <_dtoa_r+0x330>)
 802b1de:	e04c      	b.n	802b27a <_dtoa_r+0x352>
 802b1e0:	2301      	movs	r3, #1
 802b1e2:	930a      	str	r3, [sp, #40]	; 0x28
 802b1e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802b1e6:	4453      	add	r3, sl
 802b1e8:	f103 0901 	add.w	r9, r3, #1
 802b1ec:	9302      	str	r3, [sp, #8]
 802b1ee:	464b      	mov	r3, r9
 802b1f0:	2b01      	cmp	r3, #1
 802b1f2:	bfb8      	it	lt
 802b1f4:	2301      	movlt	r3, #1
 802b1f6:	e7ba      	b.n	802b16e <_dtoa_r+0x246>
 802b1f8:	2300      	movs	r3, #0
 802b1fa:	e7b2      	b.n	802b162 <_dtoa_r+0x23a>
 802b1fc:	2300      	movs	r3, #0
 802b1fe:	e7f0      	b.n	802b1e2 <_dtoa_r+0x2ba>
 802b200:	2501      	movs	r5, #1
 802b202:	2300      	movs	r3, #0
 802b204:	9306      	str	r3, [sp, #24]
 802b206:	950a      	str	r5, [sp, #40]	; 0x28
 802b208:	f04f 33ff 	mov.w	r3, #4294967295
 802b20c:	9302      	str	r3, [sp, #8]
 802b20e:	4699      	mov	r9, r3
 802b210:	2200      	movs	r2, #0
 802b212:	2312      	movs	r3, #18
 802b214:	920b      	str	r2, [sp, #44]	; 0x2c
 802b216:	e7aa      	b.n	802b16e <_dtoa_r+0x246>
 802b218:	2301      	movs	r3, #1
 802b21a:	930a      	str	r3, [sp, #40]	; 0x28
 802b21c:	e7f4      	b.n	802b208 <_dtoa_r+0x2e0>
 802b21e:	2301      	movs	r3, #1
 802b220:	9302      	str	r3, [sp, #8]
 802b222:	4699      	mov	r9, r3
 802b224:	461a      	mov	r2, r3
 802b226:	e7f5      	b.n	802b214 <_dtoa_r+0x2ec>
 802b228:	3101      	adds	r1, #1
 802b22a:	6071      	str	r1, [r6, #4]
 802b22c:	0052      	lsls	r2, r2, #1
 802b22e:	e7a2      	b.n	802b176 <_dtoa_r+0x24e>
 802b230:	636f4361 	.word	0x636f4361
 802b234:	3fd287a7 	.word	0x3fd287a7
 802b238:	8b60c8b3 	.word	0x8b60c8b3
 802b23c:	3fc68a28 	.word	0x3fc68a28
 802b240:	509f79fb 	.word	0x509f79fb
 802b244:	3fd34413 	.word	0x3fd34413
 802b248:	7ff00000 	.word	0x7ff00000
 802b24c:	0802caf5 	.word	0x0802caf5
 802b250:	3ff80000 	.word	0x3ff80000
 802b254:	0802cbb0 	.word	0x0802cbb0
 802b258:	0802cb88 	.word	0x0802cb88
 802b25c:	0802cb21 	.word	0x0802cb21
 802b260:	07f1      	lsls	r1, r6, #31
 802b262:	d508      	bpl.n	802b276 <_dtoa_r+0x34e>
 802b264:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 802b268:	e9d7 2300 	ldrd	r2, r3, [r7]
 802b26c:	f7f5 f8fc 	bl	8020468 <__aeabi_dmul>
 802b270:	e9cd 0108 	strd	r0, r1, [sp, #32]
 802b274:	3501      	adds	r5, #1
 802b276:	1076      	asrs	r6, r6, #1
 802b278:	3708      	adds	r7, #8
 802b27a:	2e00      	cmp	r6, #0
 802b27c:	d1f0      	bne.n	802b260 <_dtoa_r+0x338>
 802b27e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 802b282:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b286:	f7f5 fa19 	bl	80206bc <__aeabi_ddiv>
 802b28a:	e9cd 0100 	strd	r0, r1, [sp]
 802b28e:	e01a      	b.n	802b2c6 <_dtoa_r+0x39e>
 802b290:	2502      	movs	r5, #2
 802b292:	e7a3      	b.n	802b1dc <_dtoa_r+0x2b4>
 802b294:	f000 80a0 	beq.w	802b3d8 <_dtoa_r+0x4b0>
 802b298:	f1ca 0600 	rsb	r6, sl, #0
 802b29c:	4b9f      	ldr	r3, [pc, #636]	; (802b51c <_dtoa_r+0x5f4>)
 802b29e:	4fa0      	ldr	r7, [pc, #640]	; (802b520 <_dtoa_r+0x5f8>)
 802b2a0:	f006 020f 	and.w	r2, r6, #15
 802b2a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 802b2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 802b2ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 802b2b0:	f7f5 f8da 	bl	8020468 <__aeabi_dmul>
 802b2b4:	e9cd 0100 	strd	r0, r1, [sp]
 802b2b8:	1136      	asrs	r6, r6, #4
 802b2ba:	2300      	movs	r3, #0
 802b2bc:	2502      	movs	r5, #2
 802b2be:	2e00      	cmp	r6, #0
 802b2c0:	d17f      	bne.n	802b3c2 <_dtoa_r+0x49a>
 802b2c2:	2b00      	cmp	r3, #0
 802b2c4:	d1e1      	bne.n	802b28a <_dtoa_r+0x362>
 802b2c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802b2c8:	2b00      	cmp	r3, #0
 802b2ca:	f000 8087 	beq.w	802b3dc <_dtoa_r+0x4b4>
 802b2ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 802b2d2:	2200      	movs	r2, #0
 802b2d4:	4b93      	ldr	r3, [pc, #588]	; (802b524 <_dtoa_r+0x5fc>)
 802b2d6:	4630      	mov	r0, r6
 802b2d8:	4639      	mov	r1, r7
 802b2da:	f7f5 fb37 	bl	802094c <__aeabi_dcmplt>
 802b2de:	2800      	cmp	r0, #0
 802b2e0:	d07c      	beq.n	802b3dc <_dtoa_r+0x4b4>
 802b2e2:	f1b9 0f00 	cmp.w	r9, #0
 802b2e6:	d079      	beq.n	802b3dc <_dtoa_r+0x4b4>
 802b2e8:	9b02      	ldr	r3, [sp, #8]
 802b2ea:	2b00      	cmp	r3, #0
 802b2ec:	dd35      	ble.n	802b35a <_dtoa_r+0x432>
 802b2ee:	f10a 33ff 	add.w	r3, sl, #4294967295
 802b2f2:	9308      	str	r3, [sp, #32]
 802b2f4:	4639      	mov	r1, r7
 802b2f6:	2200      	movs	r2, #0
 802b2f8:	4b8b      	ldr	r3, [pc, #556]	; (802b528 <_dtoa_r+0x600>)
 802b2fa:	4630      	mov	r0, r6
 802b2fc:	f7f5 f8b4 	bl	8020468 <__aeabi_dmul>
 802b300:	e9cd 0100 	strd	r0, r1, [sp]
 802b304:	9f02      	ldr	r7, [sp, #8]
 802b306:	3501      	adds	r5, #1
 802b308:	4628      	mov	r0, r5
 802b30a:	f7f5 f843 	bl	8020394 <__aeabi_i2d>
 802b30e:	e9dd 2300 	ldrd	r2, r3, [sp]
 802b312:	f7f5 f8a9 	bl	8020468 <__aeabi_dmul>
 802b316:	2200      	movs	r2, #0
 802b318:	4b84      	ldr	r3, [pc, #528]	; (802b52c <_dtoa_r+0x604>)
 802b31a:	f7f4 feef 	bl	80200fc <__adddf3>
 802b31e:	4605      	mov	r5, r0
 802b320:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 802b324:	2f00      	cmp	r7, #0
 802b326:	d15d      	bne.n	802b3e4 <_dtoa_r+0x4bc>
 802b328:	2200      	movs	r2, #0
 802b32a:	4b81      	ldr	r3, [pc, #516]	; (802b530 <_dtoa_r+0x608>)
 802b32c:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b330:	f7f4 fee2 	bl	80200f8 <__aeabi_dsub>
 802b334:	462a      	mov	r2, r5
 802b336:	4633      	mov	r3, r6
 802b338:	e9cd 0100 	strd	r0, r1, [sp]
 802b33c:	f7f5 fb24 	bl	8020988 <__aeabi_dcmpgt>
 802b340:	2800      	cmp	r0, #0
 802b342:	f040 8288 	bne.w	802b856 <_dtoa_r+0x92e>
 802b346:	462a      	mov	r2, r5
 802b348:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 802b34c:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b350:	f7f5 fafc 	bl	802094c <__aeabi_dcmplt>
 802b354:	2800      	cmp	r0, #0
 802b356:	f040 827c 	bne.w	802b852 <_dtoa_r+0x92a>
 802b35a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 802b35e:	e9cd 2300 	strd	r2, r3, [sp]
 802b362:	9b15      	ldr	r3, [sp, #84]	; 0x54
 802b364:	2b00      	cmp	r3, #0
 802b366:	f2c0 8150 	blt.w	802b60a <_dtoa_r+0x6e2>
 802b36a:	f1ba 0f0e 	cmp.w	sl, #14
 802b36e:	f300 814c 	bgt.w	802b60a <_dtoa_r+0x6e2>
 802b372:	4b6a      	ldr	r3, [pc, #424]	; (802b51c <_dtoa_r+0x5f4>)
 802b374:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 802b378:	ed93 7b00 	vldr	d7, [r3]
 802b37c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802b37e:	2b00      	cmp	r3, #0
 802b380:	ed8d 7b02 	vstr	d7, [sp, #8]
 802b384:	f280 80d8 	bge.w	802b538 <_dtoa_r+0x610>
 802b388:	f1b9 0f00 	cmp.w	r9, #0
 802b38c:	f300 80d4 	bgt.w	802b538 <_dtoa_r+0x610>
 802b390:	f040 825e 	bne.w	802b850 <_dtoa_r+0x928>
 802b394:	2200      	movs	r2, #0
 802b396:	4b66      	ldr	r3, [pc, #408]	; (802b530 <_dtoa_r+0x608>)
 802b398:	ec51 0b17 	vmov	r0, r1, d7
 802b39c:	f7f5 f864 	bl	8020468 <__aeabi_dmul>
 802b3a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 802b3a4:	f7f5 fae6 	bl	8020974 <__aeabi_dcmpge>
 802b3a8:	464f      	mov	r7, r9
 802b3aa:	464e      	mov	r6, r9
 802b3ac:	2800      	cmp	r0, #0
 802b3ae:	f040 8234 	bne.w	802b81a <_dtoa_r+0x8f2>
 802b3b2:	2331      	movs	r3, #49	; 0x31
 802b3b4:	f10b 0501 	add.w	r5, fp, #1
 802b3b8:	f88b 3000 	strb.w	r3, [fp]
 802b3bc:	f10a 0a01 	add.w	sl, sl, #1
 802b3c0:	e22f      	b.n	802b822 <_dtoa_r+0x8fa>
 802b3c2:	07f2      	lsls	r2, r6, #31
 802b3c4:	d505      	bpl.n	802b3d2 <_dtoa_r+0x4aa>
 802b3c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 802b3ca:	f7f5 f84d 	bl	8020468 <__aeabi_dmul>
 802b3ce:	3501      	adds	r5, #1
 802b3d0:	2301      	movs	r3, #1
 802b3d2:	1076      	asrs	r6, r6, #1
 802b3d4:	3708      	adds	r7, #8
 802b3d6:	e772      	b.n	802b2be <_dtoa_r+0x396>
 802b3d8:	2502      	movs	r5, #2
 802b3da:	e774      	b.n	802b2c6 <_dtoa_r+0x39e>
 802b3dc:	f8cd a020 	str.w	sl, [sp, #32]
 802b3e0:	464f      	mov	r7, r9
 802b3e2:	e791      	b.n	802b308 <_dtoa_r+0x3e0>
 802b3e4:	4b4d      	ldr	r3, [pc, #308]	; (802b51c <_dtoa_r+0x5f4>)
 802b3e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 802b3ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 802b3ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802b3f0:	2b00      	cmp	r3, #0
 802b3f2:	d047      	beq.n	802b484 <_dtoa_r+0x55c>
 802b3f4:	4602      	mov	r2, r0
 802b3f6:	460b      	mov	r3, r1
 802b3f8:	2000      	movs	r0, #0
 802b3fa:	494e      	ldr	r1, [pc, #312]	; (802b534 <_dtoa_r+0x60c>)
 802b3fc:	f7f5 f95e 	bl	80206bc <__aeabi_ddiv>
 802b400:	462a      	mov	r2, r5
 802b402:	4633      	mov	r3, r6
 802b404:	f7f4 fe78 	bl	80200f8 <__aeabi_dsub>
 802b408:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 802b40c:	465d      	mov	r5, fp
 802b40e:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b412:	f7f5 fad9 	bl	80209c8 <__aeabi_d2iz>
 802b416:	4606      	mov	r6, r0
 802b418:	f7f4 ffbc 	bl	8020394 <__aeabi_i2d>
 802b41c:	4602      	mov	r2, r0
 802b41e:	460b      	mov	r3, r1
 802b420:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b424:	f7f4 fe68 	bl	80200f8 <__aeabi_dsub>
 802b428:	3630      	adds	r6, #48	; 0x30
 802b42a:	f805 6b01 	strb.w	r6, [r5], #1
 802b42e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 802b432:	e9cd 0100 	strd	r0, r1, [sp]
 802b436:	f7f5 fa89 	bl	802094c <__aeabi_dcmplt>
 802b43a:	2800      	cmp	r0, #0
 802b43c:	d163      	bne.n	802b506 <_dtoa_r+0x5de>
 802b43e:	e9dd 2300 	ldrd	r2, r3, [sp]
 802b442:	2000      	movs	r0, #0
 802b444:	4937      	ldr	r1, [pc, #220]	; (802b524 <_dtoa_r+0x5fc>)
 802b446:	f7f4 fe57 	bl	80200f8 <__aeabi_dsub>
 802b44a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 802b44e:	f7f5 fa7d 	bl	802094c <__aeabi_dcmplt>
 802b452:	2800      	cmp	r0, #0
 802b454:	f040 80b7 	bne.w	802b5c6 <_dtoa_r+0x69e>
 802b458:	eba5 030b 	sub.w	r3, r5, fp
 802b45c:	429f      	cmp	r7, r3
 802b45e:	f77f af7c 	ble.w	802b35a <_dtoa_r+0x432>
 802b462:	2200      	movs	r2, #0
 802b464:	4b30      	ldr	r3, [pc, #192]	; (802b528 <_dtoa_r+0x600>)
 802b466:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 802b46a:	f7f4 fffd 	bl	8020468 <__aeabi_dmul>
 802b46e:	2200      	movs	r2, #0
 802b470:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 802b474:	4b2c      	ldr	r3, [pc, #176]	; (802b528 <_dtoa_r+0x600>)
 802b476:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b47a:	f7f4 fff5 	bl	8020468 <__aeabi_dmul>
 802b47e:	e9cd 0100 	strd	r0, r1, [sp]
 802b482:	e7c4      	b.n	802b40e <_dtoa_r+0x4e6>
 802b484:	462a      	mov	r2, r5
 802b486:	4633      	mov	r3, r6
 802b488:	f7f4 ffee 	bl	8020468 <__aeabi_dmul>
 802b48c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 802b490:	eb0b 0507 	add.w	r5, fp, r7
 802b494:	465e      	mov	r6, fp
 802b496:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b49a:	f7f5 fa95 	bl	80209c8 <__aeabi_d2iz>
 802b49e:	4607      	mov	r7, r0
 802b4a0:	f7f4 ff78 	bl	8020394 <__aeabi_i2d>
 802b4a4:	3730      	adds	r7, #48	; 0x30
 802b4a6:	4602      	mov	r2, r0
 802b4a8:	460b      	mov	r3, r1
 802b4aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b4ae:	f7f4 fe23 	bl	80200f8 <__aeabi_dsub>
 802b4b2:	f806 7b01 	strb.w	r7, [r6], #1
 802b4b6:	42ae      	cmp	r6, r5
 802b4b8:	e9cd 0100 	strd	r0, r1, [sp]
 802b4bc:	f04f 0200 	mov.w	r2, #0
 802b4c0:	d126      	bne.n	802b510 <_dtoa_r+0x5e8>
 802b4c2:	4b1c      	ldr	r3, [pc, #112]	; (802b534 <_dtoa_r+0x60c>)
 802b4c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 802b4c8:	f7f4 fe18 	bl	80200fc <__adddf3>
 802b4cc:	4602      	mov	r2, r0
 802b4ce:	460b      	mov	r3, r1
 802b4d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b4d4:	f7f5 fa58 	bl	8020988 <__aeabi_dcmpgt>
 802b4d8:	2800      	cmp	r0, #0
 802b4da:	d174      	bne.n	802b5c6 <_dtoa_r+0x69e>
 802b4dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 802b4e0:	2000      	movs	r0, #0
 802b4e2:	4914      	ldr	r1, [pc, #80]	; (802b534 <_dtoa_r+0x60c>)
 802b4e4:	f7f4 fe08 	bl	80200f8 <__aeabi_dsub>
 802b4e8:	4602      	mov	r2, r0
 802b4ea:	460b      	mov	r3, r1
 802b4ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 802b4f0:	f7f5 fa2c 	bl	802094c <__aeabi_dcmplt>
 802b4f4:	2800      	cmp	r0, #0
 802b4f6:	f43f af30 	beq.w	802b35a <_dtoa_r+0x432>
 802b4fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 802b4fe:	2b30      	cmp	r3, #48	; 0x30
 802b500:	f105 32ff 	add.w	r2, r5, #4294967295
 802b504:	d002      	beq.n	802b50c <_dtoa_r+0x5e4>
 802b506:	f8dd a020 	ldr.w	sl, [sp, #32]
 802b50a:	e04a      	b.n	802b5a2 <_dtoa_r+0x67a>
 802b50c:	4615      	mov	r5, r2
 802b50e:	e7f4      	b.n	802b4fa <_dtoa_r+0x5d2>
 802b510:	4b05      	ldr	r3, [pc, #20]	; (802b528 <_dtoa_r+0x600>)
 802b512:	f7f4 ffa9 	bl	8020468 <__aeabi_dmul>
 802b516:	e9cd 0100 	strd	r0, r1, [sp]
 802b51a:	e7bc      	b.n	802b496 <_dtoa_r+0x56e>
 802b51c:	0802cbb0 	.word	0x0802cbb0
 802b520:	0802cb88 	.word	0x0802cb88
 802b524:	3ff00000 	.word	0x3ff00000
 802b528:	40240000 	.word	0x40240000
 802b52c:	401c0000 	.word	0x401c0000
 802b530:	40140000 	.word	0x40140000
 802b534:	3fe00000 	.word	0x3fe00000
 802b538:	e9dd 6700 	ldrd	r6, r7, [sp]
 802b53c:	465d      	mov	r5, fp
 802b53e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802b542:	4630      	mov	r0, r6
 802b544:	4639      	mov	r1, r7
 802b546:	f7f5 f8b9 	bl	80206bc <__aeabi_ddiv>
 802b54a:	f7f5 fa3d 	bl	80209c8 <__aeabi_d2iz>
 802b54e:	4680      	mov	r8, r0
 802b550:	f7f4 ff20 	bl	8020394 <__aeabi_i2d>
 802b554:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802b558:	f7f4 ff86 	bl	8020468 <__aeabi_dmul>
 802b55c:	4602      	mov	r2, r0
 802b55e:	460b      	mov	r3, r1
 802b560:	4630      	mov	r0, r6
 802b562:	4639      	mov	r1, r7
 802b564:	f108 0630 	add.w	r6, r8, #48	; 0x30
 802b568:	f7f4 fdc6 	bl	80200f8 <__aeabi_dsub>
 802b56c:	f805 6b01 	strb.w	r6, [r5], #1
 802b570:	eba5 060b 	sub.w	r6, r5, fp
 802b574:	45b1      	cmp	r9, r6
 802b576:	4602      	mov	r2, r0
 802b578:	460b      	mov	r3, r1
 802b57a:	d139      	bne.n	802b5f0 <_dtoa_r+0x6c8>
 802b57c:	f7f4 fdbe 	bl	80200fc <__adddf3>
 802b580:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802b584:	4606      	mov	r6, r0
 802b586:	460f      	mov	r7, r1
 802b588:	f7f5 f9fe 	bl	8020988 <__aeabi_dcmpgt>
 802b58c:	b9c8      	cbnz	r0, 802b5c2 <_dtoa_r+0x69a>
 802b58e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802b592:	4630      	mov	r0, r6
 802b594:	4639      	mov	r1, r7
 802b596:	f7f5 f9cf 	bl	8020938 <__aeabi_dcmpeq>
 802b59a:	b110      	cbz	r0, 802b5a2 <_dtoa_r+0x67a>
 802b59c:	f018 0f01 	tst.w	r8, #1
 802b5a0:	d10f      	bne.n	802b5c2 <_dtoa_r+0x69a>
 802b5a2:	9904      	ldr	r1, [sp, #16]
 802b5a4:	4620      	mov	r0, r4
 802b5a6:	f000 fc9f 	bl	802bee8 <_Bfree>
 802b5aa:	2300      	movs	r3, #0
 802b5ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802b5ae:	702b      	strb	r3, [r5, #0]
 802b5b0:	f10a 0301 	add.w	r3, sl, #1
 802b5b4:	6013      	str	r3, [r2, #0]
 802b5b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802b5b8:	2b00      	cmp	r3, #0
 802b5ba:	f000 8241 	beq.w	802ba40 <_dtoa_r+0xb18>
 802b5be:	601d      	str	r5, [r3, #0]
 802b5c0:	e23e      	b.n	802ba40 <_dtoa_r+0xb18>
 802b5c2:	f8cd a020 	str.w	sl, [sp, #32]
 802b5c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 802b5ca:	2a39      	cmp	r2, #57	; 0x39
 802b5cc:	f105 33ff 	add.w	r3, r5, #4294967295
 802b5d0:	d108      	bne.n	802b5e4 <_dtoa_r+0x6bc>
 802b5d2:	459b      	cmp	fp, r3
 802b5d4:	d10a      	bne.n	802b5ec <_dtoa_r+0x6c4>
 802b5d6:	9b08      	ldr	r3, [sp, #32]
 802b5d8:	3301      	adds	r3, #1
 802b5da:	9308      	str	r3, [sp, #32]
 802b5dc:	2330      	movs	r3, #48	; 0x30
 802b5de:	f88b 3000 	strb.w	r3, [fp]
 802b5e2:	465b      	mov	r3, fp
 802b5e4:	781a      	ldrb	r2, [r3, #0]
 802b5e6:	3201      	adds	r2, #1
 802b5e8:	701a      	strb	r2, [r3, #0]
 802b5ea:	e78c      	b.n	802b506 <_dtoa_r+0x5de>
 802b5ec:	461d      	mov	r5, r3
 802b5ee:	e7ea      	b.n	802b5c6 <_dtoa_r+0x69e>
 802b5f0:	2200      	movs	r2, #0
 802b5f2:	4b9b      	ldr	r3, [pc, #620]	; (802b860 <_dtoa_r+0x938>)
 802b5f4:	f7f4 ff38 	bl	8020468 <__aeabi_dmul>
 802b5f8:	2200      	movs	r2, #0
 802b5fa:	2300      	movs	r3, #0
 802b5fc:	4606      	mov	r6, r0
 802b5fe:	460f      	mov	r7, r1
 802b600:	f7f5 f99a 	bl	8020938 <__aeabi_dcmpeq>
 802b604:	2800      	cmp	r0, #0
 802b606:	d09a      	beq.n	802b53e <_dtoa_r+0x616>
 802b608:	e7cb      	b.n	802b5a2 <_dtoa_r+0x67a>
 802b60a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 802b60c:	2a00      	cmp	r2, #0
 802b60e:	f000 808b 	beq.w	802b728 <_dtoa_r+0x800>
 802b612:	9a06      	ldr	r2, [sp, #24]
 802b614:	2a01      	cmp	r2, #1
 802b616:	dc6e      	bgt.n	802b6f6 <_dtoa_r+0x7ce>
 802b618:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 802b61a:	2a00      	cmp	r2, #0
 802b61c:	d067      	beq.n	802b6ee <_dtoa_r+0x7c6>
 802b61e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 802b622:	9f07      	ldr	r7, [sp, #28]
 802b624:	9d05      	ldr	r5, [sp, #20]
 802b626:	9a05      	ldr	r2, [sp, #20]
 802b628:	2101      	movs	r1, #1
 802b62a:	441a      	add	r2, r3
 802b62c:	4620      	mov	r0, r4
 802b62e:	9205      	str	r2, [sp, #20]
 802b630:	4498      	add	r8, r3
 802b632:	f000 fcf9 	bl	802c028 <__i2b>
 802b636:	4606      	mov	r6, r0
 802b638:	2d00      	cmp	r5, #0
 802b63a:	dd0c      	ble.n	802b656 <_dtoa_r+0x72e>
 802b63c:	f1b8 0f00 	cmp.w	r8, #0
 802b640:	dd09      	ble.n	802b656 <_dtoa_r+0x72e>
 802b642:	4545      	cmp	r5, r8
 802b644:	9a05      	ldr	r2, [sp, #20]
 802b646:	462b      	mov	r3, r5
 802b648:	bfa8      	it	ge
 802b64a:	4643      	movge	r3, r8
 802b64c:	1ad2      	subs	r2, r2, r3
 802b64e:	9205      	str	r2, [sp, #20]
 802b650:	1aed      	subs	r5, r5, r3
 802b652:	eba8 0803 	sub.w	r8, r8, r3
 802b656:	9b07      	ldr	r3, [sp, #28]
 802b658:	b1eb      	cbz	r3, 802b696 <_dtoa_r+0x76e>
 802b65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802b65c:	2b00      	cmp	r3, #0
 802b65e:	d067      	beq.n	802b730 <_dtoa_r+0x808>
 802b660:	b18f      	cbz	r7, 802b686 <_dtoa_r+0x75e>
 802b662:	4631      	mov	r1, r6
 802b664:	463a      	mov	r2, r7
 802b666:	4620      	mov	r0, r4
 802b668:	f000 fd7e 	bl	802c168 <__pow5mult>
 802b66c:	9a04      	ldr	r2, [sp, #16]
 802b66e:	4601      	mov	r1, r0
 802b670:	4606      	mov	r6, r0
 802b672:	4620      	mov	r0, r4
 802b674:	f000 fce1 	bl	802c03a <__multiply>
 802b678:	9904      	ldr	r1, [sp, #16]
 802b67a:	9008      	str	r0, [sp, #32]
 802b67c:	4620      	mov	r0, r4
 802b67e:	f000 fc33 	bl	802bee8 <_Bfree>
 802b682:	9b08      	ldr	r3, [sp, #32]
 802b684:	9304      	str	r3, [sp, #16]
 802b686:	9b07      	ldr	r3, [sp, #28]
 802b688:	1bda      	subs	r2, r3, r7
 802b68a:	d004      	beq.n	802b696 <_dtoa_r+0x76e>
 802b68c:	9904      	ldr	r1, [sp, #16]
 802b68e:	4620      	mov	r0, r4
 802b690:	f000 fd6a 	bl	802c168 <__pow5mult>
 802b694:	9004      	str	r0, [sp, #16]
 802b696:	2101      	movs	r1, #1
 802b698:	4620      	mov	r0, r4
 802b69a:	f000 fcc5 	bl	802c028 <__i2b>
 802b69e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802b6a0:	4607      	mov	r7, r0
 802b6a2:	2b00      	cmp	r3, #0
 802b6a4:	f000 81d0 	beq.w	802ba48 <_dtoa_r+0xb20>
 802b6a8:	461a      	mov	r2, r3
 802b6aa:	4601      	mov	r1, r0
 802b6ac:	4620      	mov	r0, r4
 802b6ae:	f000 fd5b 	bl	802c168 <__pow5mult>
 802b6b2:	9b06      	ldr	r3, [sp, #24]
 802b6b4:	2b01      	cmp	r3, #1
 802b6b6:	4607      	mov	r7, r0
 802b6b8:	dc40      	bgt.n	802b73c <_dtoa_r+0x814>
 802b6ba:	9b00      	ldr	r3, [sp, #0]
 802b6bc:	2b00      	cmp	r3, #0
 802b6be:	d139      	bne.n	802b734 <_dtoa_r+0x80c>
 802b6c0:	9b01      	ldr	r3, [sp, #4]
 802b6c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 802b6c6:	2b00      	cmp	r3, #0
 802b6c8:	d136      	bne.n	802b738 <_dtoa_r+0x810>
 802b6ca:	9b01      	ldr	r3, [sp, #4]
 802b6cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 802b6d0:	0d1b      	lsrs	r3, r3, #20
 802b6d2:	051b      	lsls	r3, r3, #20
 802b6d4:	b12b      	cbz	r3, 802b6e2 <_dtoa_r+0x7ba>
 802b6d6:	9b05      	ldr	r3, [sp, #20]
 802b6d8:	3301      	adds	r3, #1
 802b6da:	9305      	str	r3, [sp, #20]
 802b6dc:	f108 0801 	add.w	r8, r8, #1
 802b6e0:	2301      	movs	r3, #1
 802b6e2:	9307      	str	r3, [sp, #28]
 802b6e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802b6e6:	2b00      	cmp	r3, #0
 802b6e8:	d12a      	bne.n	802b740 <_dtoa_r+0x818>
 802b6ea:	2001      	movs	r0, #1
 802b6ec:	e030      	b.n	802b750 <_dtoa_r+0x828>
 802b6ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 802b6f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 802b6f4:	e795      	b.n	802b622 <_dtoa_r+0x6fa>
 802b6f6:	9b07      	ldr	r3, [sp, #28]
 802b6f8:	f109 37ff 	add.w	r7, r9, #4294967295
 802b6fc:	42bb      	cmp	r3, r7
 802b6fe:	bfbf      	itttt	lt
 802b700:	9b07      	ldrlt	r3, [sp, #28]
 802b702:	9707      	strlt	r7, [sp, #28]
 802b704:	1afa      	sublt	r2, r7, r3
 802b706:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 802b708:	bfbb      	ittet	lt
 802b70a:	189b      	addlt	r3, r3, r2
 802b70c:	930e      	strlt	r3, [sp, #56]	; 0x38
 802b70e:	1bdf      	subge	r7, r3, r7
 802b710:	2700      	movlt	r7, #0
 802b712:	f1b9 0f00 	cmp.w	r9, #0
 802b716:	bfb5      	itete	lt
 802b718:	9b05      	ldrlt	r3, [sp, #20]
 802b71a:	9d05      	ldrge	r5, [sp, #20]
 802b71c:	eba3 0509 	sublt.w	r5, r3, r9
 802b720:	464b      	movge	r3, r9
 802b722:	bfb8      	it	lt
 802b724:	2300      	movlt	r3, #0
 802b726:	e77e      	b.n	802b626 <_dtoa_r+0x6fe>
 802b728:	9f07      	ldr	r7, [sp, #28]
 802b72a:	9d05      	ldr	r5, [sp, #20]
 802b72c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 802b72e:	e783      	b.n	802b638 <_dtoa_r+0x710>
 802b730:	9a07      	ldr	r2, [sp, #28]
 802b732:	e7ab      	b.n	802b68c <_dtoa_r+0x764>
 802b734:	2300      	movs	r3, #0
 802b736:	e7d4      	b.n	802b6e2 <_dtoa_r+0x7ba>
 802b738:	9b00      	ldr	r3, [sp, #0]
 802b73a:	e7d2      	b.n	802b6e2 <_dtoa_r+0x7ba>
 802b73c:	2300      	movs	r3, #0
 802b73e:	9307      	str	r3, [sp, #28]
 802b740:	693b      	ldr	r3, [r7, #16]
 802b742:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 802b746:	6918      	ldr	r0, [r3, #16]
 802b748:	f000 fc20 	bl	802bf8c <__hi0bits>
 802b74c:	f1c0 0020 	rsb	r0, r0, #32
 802b750:	4440      	add	r0, r8
 802b752:	f010 001f 	ands.w	r0, r0, #31
 802b756:	d047      	beq.n	802b7e8 <_dtoa_r+0x8c0>
 802b758:	f1c0 0320 	rsb	r3, r0, #32
 802b75c:	2b04      	cmp	r3, #4
 802b75e:	dd3b      	ble.n	802b7d8 <_dtoa_r+0x8b0>
 802b760:	9b05      	ldr	r3, [sp, #20]
 802b762:	f1c0 001c 	rsb	r0, r0, #28
 802b766:	4403      	add	r3, r0
 802b768:	9305      	str	r3, [sp, #20]
 802b76a:	4405      	add	r5, r0
 802b76c:	4480      	add	r8, r0
 802b76e:	9b05      	ldr	r3, [sp, #20]
 802b770:	2b00      	cmp	r3, #0
 802b772:	dd05      	ble.n	802b780 <_dtoa_r+0x858>
 802b774:	461a      	mov	r2, r3
 802b776:	9904      	ldr	r1, [sp, #16]
 802b778:	4620      	mov	r0, r4
 802b77a:	f000 fd43 	bl	802c204 <__lshift>
 802b77e:	9004      	str	r0, [sp, #16]
 802b780:	f1b8 0f00 	cmp.w	r8, #0
 802b784:	dd05      	ble.n	802b792 <_dtoa_r+0x86a>
 802b786:	4639      	mov	r1, r7
 802b788:	4642      	mov	r2, r8
 802b78a:	4620      	mov	r0, r4
 802b78c:	f000 fd3a 	bl	802c204 <__lshift>
 802b790:	4607      	mov	r7, r0
 802b792:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 802b794:	b353      	cbz	r3, 802b7ec <_dtoa_r+0x8c4>
 802b796:	4639      	mov	r1, r7
 802b798:	9804      	ldr	r0, [sp, #16]
 802b79a:	f000 fd87 	bl	802c2ac <__mcmp>
 802b79e:	2800      	cmp	r0, #0
 802b7a0:	da24      	bge.n	802b7ec <_dtoa_r+0x8c4>
 802b7a2:	2300      	movs	r3, #0
 802b7a4:	220a      	movs	r2, #10
 802b7a6:	9904      	ldr	r1, [sp, #16]
 802b7a8:	4620      	mov	r0, r4
 802b7aa:	f000 fbb4 	bl	802bf16 <__multadd>
 802b7ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802b7b0:	9004      	str	r0, [sp, #16]
 802b7b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 802b7b6:	2b00      	cmp	r3, #0
 802b7b8:	f000 814d 	beq.w	802ba56 <_dtoa_r+0xb2e>
 802b7bc:	2300      	movs	r3, #0
 802b7be:	4631      	mov	r1, r6
 802b7c0:	220a      	movs	r2, #10
 802b7c2:	4620      	mov	r0, r4
 802b7c4:	f000 fba7 	bl	802bf16 <__multadd>
 802b7c8:	9b02      	ldr	r3, [sp, #8]
 802b7ca:	2b00      	cmp	r3, #0
 802b7cc:	4606      	mov	r6, r0
 802b7ce:	dc4f      	bgt.n	802b870 <_dtoa_r+0x948>
 802b7d0:	9b06      	ldr	r3, [sp, #24]
 802b7d2:	2b02      	cmp	r3, #2
 802b7d4:	dd4c      	ble.n	802b870 <_dtoa_r+0x948>
 802b7d6:	e011      	b.n	802b7fc <_dtoa_r+0x8d4>
 802b7d8:	d0c9      	beq.n	802b76e <_dtoa_r+0x846>
 802b7da:	9a05      	ldr	r2, [sp, #20]
 802b7dc:	331c      	adds	r3, #28
 802b7de:	441a      	add	r2, r3
 802b7e0:	9205      	str	r2, [sp, #20]
 802b7e2:	441d      	add	r5, r3
 802b7e4:	4498      	add	r8, r3
 802b7e6:	e7c2      	b.n	802b76e <_dtoa_r+0x846>
 802b7e8:	4603      	mov	r3, r0
 802b7ea:	e7f6      	b.n	802b7da <_dtoa_r+0x8b2>
 802b7ec:	f1b9 0f00 	cmp.w	r9, #0
 802b7f0:	dc38      	bgt.n	802b864 <_dtoa_r+0x93c>
 802b7f2:	9b06      	ldr	r3, [sp, #24]
 802b7f4:	2b02      	cmp	r3, #2
 802b7f6:	dd35      	ble.n	802b864 <_dtoa_r+0x93c>
 802b7f8:	f8cd 9008 	str.w	r9, [sp, #8]
 802b7fc:	9b02      	ldr	r3, [sp, #8]
 802b7fe:	b963      	cbnz	r3, 802b81a <_dtoa_r+0x8f2>
 802b800:	4639      	mov	r1, r7
 802b802:	2205      	movs	r2, #5
 802b804:	4620      	mov	r0, r4
 802b806:	f000 fb86 	bl	802bf16 <__multadd>
 802b80a:	4601      	mov	r1, r0
 802b80c:	4607      	mov	r7, r0
 802b80e:	9804      	ldr	r0, [sp, #16]
 802b810:	f000 fd4c 	bl	802c2ac <__mcmp>
 802b814:	2800      	cmp	r0, #0
 802b816:	f73f adcc 	bgt.w	802b3b2 <_dtoa_r+0x48a>
 802b81a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 802b81c:	465d      	mov	r5, fp
 802b81e:	ea6f 0a03 	mvn.w	sl, r3
 802b822:	f04f 0900 	mov.w	r9, #0
 802b826:	4639      	mov	r1, r7
 802b828:	4620      	mov	r0, r4
 802b82a:	f000 fb5d 	bl	802bee8 <_Bfree>
 802b82e:	2e00      	cmp	r6, #0
 802b830:	f43f aeb7 	beq.w	802b5a2 <_dtoa_r+0x67a>
 802b834:	f1b9 0f00 	cmp.w	r9, #0
 802b838:	d005      	beq.n	802b846 <_dtoa_r+0x91e>
 802b83a:	45b1      	cmp	r9, r6
 802b83c:	d003      	beq.n	802b846 <_dtoa_r+0x91e>
 802b83e:	4649      	mov	r1, r9
 802b840:	4620      	mov	r0, r4
 802b842:	f000 fb51 	bl	802bee8 <_Bfree>
 802b846:	4631      	mov	r1, r6
 802b848:	4620      	mov	r0, r4
 802b84a:	f000 fb4d 	bl	802bee8 <_Bfree>
 802b84e:	e6a8      	b.n	802b5a2 <_dtoa_r+0x67a>
 802b850:	2700      	movs	r7, #0
 802b852:	463e      	mov	r6, r7
 802b854:	e7e1      	b.n	802b81a <_dtoa_r+0x8f2>
 802b856:	f8dd a020 	ldr.w	sl, [sp, #32]
 802b85a:	463e      	mov	r6, r7
 802b85c:	e5a9      	b.n	802b3b2 <_dtoa_r+0x48a>
 802b85e:	bf00      	nop
 802b860:	40240000 	.word	0x40240000
 802b864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802b866:	f8cd 9008 	str.w	r9, [sp, #8]
 802b86a:	2b00      	cmp	r3, #0
 802b86c:	f000 80fa 	beq.w	802ba64 <_dtoa_r+0xb3c>
 802b870:	2d00      	cmp	r5, #0
 802b872:	dd05      	ble.n	802b880 <_dtoa_r+0x958>
 802b874:	4631      	mov	r1, r6
 802b876:	462a      	mov	r2, r5
 802b878:	4620      	mov	r0, r4
 802b87a:	f000 fcc3 	bl	802c204 <__lshift>
 802b87e:	4606      	mov	r6, r0
 802b880:	9b07      	ldr	r3, [sp, #28]
 802b882:	2b00      	cmp	r3, #0
 802b884:	d04c      	beq.n	802b920 <_dtoa_r+0x9f8>
 802b886:	6871      	ldr	r1, [r6, #4]
 802b888:	4620      	mov	r0, r4
 802b88a:	f000 faf9 	bl	802be80 <_Balloc>
 802b88e:	6932      	ldr	r2, [r6, #16]
 802b890:	3202      	adds	r2, #2
 802b892:	4605      	mov	r5, r0
 802b894:	0092      	lsls	r2, r2, #2
 802b896:	f106 010c 	add.w	r1, r6, #12
 802b89a:	300c      	adds	r0, #12
 802b89c:	f7fe fd0c 	bl	802a2b8 <memcpy>
 802b8a0:	2201      	movs	r2, #1
 802b8a2:	4629      	mov	r1, r5
 802b8a4:	4620      	mov	r0, r4
 802b8a6:	f000 fcad 	bl	802c204 <__lshift>
 802b8aa:	9b00      	ldr	r3, [sp, #0]
 802b8ac:	f8cd b014 	str.w	fp, [sp, #20]
 802b8b0:	f003 0301 	and.w	r3, r3, #1
 802b8b4:	46b1      	mov	r9, r6
 802b8b6:	9307      	str	r3, [sp, #28]
 802b8b8:	4606      	mov	r6, r0
 802b8ba:	4639      	mov	r1, r7
 802b8bc:	9804      	ldr	r0, [sp, #16]
 802b8be:	f7ff faa7 	bl	802ae10 <quorem>
 802b8c2:	4649      	mov	r1, r9
 802b8c4:	4605      	mov	r5, r0
 802b8c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 802b8ca:	9804      	ldr	r0, [sp, #16]
 802b8cc:	f000 fcee 	bl	802c2ac <__mcmp>
 802b8d0:	4632      	mov	r2, r6
 802b8d2:	9000      	str	r0, [sp, #0]
 802b8d4:	4639      	mov	r1, r7
 802b8d6:	4620      	mov	r0, r4
 802b8d8:	f000 fd02 	bl	802c2e0 <__mdiff>
 802b8dc:	68c3      	ldr	r3, [r0, #12]
 802b8de:	4602      	mov	r2, r0
 802b8e0:	bb03      	cbnz	r3, 802b924 <_dtoa_r+0x9fc>
 802b8e2:	4601      	mov	r1, r0
 802b8e4:	9008      	str	r0, [sp, #32]
 802b8e6:	9804      	ldr	r0, [sp, #16]
 802b8e8:	f000 fce0 	bl	802c2ac <__mcmp>
 802b8ec:	9a08      	ldr	r2, [sp, #32]
 802b8ee:	4603      	mov	r3, r0
 802b8f0:	4611      	mov	r1, r2
 802b8f2:	4620      	mov	r0, r4
 802b8f4:	9308      	str	r3, [sp, #32]
 802b8f6:	f000 faf7 	bl	802bee8 <_Bfree>
 802b8fa:	9b08      	ldr	r3, [sp, #32]
 802b8fc:	b9a3      	cbnz	r3, 802b928 <_dtoa_r+0xa00>
 802b8fe:	9a06      	ldr	r2, [sp, #24]
 802b900:	b992      	cbnz	r2, 802b928 <_dtoa_r+0xa00>
 802b902:	9a07      	ldr	r2, [sp, #28]
 802b904:	b982      	cbnz	r2, 802b928 <_dtoa_r+0xa00>
 802b906:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 802b90a:	d029      	beq.n	802b960 <_dtoa_r+0xa38>
 802b90c:	9b00      	ldr	r3, [sp, #0]
 802b90e:	2b00      	cmp	r3, #0
 802b910:	dd01      	ble.n	802b916 <_dtoa_r+0x9ee>
 802b912:	f105 0831 	add.w	r8, r5, #49	; 0x31
 802b916:	9b05      	ldr	r3, [sp, #20]
 802b918:	1c5d      	adds	r5, r3, #1
 802b91a:	f883 8000 	strb.w	r8, [r3]
 802b91e:	e782      	b.n	802b826 <_dtoa_r+0x8fe>
 802b920:	4630      	mov	r0, r6
 802b922:	e7c2      	b.n	802b8aa <_dtoa_r+0x982>
 802b924:	2301      	movs	r3, #1
 802b926:	e7e3      	b.n	802b8f0 <_dtoa_r+0x9c8>
 802b928:	9a00      	ldr	r2, [sp, #0]
 802b92a:	2a00      	cmp	r2, #0
 802b92c:	db04      	blt.n	802b938 <_dtoa_r+0xa10>
 802b92e:	d125      	bne.n	802b97c <_dtoa_r+0xa54>
 802b930:	9a06      	ldr	r2, [sp, #24]
 802b932:	bb1a      	cbnz	r2, 802b97c <_dtoa_r+0xa54>
 802b934:	9a07      	ldr	r2, [sp, #28]
 802b936:	bb0a      	cbnz	r2, 802b97c <_dtoa_r+0xa54>
 802b938:	2b00      	cmp	r3, #0
 802b93a:	ddec      	ble.n	802b916 <_dtoa_r+0x9ee>
 802b93c:	2201      	movs	r2, #1
 802b93e:	9904      	ldr	r1, [sp, #16]
 802b940:	4620      	mov	r0, r4
 802b942:	f000 fc5f 	bl	802c204 <__lshift>
 802b946:	4639      	mov	r1, r7
 802b948:	9004      	str	r0, [sp, #16]
 802b94a:	f000 fcaf 	bl	802c2ac <__mcmp>
 802b94e:	2800      	cmp	r0, #0
 802b950:	dc03      	bgt.n	802b95a <_dtoa_r+0xa32>
 802b952:	d1e0      	bne.n	802b916 <_dtoa_r+0x9ee>
 802b954:	f018 0f01 	tst.w	r8, #1
 802b958:	d0dd      	beq.n	802b916 <_dtoa_r+0x9ee>
 802b95a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 802b95e:	d1d8      	bne.n	802b912 <_dtoa_r+0x9ea>
 802b960:	9b05      	ldr	r3, [sp, #20]
 802b962:	9a05      	ldr	r2, [sp, #20]
 802b964:	1c5d      	adds	r5, r3, #1
 802b966:	2339      	movs	r3, #57	; 0x39
 802b968:	7013      	strb	r3, [r2, #0]
 802b96a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 802b96e:	2b39      	cmp	r3, #57	; 0x39
 802b970:	f105 32ff 	add.w	r2, r5, #4294967295
 802b974:	d04f      	beq.n	802ba16 <_dtoa_r+0xaee>
 802b976:	3301      	adds	r3, #1
 802b978:	7013      	strb	r3, [r2, #0]
 802b97a:	e754      	b.n	802b826 <_dtoa_r+0x8fe>
 802b97c:	9a05      	ldr	r2, [sp, #20]
 802b97e:	2b00      	cmp	r3, #0
 802b980:	f102 0501 	add.w	r5, r2, #1
 802b984:	dd06      	ble.n	802b994 <_dtoa_r+0xa6c>
 802b986:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 802b98a:	d0e9      	beq.n	802b960 <_dtoa_r+0xa38>
 802b98c:	f108 0801 	add.w	r8, r8, #1
 802b990:	9b05      	ldr	r3, [sp, #20]
 802b992:	e7c2      	b.n	802b91a <_dtoa_r+0x9f2>
 802b994:	9a02      	ldr	r2, [sp, #8]
 802b996:	f805 8c01 	strb.w	r8, [r5, #-1]
 802b99a:	eba5 030b 	sub.w	r3, r5, fp
 802b99e:	4293      	cmp	r3, r2
 802b9a0:	d021      	beq.n	802b9e6 <_dtoa_r+0xabe>
 802b9a2:	2300      	movs	r3, #0
 802b9a4:	220a      	movs	r2, #10
 802b9a6:	9904      	ldr	r1, [sp, #16]
 802b9a8:	4620      	mov	r0, r4
 802b9aa:	f000 fab4 	bl	802bf16 <__multadd>
 802b9ae:	45b1      	cmp	r9, r6
 802b9b0:	9004      	str	r0, [sp, #16]
 802b9b2:	f04f 0300 	mov.w	r3, #0
 802b9b6:	f04f 020a 	mov.w	r2, #10
 802b9ba:	4649      	mov	r1, r9
 802b9bc:	4620      	mov	r0, r4
 802b9be:	d105      	bne.n	802b9cc <_dtoa_r+0xaa4>
 802b9c0:	f000 faa9 	bl	802bf16 <__multadd>
 802b9c4:	4681      	mov	r9, r0
 802b9c6:	4606      	mov	r6, r0
 802b9c8:	9505      	str	r5, [sp, #20]
 802b9ca:	e776      	b.n	802b8ba <_dtoa_r+0x992>
 802b9cc:	f000 faa3 	bl	802bf16 <__multadd>
 802b9d0:	4631      	mov	r1, r6
 802b9d2:	4681      	mov	r9, r0
 802b9d4:	2300      	movs	r3, #0
 802b9d6:	220a      	movs	r2, #10
 802b9d8:	4620      	mov	r0, r4
 802b9da:	f000 fa9c 	bl	802bf16 <__multadd>
 802b9de:	4606      	mov	r6, r0
 802b9e0:	e7f2      	b.n	802b9c8 <_dtoa_r+0xaa0>
 802b9e2:	f04f 0900 	mov.w	r9, #0
 802b9e6:	2201      	movs	r2, #1
 802b9e8:	9904      	ldr	r1, [sp, #16]
 802b9ea:	4620      	mov	r0, r4
 802b9ec:	f000 fc0a 	bl	802c204 <__lshift>
 802b9f0:	4639      	mov	r1, r7
 802b9f2:	9004      	str	r0, [sp, #16]
 802b9f4:	f000 fc5a 	bl	802c2ac <__mcmp>
 802b9f8:	2800      	cmp	r0, #0
 802b9fa:	dcb6      	bgt.n	802b96a <_dtoa_r+0xa42>
 802b9fc:	d102      	bne.n	802ba04 <_dtoa_r+0xadc>
 802b9fe:	f018 0f01 	tst.w	r8, #1
 802ba02:	d1b2      	bne.n	802b96a <_dtoa_r+0xa42>
 802ba04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 802ba08:	2b30      	cmp	r3, #48	; 0x30
 802ba0a:	f105 32ff 	add.w	r2, r5, #4294967295
 802ba0e:	f47f af0a 	bne.w	802b826 <_dtoa_r+0x8fe>
 802ba12:	4615      	mov	r5, r2
 802ba14:	e7f6      	b.n	802ba04 <_dtoa_r+0xadc>
 802ba16:	4593      	cmp	fp, r2
 802ba18:	d105      	bne.n	802ba26 <_dtoa_r+0xafe>
 802ba1a:	2331      	movs	r3, #49	; 0x31
 802ba1c:	f10a 0a01 	add.w	sl, sl, #1
 802ba20:	f88b 3000 	strb.w	r3, [fp]
 802ba24:	e6ff      	b.n	802b826 <_dtoa_r+0x8fe>
 802ba26:	4615      	mov	r5, r2
 802ba28:	e79f      	b.n	802b96a <_dtoa_r+0xa42>
 802ba2a:	f8df b064 	ldr.w	fp, [pc, #100]	; 802ba90 <_dtoa_r+0xb68>
 802ba2e:	e007      	b.n	802ba40 <_dtoa_r+0xb18>
 802ba30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 802ba32:	f8df b060 	ldr.w	fp, [pc, #96]	; 802ba94 <_dtoa_r+0xb6c>
 802ba36:	b11b      	cbz	r3, 802ba40 <_dtoa_r+0xb18>
 802ba38:	f10b 0308 	add.w	r3, fp, #8
 802ba3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 802ba3e:	6013      	str	r3, [r2, #0]
 802ba40:	4658      	mov	r0, fp
 802ba42:	b017      	add	sp, #92	; 0x5c
 802ba44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802ba48:	9b06      	ldr	r3, [sp, #24]
 802ba4a:	2b01      	cmp	r3, #1
 802ba4c:	f77f ae35 	ble.w	802b6ba <_dtoa_r+0x792>
 802ba50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 802ba52:	9307      	str	r3, [sp, #28]
 802ba54:	e649      	b.n	802b6ea <_dtoa_r+0x7c2>
 802ba56:	9b02      	ldr	r3, [sp, #8]
 802ba58:	2b00      	cmp	r3, #0
 802ba5a:	dc03      	bgt.n	802ba64 <_dtoa_r+0xb3c>
 802ba5c:	9b06      	ldr	r3, [sp, #24]
 802ba5e:	2b02      	cmp	r3, #2
 802ba60:	f73f aecc 	bgt.w	802b7fc <_dtoa_r+0x8d4>
 802ba64:	465d      	mov	r5, fp
 802ba66:	4639      	mov	r1, r7
 802ba68:	9804      	ldr	r0, [sp, #16]
 802ba6a:	f7ff f9d1 	bl	802ae10 <quorem>
 802ba6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 802ba72:	f805 8b01 	strb.w	r8, [r5], #1
 802ba76:	9a02      	ldr	r2, [sp, #8]
 802ba78:	eba5 030b 	sub.w	r3, r5, fp
 802ba7c:	429a      	cmp	r2, r3
 802ba7e:	ddb0      	ble.n	802b9e2 <_dtoa_r+0xaba>
 802ba80:	2300      	movs	r3, #0
 802ba82:	220a      	movs	r2, #10
 802ba84:	9904      	ldr	r1, [sp, #16]
 802ba86:	4620      	mov	r0, r4
 802ba88:	f000 fa45 	bl	802bf16 <__multadd>
 802ba8c:	9004      	str	r0, [sp, #16]
 802ba8e:	e7ea      	b.n	802ba66 <_dtoa_r+0xb3e>
 802ba90:	0802caf4 	.word	0x0802caf4
 802ba94:	0802cb18 	.word	0x0802cb18

0802ba98 <__sflush_r>:
 802ba98:	898a      	ldrh	r2, [r1, #12]
 802ba9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802ba9e:	4605      	mov	r5, r0
 802baa0:	0710      	lsls	r0, r2, #28
 802baa2:	460c      	mov	r4, r1
 802baa4:	d458      	bmi.n	802bb58 <__sflush_r+0xc0>
 802baa6:	684b      	ldr	r3, [r1, #4]
 802baa8:	2b00      	cmp	r3, #0
 802baaa:	dc05      	bgt.n	802bab8 <__sflush_r+0x20>
 802baac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802baae:	2b00      	cmp	r3, #0
 802bab0:	dc02      	bgt.n	802bab8 <__sflush_r+0x20>
 802bab2:	2000      	movs	r0, #0
 802bab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802bab8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802baba:	2e00      	cmp	r6, #0
 802babc:	d0f9      	beq.n	802bab2 <__sflush_r+0x1a>
 802babe:	2300      	movs	r3, #0
 802bac0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 802bac4:	682f      	ldr	r7, [r5, #0]
 802bac6:	6a21      	ldr	r1, [r4, #32]
 802bac8:	602b      	str	r3, [r5, #0]
 802baca:	d032      	beq.n	802bb32 <__sflush_r+0x9a>
 802bacc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 802bace:	89a3      	ldrh	r3, [r4, #12]
 802bad0:	075a      	lsls	r2, r3, #29
 802bad2:	d505      	bpl.n	802bae0 <__sflush_r+0x48>
 802bad4:	6863      	ldr	r3, [r4, #4]
 802bad6:	1ac0      	subs	r0, r0, r3
 802bad8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802bada:	b10b      	cbz	r3, 802bae0 <__sflush_r+0x48>
 802badc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 802bade:	1ac0      	subs	r0, r0, r3
 802bae0:	2300      	movs	r3, #0
 802bae2:	4602      	mov	r2, r0
 802bae4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802bae6:	6a21      	ldr	r1, [r4, #32]
 802bae8:	4628      	mov	r0, r5
 802baea:	47b0      	blx	r6
 802baec:	1c43      	adds	r3, r0, #1
 802baee:	89a3      	ldrh	r3, [r4, #12]
 802baf0:	d106      	bne.n	802bb00 <__sflush_r+0x68>
 802baf2:	6829      	ldr	r1, [r5, #0]
 802baf4:	291d      	cmp	r1, #29
 802baf6:	d848      	bhi.n	802bb8a <__sflush_r+0xf2>
 802baf8:	4a29      	ldr	r2, [pc, #164]	; (802bba0 <__sflush_r+0x108>)
 802bafa:	40ca      	lsrs	r2, r1
 802bafc:	07d6      	lsls	r6, r2, #31
 802bafe:	d544      	bpl.n	802bb8a <__sflush_r+0xf2>
 802bb00:	2200      	movs	r2, #0
 802bb02:	6062      	str	r2, [r4, #4]
 802bb04:	04d9      	lsls	r1, r3, #19
 802bb06:	6922      	ldr	r2, [r4, #16]
 802bb08:	6022      	str	r2, [r4, #0]
 802bb0a:	d504      	bpl.n	802bb16 <__sflush_r+0x7e>
 802bb0c:	1c42      	adds	r2, r0, #1
 802bb0e:	d101      	bne.n	802bb14 <__sflush_r+0x7c>
 802bb10:	682b      	ldr	r3, [r5, #0]
 802bb12:	b903      	cbnz	r3, 802bb16 <__sflush_r+0x7e>
 802bb14:	6560      	str	r0, [r4, #84]	; 0x54
 802bb16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 802bb18:	602f      	str	r7, [r5, #0]
 802bb1a:	2900      	cmp	r1, #0
 802bb1c:	d0c9      	beq.n	802bab2 <__sflush_r+0x1a>
 802bb1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802bb22:	4299      	cmp	r1, r3
 802bb24:	d002      	beq.n	802bb2c <__sflush_r+0x94>
 802bb26:	4628      	mov	r0, r5
 802bb28:	f000 fc94 	bl	802c454 <_free_r>
 802bb2c:	2000      	movs	r0, #0
 802bb2e:	6360      	str	r0, [r4, #52]	; 0x34
 802bb30:	e7c0      	b.n	802bab4 <__sflush_r+0x1c>
 802bb32:	2301      	movs	r3, #1
 802bb34:	4628      	mov	r0, r5
 802bb36:	47b0      	blx	r6
 802bb38:	1c41      	adds	r1, r0, #1
 802bb3a:	d1c8      	bne.n	802bace <__sflush_r+0x36>
 802bb3c:	682b      	ldr	r3, [r5, #0]
 802bb3e:	2b00      	cmp	r3, #0
 802bb40:	d0c5      	beq.n	802bace <__sflush_r+0x36>
 802bb42:	2b1d      	cmp	r3, #29
 802bb44:	d001      	beq.n	802bb4a <__sflush_r+0xb2>
 802bb46:	2b16      	cmp	r3, #22
 802bb48:	d101      	bne.n	802bb4e <__sflush_r+0xb6>
 802bb4a:	602f      	str	r7, [r5, #0]
 802bb4c:	e7b1      	b.n	802bab2 <__sflush_r+0x1a>
 802bb4e:	89a3      	ldrh	r3, [r4, #12]
 802bb50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802bb54:	81a3      	strh	r3, [r4, #12]
 802bb56:	e7ad      	b.n	802bab4 <__sflush_r+0x1c>
 802bb58:	690f      	ldr	r7, [r1, #16]
 802bb5a:	2f00      	cmp	r7, #0
 802bb5c:	d0a9      	beq.n	802bab2 <__sflush_r+0x1a>
 802bb5e:	0793      	lsls	r3, r2, #30
 802bb60:	680e      	ldr	r6, [r1, #0]
 802bb62:	bf08      	it	eq
 802bb64:	694b      	ldreq	r3, [r1, #20]
 802bb66:	600f      	str	r7, [r1, #0]
 802bb68:	bf18      	it	ne
 802bb6a:	2300      	movne	r3, #0
 802bb6c:	eba6 0807 	sub.w	r8, r6, r7
 802bb70:	608b      	str	r3, [r1, #8]
 802bb72:	f1b8 0f00 	cmp.w	r8, #0
 802bb76:	dd9c      	ble.n	802bab2 <__sflush_r+0x1a>
 802bb78:	4643      	mov	r3, r8
 802bb7a:	463a      	mov	r2, r7
 802bb7c:	6a21      	ldr	r1, [r4, #32]
 802bb7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 802bb80:	4628      	mov	r0, r5
 802bb82:	47b0      	blx	r6
 802bb84:	2800      	cmp	r0, #0
 802bb86:	dc06      	bgt.n	802bb96 <__sflush_r+0xfe>
 802bb88:	89a3      	ldrh	r3, [r4, #12]
 802bb8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802bb8e:	81a3      	strh	r3, [r4, #12]
 802bb90:	f04f 30ff 	mov.w	r0, #4294967295
 802bb94:	e78e      	b.n	802bab4 <__sflush_r+0x1c>
 802bb96:	4407      	add	r7, r0
 802bb98:	eba8 0800 	sub.w	r8, r8, r0
 802bb9c:	e7e9      	b.n	802bb72 <__sflush_r+0xda>
 802bb9e:	bf00      	nop
 802bba0:	20400001 	.word	0x20400001

0802bba4 <_fflush_r>:
 802bba4:	b538      	push	{r3, r4, r5, lr}
 802bba6:	690b      	ldr	r3, [r1, #16]
 802bba8:	4605      	mov	r5, r0
 802bbaa:	460c      	mov	r4, r1
 802bbac:	b1db      	cbz	r3, 802bbe6 <_fflush_r+0x42>
 802bbae:	b118      	cbz	r0, 802bbb8 <_fflush_r+0x14>
 802bbb0:	6983      	ldr	r3, [r0, #24]
 802bbb2:	b90b      	cbnz	r3, 802bbb8 <_fflush_r+0x14>
 802bbb4:	f000 f860 	bl	802bc78 <__sinit>
 802bbb8:	4b0c      	ldr	r3, [pc, #48]	; (802bbec <_fflush_r+0x48>)
 802bbba:	429c      	cmp	r4, r3
 802bbbc:	d109      	bne.n	802bbd2 <_fflush_r+0x2e>
 802bbbe:	686c      	ldr	r4, [r5, #4]
 802bbc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802bbc4:	b17b      	cbz	r3, 802bbe6 <_fflush_r+0x42>
 802bbc6:	4621      	mov	r1, r4
 802bbc8:	4628      	mov	r0, r5
 802bbca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802bbce:	f7ff bf63 	b.w	802ba98 <__sflush_r>
 802bbd2:	4b07      	ldr	r3, [pc, #28]	; (802bbf0 <_fflush_r+0x4c>)
 802bbd4:	429c      	cmp	r4, r3
 802bbd6:	d101      	bne.n	802bbdc <_fflush_r+0x38>
 802bbd8:	68ac      	ldr	r4, [r5, #8]
 802bbda:	e7f1      	b.n	802bbc0 <_fflush_r+0x1c>
 802bbdc:	4b05      	ldr	r3, [pc, #20]	; (802bbf4 <_fflush_r+0x50>)
 802bbde:	429c      	cmp	r4, r3
 802bbe0:	bf08      	it	eq
 802bbe2:	68ec      	ldreq	r4, [r5, #12]
 802bbe4:	e7ec      	b.n	802bbc0 <_fflush_r+0x1c>
 802bbe6:	2000      	movs	r0, #0
 802bbe8:	bd38      	pop	{r3, r4, r5, pc}
 802bbea:	bf00      	nop
 802bbec:	0802cb48 	.word	0x0802cb48
 802bbf0:	0802cb68 	.word	0x0802cb68
 802bbf4:	0802cb28 	.word	0x0802cb28

0802bbf8 <std>:
 802bbf8:	2300      	movs	r3, #0
 802bbfa:	b510      	push	{r4, lr}
 802bbfc:	4604      	mov	r4, r0
 802bbfe:	e9c0 3300 	strd	r3, r3, [r0]
 802bc02:	6083      	str	r3, [r0, #8]
 802bc04:	8181      	strh	r1, [r0, #12]
 802bc06:	6643      	str	r3, [r0, #100]	; 0x64
 802bc08:	81c2      	strh	r2, [r0, #14]
 802bc0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802bc0e:	6183      	str	r3, [r0, #24]
 802bc10:	4619      	mov	r1, r3
 802bc12:	2208      	movs	r2, #8
 802bc14:	305c      	adds	r0, #92	; 0x5c
 802bc16:	f7fe fb5a 	bl	802a2ce <memset>
 802bc1a:	4b05      	ldr	r3, [pc, #20]	; (802bc30 <std+0x38>)
 802bc1c:	6263      	str	r3, [r4, #36]	; 0x24
 802bc1e:	4b05      	ldr	r3, [pc, #20]	; (802bc34 <std+0x3c>)
 802bc20:	62a3      	str	r3, [r4, #40]	; 0x28
 802bc22:	4b05      	ldr	r3, [pc, #20]	; (802bc38 <std+0x40>)
 802bc24:	62e3      	str	r3, [r4, #44]	; 0x2c
 802bc26:	4b05      	ldr	r3, [pc, #20]	; (802bc3c <std+0x44>)
 802bc28:	6224      	str	r4, [r4, #32]
 802bc2a:	6323      	str	r3, [r4, #48]	; 0x30
 802bc2c:	bd10      	pop	{r4, pc}
 802bc2e:	bf00      	nop
 802bc30:	0802c845 	.word	0x0802c845
 802bc34:	0802c867 	.word	0x0802c867
 802bc38:	0802c89f 	.word	0x0802c89f
 802bc3c:	0802c8c3 	.word	0x0802c8c3

0802bc40 <_cleanup_r>:
 802bc40:	4901      	ldr	r1, [pc, #4]	; (802bc48 <_cleanup_r+0x8>)
 802bc42:	f000 b885 	b.w	802bd50 <_fwalk_reent>
 802bc46:	bf00      	nop
 802bc48:	0802bba5 	.word	0x0802bba5

0802bc4c <__sfmoreglue>:
 802bc4c:	b570      	push	{r4, r5, r6, lr}
 802bc4e:	1e4a      	subs	r2, r1, #1
 802bc50:	2568      	movs	r5, #104	; 0x68
 802bc52:	4355      	muls	r5, r2
 802bc54:	460e      	mov	r6, r1
 802bc56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 802bc5a:	f000 fc49 	bl	802c4f0 <_malloc_r>
 802bc5e:	4604      	mov	r4, r0
 802bc60:	b140      	cbz	r0, 802bc74 <__sfmoreglue+0x28>
 802bc62:	2100      	movs	r1, #0
 802bc64:	e9c0 1600 	strd	r1, r6, [r0]
 802bc68:	300c      	adds	r0, #12
 802bc6a:	60a0      	str	r0, [r4, #8]
 802bc6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 802bc70:	f7fe fb2d 	bl	802a2ce <memset>
 802bc74:	4620      	mov	r0, r4
 802bc76:	bd70      	pop	{r4, r5, r6, pc}

0802bc78 <__sinit>:
 802bc78:	6983      	ldr	r3, [r0, #24]
 802bc7a:	b510      	push	{r4, lr}
 802bc7c:	4604      	mov	r4, r0
 802bc7e:	bb33      	cbnz	r3, 802bcce <__sinit+0x56>
 802bc80:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 802bc84:	6503      	str	r3, [r0, #80]	; 0x50
 802bc86:	4b12      	ldr	r3, [pc, #72]	; (802bcd0 <__sinit+0x58>)
 802bc88:	4a12      	ldr	r2, [pc, #72]	; (802bcd4 <__sinit+0x5c>)
 802bc8a:	681b      	ldr	r3, [r3, #0]
 802bc8c:	6282      	str	r2, [r0, #40]	; 0x28
 802bc8e:	4298      	cmp	r0, r3
 802bc90:	bf04      	itt	eq
 802bc92:	2301      	moveq	r3, #1
 802bc94:	6183      	streq	r3, [r0, #24]
 802bc96:	f000 f81f 	bl	802bcd8 <__sfp>
 802bc9a:	6060      	str	r0, [r4, #4]
 802bc9c:	4620      	mov	r0, r4
 802bc9e:	f000 f81b 	bl	802bcd8 <__sfp>
 802bca2:	60a0      	str	r0, [r4, #8]
 802bca4:	4620      	mov	r0, r4
 802bca6:	f000 f817 	bl	802bcd8 <__sfp>
 802bcaa:	2200      	movs	r2, #0
 802bcac:	60e0      	str	r0, [r4, #12]
 802bcae:	2104      	movs	r1, #4
 802bcb0:	6860      	ldr	r0, [r4, #4]
 802bcb2:	f7ff ffa1 	bl	802bbf8 <std>
 802bcb6:	2201      	movs	r2, #1
 802bcb8:	2109      	movs	r1, #9
 802bcba:	68a0      	ldr	r0, [r4, #8]
 802bcbc:	f7ff ff9c 	bl	802bbf8 <std>
 802bcc0:	2202      	movs	r2, #2
 802bcc2:	2112      	movs	r1, #18
 802bcc4:	68e0      	ldr	r0, [r4, #12]
 802bcc6:	f7ff ff97 	bl	802bbf8 <std>
 802bcca:	2301      	movs	r3, #1
 802bccc:	61a3      	str	r3, [r4, #24]
 802bcce:	bd10      	pop	{r4, pc}
 802bcd0:	0802cae0 	.word	0x0802cae0
 802bcd4:	0802bc41 	.word	0x0802bc41

0802bcd8 <__sfp>:
 802bcd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802bcda:	4b1b      	ldr	r3, [pc, #108]	; (802bd48 <__sfp+0x70>)
 802bcdc:	681e      	ldr	r6, [r3, #0]
 802bcde:	69b3      	ldr	r3, [r6, #24]
 802bce0:	4607      	mov	r7, r0
 802bce2:	b913      	cbnz	r3, 802bcea <__sfp+0x12>
 802bce4:	4630      	mov	r0, r6
 802bce6:	f7ff ffc7 	bl	802bc78 <__sinit>
 802bcea:	3648      	adds	r6, #72	; 0x48
 802bcec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 802bcf0:	3b01      	subs	r3, #1
 802bcf2:	d503      	bpl.n	802bcfc <__sfp+0x24>
 802bcf4:	6833      	ldr	r3, [r6, #0]
 802bcf6:	b133      	cbz	r3, 802bd06 <__sfp+0x2e>
 802bcf8:	6836      	ldr	r6, [r6, #0]
 802bcfa:	e7f7      	b.n	802bcec <__sfp+0x14>
 802bcfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 802bd00:	b16d      	cbz	r5, 802bd1e <__sfp+0x46>
 802bd02:	3468      	adds	r4, #104	; 0x68
 802bd04:	e7f4      	b.n	802bcf0 <__sfp+0x18>
 802bd06:	2104      	movs	r1, #4
 802bd08:	4638      	mov	r0, r7
 802bd0a:	f7ff ff9f 	bl	802bc4c <__sfmoreglue>
 802bd0e:	6030      	str	r0, [r6, #0]
 802bd10:	2800      	cmp	r0, #0
 802bd12:	d1f1      	bne.n	802bcf8 <__sfp+0x20>
 802bd14:	230c      	movs	r3, #12
 802bd16:	603b      	str	r3, [r7, #0]
 802bd18:	4604      	mov	r4, r0
 802bd1a:	4620      	mov	r0, r4
 802bd1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802bd1e:	4b0b      	ldr	r3, [pc, #44]	; (802bd4c <__sfp+0x74>)
 802bd20:	6665      	str	r5, [r4, #100]	; 0x64
 802bd22:	e9c4 5500 	strd	r5, r5, [r4]
 802bd26:	60a5      	str	r5, [r4, #8]
 802bd28:	e9c4 3503 	strd	r3, r5, [r4, #12]
 802bd2c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 802bd30:	2208      	movs	r2, #8
 802bd32:	4629      	mov	r1, r5
 802bd34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 802bd38:	f7fe fac9 	bl	802a2ce <memset>
 802bd3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 802bd40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 802bd44:	e7e9      	b.n	802bd1a <__sfp+0x42>
 802bd46:	bf00      	nop
 802bd48:	0802cae0 	.word	0x0802cae0
 802bd4c:	ffff0001 	.word	0xffff0001

0802bd50 <_fwalk_reent>:
 802bd50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802bd54:	4680      	mov	r8, r0
 802bd56:	4689      	mov	r9, r1
 802bd58:	f100 0448 	add.w	r4, r0, #72	; 0x48
 802bd5c:	2600      	movs	r6, #0
 802bd5e:	b914      	cbnz	r4, 802bd66 <_fwalk_reent+0x16>
 802bd60:	4630      	mov	r0, r6
 802bd62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802bd66:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 802bd6a:	3f01      	subs	r7, #1
 802bd6c:	d501      	bpl.n	802bd72 <_fwalk_reent+0x22>
 802bd6e:	6824      	ldr	r4, [r4, #0]
 802bd70:	e7f5      	b.n	802bd5e <_fwalk_reent+0xe>
 802bd72:	89ab      	ldrh	r3, [r5, #12]
 802bd74:	2b01      	cmp	r3, #1
 802bd76:	d907      	bls.n	802bd88 <_fwalk_reent+0x38>
 802bd78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 802bd7c:	3301      	adds	r3, #1
 802bd7e:	d003      	beq.n	802bd88 <_fwalk_reent+0x38>
 802bd80:	4629      	mov	r1, r5
 802bd82:	4640      	mov	r0, r8
 802bd84:	47c8      	blx	r9
 802bd86:	4306      	orrs	r6, r0
 802bd88:	3568      	adds	r5, #104	; 0x68
 802bd8a:	e7ee      	b.n	802bd6a <_fwalk_reent+0x1a>

0802bd8c <_localeconv_r>:
 802bd8c:	4b04      	ldr	r3, [pc, #16]	; (802bda0 <_localeconv_r+0x14>)
 802bd8e:	681b      	ldr	r3, [r3, #0]
 802bd90:	6a18      	ldr	r0, [r3, #32]
 802bd92:	4b04      	ldr	r3, [pc, #16]	; (802bda4 <_localeconv_r+0x18>)
 802bd94:	2800      	cmp	r0, #0
 802bd96:	bf08      	it	eq
 802bd98:	4618      	moveq	r0, r3
 802bd9a:	30f0      	adds	r0, #240	; 0xf0
 802bd9c:	4770      	bx	lr
 802bd9e:	bf00      	nop
 802bda0:	20000010 	.word	0x20000010
 802bda4:	20000074 	.word	0x20000074

0802bda8 <__swhatbuf_r>:
 802bda8:	b570      	push	{r4, r5, r6, lr}
 802bdaa:	460e      	mov	r6, r1
 802bdac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802bdb0:	2900      	cmp	r1, #0
 802bdb2:	b096      	sub	sp, #88	; 0x58
 802bdb4:	4614      	mov	r4, r2
 802bdb6:	461d      	mov	r5, r3
 802bdb8:	da07      	bge.n	802bdca <__swhatbuf_r+0x22>
 802bdba:	2300      	movs	r3, #0
 802bdbc:	602b      	str	r3, [r5, #0]
 802bdbe:	89b3      	ldrh	r3, [r6, #12]
 802bdc0:	061a      	lsls	r2, r3, #24
 802bdc2:	d410      	bmi.n	802bde6 <__swhatbuf_r+0x3e>
 802bdc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 802bdc8:	e00e      	b.n	802bde8 <__swhatbuf_r+0x40>
 802bdca:	466a      	mov	r2, sp
 802bdcc:	f000 fda0 	bl	802c910 <_fstat_r>
 802bdd0:	2800      	cmp	r0, #0
 802bdd2:	dbf2      	blt.n	802bdba <__swhatbuf_r+0x12>
 802bdd4:	9a01      	ldr	r2, [sp, #4]
 802bdd6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 802bdda:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 802bdde:	425a      	negs	r2, r3
 802bde0:	415a      	adcs	r2, r3
 802bde2:	602a      	str	r2, [r5, #0]
 802bde4:	e7ee      	b.n	802bdc4 <__swhatbuf_r+0x1c>
 802bde6:	2340      	movs	r3, #64	; 0x40
 802bde8:	2000      	movs	r0, #0
 802bdea:	6023      	str	r3, [r4, #0]
 802bdec:	b016      	add	sp, #88	; 0x58
 802bdee:	bd70      	pop	{r4, r5, r6, pc}

0802bdf0 <__smakebuf_r>:
 802bdf0:	898b      	ldrh	r3, [r1, #12]
 802bdf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 802bdf4:	079d      	lsls	r5, r3, #30
 802bdf6:	4606      	mov	r6, r0
 802bdf8:	460c      	mov	r4, r1
 802bdfa:	d507      	bpl.n	802be0c <__smakebuf_r+0x1c>
 802bdfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 802be00:	6023      	str	r3, [r4, #0]
 802be02:	6123      	str	r3, [r4, #16]
 802be04:	2301      	movs	r3, #1
 802be06:	6163      	str	r3, [r4, #20]
 802be08:	b002      	add	sp, #8
 802be0a:	bd70      	pop	{r4, r5, r6, pc}
 802be0c:	ab01      	add	r3, sp, #4
 802be0e:	466a      	mov	r2, sp
 802be10:	f7ff ffca 	bl	802bda8 <__swhatbuf_r>
 802be14:	9900      	ldr	r1, [sp, #0]
 802be16:	4605      	mov	r5, r0
 802be18:	4630      	mov	r0, r6
 802be1a:	f000 fb69 	bl	802c4f0 <_malloc_r>
 802be1e:	b948      	cbnz	r0, 802be34 <__smakebuf_r+0x44>
 802be20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802be24:	059a      	lsls	r2, r3, #22
 802be26:	d4ef      	bmi.n	802be08 <__smakebuf_r+0x18>
 802be28:	f023 0303 	bic.w	r3, r3, #3
 802be2c:	f043 0302 	orr.w	r3, r3, #2
 802be30:	81a3      	strh	r3, [r4, #12]
 802be32:	e7e3      	b.n	802bdfc <__smakebuf_r+0xc>
 802be34:	4b0d      	ldr	r3, [pc, #52]	; (802be6c <__smakebuf_r+0x7c>)
 802be36:	62b3      	str	r3, [r6, #40]	; 0x28
 802be38:	89a3      	ldrh	r3, [r4, #12]
 802be3a:	6020      	str	r0, [r4, #0]
 802be3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802be40:	81a3      	strh	r3, [r4, #12]
 802be42:	9b00      	ldr	r3, [sp, #0]
 802be44:	6163      	str	r3, [r4, #20]
 802be46:	9b01      	ldr	r3, [sp, #4]
 802be48:	6120      	str	r0, [r4, #16]
 802be4a:	b15b      	cbz	r3, 802be64 <__smakebuf_r+0x74>
 802be4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802be50:	4630      	mov	r0, r6
 802be52:	f000 fd6f 	bl	802c934 <_isatty_r>
 802be56:	b128      	cbz	r0, 802be64 <__smakebuf_r+0x74>
 802be58:	89a3      	ldrh	r3, [r4, #12]
 802be5a:	f023 0303 	bic.w	r3, r3, #3
 802be5e:	f043 0301 	orr.w	r3, r3, #1
 802be62:	81a3      	strh	r3, [r4, #12]
 802be64:	89a3      	ldrh	r3, [r4, #12]
 802be66:	431d      	orrs	r5, r3
 802be68:	81a5      	strh	r5, [r4, #12]
 802be6a:	e7cd      	b.n	802be08 <__smakebuf_r+0x18>
 802be6c:	0802bc41 	.word	0x0802bc41

0802be70 <malloc>:
 802be70:	4b02      	ldr	r3, [pc, #8]	; (802be7c <malloc+0xc>)
 802be72:	4601      	mov	r1, r0
 802be74:	6818      	ldr	r0, [r3, #0]
 802be76:	f000 bb3b 	b.w	802c4f0 <_malloc_r>
 802be7a:	bf00      	nop
 802be7c:	20000010 	.word	0x20000010

0802be80 <_Balloc>:
 802be80:	b570      	push	{r4, r5, r6, lr}
 802be82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 802be84:	4604      	mov	r4, r0
 802be86:	460e      	mov	r6, r1
 802be88:	b93d      	cbnz	r5, 802be9a <_Balloc+0x1a>
 802be8a:	2010      	movs	r0, #16
 802be8c:	f7ff fff0 	bl	802be70 <malloc>
 802be90:	6260      	str	r0, [r4, #36]	; 0x24
 802be92:	e9c0 5501 	strd	r5, r5, [r0, #4]
 802be96:	6005      	str	r5, [r0, #0]
 802be98:	60c5      	str	r5, [r0, #12]
 802be9a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 802be9c:	68eb      	ldr	r3, [r5, #12]
 802be9e:	b183      	cbz	r3, 802bec2 <_Balloc+0x42>
 802bea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802bea2:	68db      	ldr	r3, [r3, #12]
 802bea4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 802bea8:	b9b8      	cbnz	r0, 802beda <_Balloc+0x5a>
 802beaa:	2101      	movs	r1, #1
 802beac:	fa01 f506 	lsl.w	r5, r1, r6
 802beb0:	1d6a      	adds	r2, r5, #5
 802beb2:	0092      	lsls	r2, r2, #2
 802beb4:	4620      	mov	r0, r4
 802beb6:	f000 fabf 	bl	802c438 <_calloc_r>
 802beba:	b160      	cbz	r0, 802bed6 <_Balloc+0x56>
 802bebc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 802bec0:	e00e      	b.n	802bee0 <_Balloc+0x60>
 802bec2:	2221      	movs	r2, #33	; 0x21
 802bec4:	2104      	movs	r1, #4
 802bec6:	4620      	mov	r0, r4
 802bec8:	f000 fab6 	bl	802c438 <_calloc_r>
 802becc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 802bece:	60e8      	str	r0, [r5, #12]
 802bed0:	68db      	ldr	r3, [r3, #12]
 802bed2:	2b00      	cmp	r3, #0
 802bed4:	d1e4      	bne.n	802bea0 <_Balloc+0x20>
 802bed6:	2000      	movs	r0, #0
 802bed8:	bd70      	pop	{r4, r5, r6, pc}
 802beda:	6802      	ldr	r2, [r0, #0]
 802bedc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 802bee0:	2300      	movs	r3, #0
 802bee2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 802bee6:	e7f7      	b.n	802bed8 <_Balloc+0x58>

0802bee8 <_Bfree>:
 802bee8:	b570      	push	{r4, r5, r6, lr}
 802beea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 802beec:	4606      	mov	r6, r0
 802beee:	460d      	mov	r5, r1
 802bef0:	b93c      	cbnz	r4, 802bf02 <_Bfree+0x1a>
 802bef2:	2010      	movs	r0, #16
 802bef4:	f7ff ffbc 	bl	802be70 <malloc>
 802bef8:	6270      	str	r0, [r6, #36]	; 0x24
 802befa:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802befe:	6004      	str	r4, [r0, #0]
 802bf00:	60c4      	str	r4, [r0, #12]
 802bf02:	b13d      	cbz	r5, 802bf14 <_Bfree+0x2c>
 802bf04:	6a73      	ldr	r3, [r6, #36]	; 0x24
 802bf06:	686a      	ldr	r2, [r5, #4]
 802bf08:	68db      	ldr	r3, [r3, #12]
 802bf0a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802bf0e:	6029      	str	r1, [r5, #0]
 802bf10:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 802bf14:	bd70      	pop	{r4, r5, r6, pc}

0802bf16 <__multadd>:
 802bf16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802bf1a:	690d      	ldr	r5, [r1, #16]
 802bf1c:	461f      	mov	r7, r3
 802bf1e:	4606      	mov	r6, r0
 802bf20:	460c      	mov	r4, r1
 802bf22:	f101 0c14 	add.w	ip, r1, #20
 802bf26:	2300      	movs	r3, #0
 802bf28:	f8dc 0000 	ldr.w	r0, [ip]
 802bf2c:	b281      	uxth	r1, r0
 802bf2e:	fb02 7101 	mla	r1, r2, r1, r7
 802bf32:	0c0f      	lsrs	r7, r1, #16
 802bf34:	0c00      	lsrs	r0, r0, #16
 802bf36:	fb02 7000 	mla	r0, r2, r0, r7
 802bf3a:	b289      	uxth	r1, r1
 802bf3c:	3301      	adds	r3, #1
 802bf3e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 802bf42:	429d      	cmp	r5, r3
 802bf44:	ea4f 4710 	mov.w	r7, r0, lsr #16
 802bf48:	f84c 1b04 	str.w	r1, [ip], #4
 802bf4c:	dcec      	bgt.n	802bf28 <__multadd+0x12>
 802bf4e:	b1d7      	cbz	r7, 802bf86 <__multadd+0x70>
 802bf50:	68a3      	ldr	r3, [r4, #8]
 802bf52:	42ab      	cmp	r3, r5
 802bf54:	dc12      	bgt.n	802bf7c <__multadd+0x66>
 802bf56:	6861      	ldr	r1, [r4, #4]
 802bf58:	4630      	mov	r0, r6
 802bf5a:	3101      	adds	r1, #1
 802bf5c:	f7ff ff90 	bl	802be80 <_Balloc>
 802bf60:	6922      	ldr	r2, [r4, #16]
 802bf62:	3202      	adds	r2, #2
 802bf64:	f104 010c 	add.w	r1, r4, #12
 802bf68:	4680      	mov	r8, r0
 802bf6a:	0092      	lsls	r2, r2, #2
 802bf6c:	300c      	adds	r0, #12
 802bf6e:	f7fe f9a3 	bl	802a2b8 <memcpy>
 802bf72:	4621      	mov	r1, r4
 802bf74:	4630      	mov	r0, r6
 802bf76:	f7ff ffb7 	bl	802bee8 <_Bfree>
 802bf7a:	4644      	mov	r4, r8
 802bf7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 802bf80:	3501      	adds	r5, #1
 802bf82:	615f      	str	r7, [r3, #20]
 802bf84:	6125      	str	r5, [r4, #16]
 802bf86:	4620      	mov	r0, r4
 802bf88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0802bf8c <__hi0bits>:
 802bf8c:	0c02      	lsrs	r2, r0, #16
 802bf8e:	0412      	lsls	r2, r2, #16
 802bf90:	4603      	mov	r3, r0
 802bf92:	b9b2      	cbnz	r2, 802bfc2 <__hi0bits+0x36>
 802bf94:	0403      	lsls	r3, r0, #16
 802bf96:	2010      	movs	r0, #16
 802bf98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 802bf9c:	bf04      	itt	eq
 802bf9e:	021b      	lsleq	r3, r3, #8
 802bfa0:	3008      	addeq	r0, #8
 802bfa2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 802bfa6:	bf04      	itt	eq
 802bfa8:	011b      	lsleq	r3, r3, #4
 802bfaa:	3004      	addeq	r0, #4
 802bfac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 802bfb0:	bf04      	itt	eq
 802bfb2:	009b      	lsleq	r3, r3, #2
 802bfb4:	3002      	addeq	r0, #2
 802bfb6:	2b00      	cmp	r3, #0
 802bfb8:	db06      	blt.n	802bfc8 <__hi0bits+0x3c>
 802bfba:	005b      	lsls	r3, r3, #1
 802bfbc:	d503      	bpl.n	802bfc6 <__hi0bits+0x3a>
 802bfbe:	3001      	adds	r0, #1
 802bfc0:	4770      	bx	lr
 802bfc2:	2000      	movs	r0, #0
 802bfc4:	e7e8      	b.n	802bf98 <__hi0bits+0xc>
 802bfc6:	2020      	movs	r0, #32
 802bfc8:	4770      	bx	lr

0802bfca <__lo0bits>:
 802bfca:	6803      	ldr	r3, [r0, #0]
 802bfcc:	f013 0207 	ands.w	r2, r3, #7
 802bfd0:	4601      	mov	r1, r0
 802bfd2:	d00b      	beq.n	802bfec <__lo0bits+0x22>
 802bfd4:	07da      	lsls	r2, r3, #31
 802bfd6:	d423      	bmi.n	802c020 <__lo0bits+0x56>
 802bfd8:	0798      	lsls	r0, r3, #30
 802bfda:	bf49      	itett	mi
 802bfdc:	085b      	lsrmi	r3, r3, #1
 802bfde:	089b      	lsrpl	r3, r3, #2
 802bfe0:	2001      	movmi	r0, #1
 802bfe2:	600b      	strmi	r3, [r1, #0]
 802bfe4:	bf5c      	itt	pl
 802bfe6:	600b      	strpl	r3, [r1, #0]
 802bfe8:	2002      	movpl	r0, #2
 802bfea:	4770      	bx	lr
 802bfec:	b298      	uxth	r0, r3
 802bfee:	b9a8      	cbnz	r0, 802c01c <__lo0bits+0x52>
 802bff0:	0c1b      	lsrs	r3, r3, #16
 802bff2:	2010      	movs	r0, #16
 802bff4:	f013 0fff 	tst.w	r3, #255	; 0xff
 802bff8:	bf04      	itt	eq
 802bffa:	0a1b      	lsreq	r3, r3, #8
 802bffc:	3008      	addeq	r0, #8
 802bffe:	071a      	lsls	r2, r3, #28
 802c000:	bf04      	itt	eq
 802c002:	091b      	lsreq	r3, r3, #4
 802c004:	3004      	addeq	r0, #4
 802c006:	079a      	lsls	r2, r3, #30
 802c008:	bf04      	itt	eq
 802c00a:	089b      	lsreq	r3, r3, #2
 802c00c:	3002      	addeq	r0, #2
 802c00e:	07da      	lsls	r2, r3, #31
 802c010:	d402      	bmi.n	802c018 <__lo0bits+0x4e>
 802c012:	085b      	lsrs	r3, r3, #1
 802c014:	d006      	beq.n	802c024 <__lo0bits+0x5a>
 802c016:	3001      	adds	r0, #1
 802c018:	600b      	str	r3, [r1, #0]
 802c01a:	4770      	bx	lr
 802c01c:	4610      	mov	r0, r2
 802c01e:	e7e9      	b.n	802bff4 <__lo0bits+0x2a>
 802c020:	2000      	movs	r0, #0
 802c022:	4770      	bx	lr
 802c024:	2020      	movs	r0, #32
 802c026:	4770      	bx	lr

0802c028 <__i2b>:
 802c028:	b510      	push	{r4, lr}
 802c02a:	460c      	mov	r4, r1
 802c02c:	2101      	movs	r1, #1
 802c02e:	f7ff ff27 	bl	802be80 <_Balloc>
 802c032:	2201      	movs	r2, #1
 802c034:	6144      	str	r4, [r0, #20]
 802c036:	6102      	str	r2, [r0, #16]
 802c038:	bd10      	pop	{r4, pc}

0802c03a <__multiply>:
 802c03a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c03e:	4614      	mov	r4, r2
 802c040:	690a      	ldr	r2, [r1, #16]
 802c042:	6923      	ldr	r3, [r4, #16]
 802c044:	429a      	cmp	r2, r3
 802c046:	bfb8      	it	lt
 802c048:	460b      	movlt	r3, r1
 802c04a:	4688      	mov	r8, r1
 802c04c:	bfbc      	itt	lt
 802c04e:	46a0      	movlt	r8, r4
 802c050:	461c      	movlt	r4, r3
 802c052:	f8d8 7010 	ldr.w	r7, [r8, #16]
 802c056:	f8d4 9010 	ldr.w	r9, [r4, #16]
 802c05a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 802c05e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 802c062:	eb07 0609 	add.w	r6, r7, r9
 802c066:	42b3      	cmp	r3, r6
 802c068:	bfb8      	it	lt
 802c06a:	3101      	addlt	r1, #1
 802c06c:	f7ff ff08 	bl	802be80 <_Balloc>
 802c070:	f100 0514 	add.w	r5, r0, #20
 802c074:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 802c078:	462b      	mov	r3, r5
 802c07a:	2200      	movs	r2, #0
 802c07c:	4573      	cmp	r3, lr
 802c07e:	d316      	bcc.n	802c0ae <__multiply+0x74>
 802c080:	f104 0214 	add.w	r2, r4, #20
 802c084:	f108 0114 	add.w	r1, r8, #20
 802c088:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 802c08c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 802c090:	9300      	str	r3, [sp, #0]
 802c092:	9b00      	ldr	r3, [sp, #0]
 802c094:	9201      	str	r2, [sp, #4]
 802c096:	4293      	cmp	r3, r2
 802c098:	d80c      	bhi.n	802c0b4 <__multiply+0x7a>
 802c09a:	2e00      	cmp	r6, #0
 802c09c:	dd03      	ble.n	802c0a6 <__multiply+0x6c>
 802c09e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 802c0a2:	2b00      	cmp	r3, #0
 802c0a4:	d05d      	beq.n	802c162 <__multiply+0x128>
 802c0a6:	6106      	str	r6, [r0, #16]
 802c0a8:	b003      	add	sp, #12
 802c0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802c0ae:	f843 2b04 	str.w	r2, [r3], #4
 802c0b2:	e7e3      	b.n	802c07c <__multiply+0x42>
 802c0b4:	f8b2 b000 	ldrh.w	fp, [r2]
 802c0b8:	f1bb 0f00 	cmp.w	fp, #0
 802c0bc:	d023      	beq.n	802c106 <__multiply+0xcc>
 802c0be:	4689      	mov	r9, r1
 802c0c0:	46ac      	mov	ip, r5
 802c0c2:	f04f 0800 	mov.w	r8, #0
 802c0c6:	f859 4b04 	ldr.w	r4, [r9], #4
 802c0ca:	f8dc a000 	ldr.w	sl, [ip]
 802c0ce:	b2a3      	uxth	r3, r4
 802c0d0:	fa1f fa8a 	uxth.w	sl, sl
 802c0d4:	fb0b a303 	mla	r3, fp, r3, sl
 802c0d8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 802c0dc:	f8dc 4000 	ldr.w	r4, [ip]
 802c0e0:	4443      	add	r3, r8
 802c0e2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 802c0e6:	fb0b 840a 	mla	r4, fp, sl, r8
 802c0ea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 802c0ee:	46e2      	mov	sl, ip
 802c0f0:	b29b      	uxth	r3, r3
 802c0f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 802c0f6:	454f      	cmp	r7, r9
 802c0f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 802c0fc:	f84a 3b04 	str.w	r3, [sl], #4
 802c100:	d82b      	bhi.n	802c15a <__multiply+0x120>
 802c102:	f8cc 8004 	str.w	r8, [ip, #4]
 802c106:	9b01      	ldr	r3, [sp, #4]
 802c108:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 802c10c:	3204      	adds	r2, #4
 802c10e:	f1ba 0f00 	cmp.w	sl, #0
 802c112:	d020      	beq.n	802c156 <__multiply+0x11c>
 802c114:	682b      	ldr	r3, [r5, #0]
 802c116:	4689      	mov	r9, r1
 802c118:	46a8      	mov	r8, r5
 802c11a:	f04f 0b00 	mov.w	fp, #0
 802c11e:	f8b9 c000 	ldrh.w	ip, [r9]
 802c122:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 802c126:	fb0a 440c 	mla	r4, sl, ip, r4
 802c12a:	445c      	add	r4, fp
 802c12c:	46c4      	mov	ip, r8
 802c12e:	b29b      	uxth	r3, r3
 802c130:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 802c134:	f84c 3b04 	str.w	r3, [ip], #4
 802c138:	f859 3b04 	ldr.w	r3, [r9], #4
 802c13c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 802c140:	0c1b      	lsrs	r3, r3, #16
 802c142:	fb0a b303 	mla	r3, sl, r3, fp
 802c146:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 802c14a:	454f      	cmp	r7, r9
 802c14c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 802c150:	d805      	bhi.n	802c15e <__multiply+0x124>
 802c152:	f8c8 3004 	str.w	r3, [r8, #4]
 802c156:	3504      	adds	r5, #4
 802c158:	e79b      	b.n	802c092 <__multiply+0x58>
 802c15a:	46d4      	mov	ip, sl
 802c15c:	e7b3      	b.n	802c0c6 <__multiply+0x8c>
 802c15e:	46e0      	mov	r8, ip
 802c160:	e7dd      	b.n	802c11e <__multiply+0xe4>
 802c162:	3e01      	subs	r6, #1
 802c164:	e799      	b.n	802c09a <__multiply+0x60>
	...

0802c168 <__pow5mult>:
 802c168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802c16c:	4615      	mov	r5, r2
 802c16e:	f012 0203 	ands.w	r2, r2, #3
 802c172:	4606      	mov	r6, r0
 802c174:	460f      	mov	r7, r1
 802c176:	d007      	beq.n	802c188 <__pow5mult+0x20>
 802c178:	3a01      	subs	r2, #1
 802c17a:	4c21      	ldr	r4, [pc, #132]	; (802c200 <__pow5mult+0x98>)
 802c17c:	2300      	movs	r3, #0
 802c17e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 802c182:	f7ff fec8 	bl	802bf16 <__multadd>
 802c186:	4607      	mov	r7, r0
 802c188:	10ad      	asrs	r5, r5, #2
 802c18a:	d035      	beq.n	802c1f8 <__pow5mult+0x90>
 802c18c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 802c18e:	b93c      	cbnz	r4, 802c1a0 <__pow5mult+0x38>
 802c190:	2010      	movs	r0, #16
 802c192:	f7ff fe6d 	bl	802be70 <malloc>
 802c196:	6270      	str	r0, [r6, #36]	; 0x24
 802c198:	e9c0 4401 	strd	r4, r4, [r0, #4]
 802c19c:	6004      	str	r4, [r0, #0]
 802c19e:	60c4      	str	r4, [r0, #12]
 802c1a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 802c1a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 802c1a8:	b94c      	cbnz	r4, 802c1be <__pow5mult+0x56>
 802c1aa:	f240 2171 	movw	r1, #625	; 0x271
 802c1ae:	4630      	mov	r0, r6
 802c1b0:	f7ff ff3a 	bl	802c028 <__i2b>
 802c1b4:	2300      	movs	r3, #0
 802c1b6:	f8c8 0008 	str.w	r0, [r8, #8]
 802c1ba:	4604      	mov	r4, r0
 802c1bc:	6003      	str	r3, [r0, #0]
 802c1be:	f04f 0800 	mov.w	r8, #0
 802c1c2:	07eb      	lsls	r3, r5, #31
 802c1c4:	d50a      	bpl.n	802c1dc <__pow5mult+0x74>
 802c1c6:	4639      	mov	r1, r7
 802c1c8:	4622      	mov	r2, r4
 802c1ca:	4630      	mov	r0, r6
 802c1cc:	f7ff ff35 	bl	802c03a <__multiply>
 802c1d0:	4639      	mov	r1, r7
 802c1d2:	4681      	mov	r9, r0
 802c1d4:	4630      	mov	r0, r6
 802c1d6:	f7ff fe87 	bl	802bee8 <_Bfree>
 802c1da:	464f      	mov	r7, r9
 802c1dc:	106d      	asrs	r5, r5, #1
 802c1de:	d00b      	beq.n	802c1f8 <__pow5mult+0x90>
 802c1e0:	6820      	ldr	r0, [r4, #0]
 802c1e2:	b938      	cbnz	r0, 802c1f4 <__pow5mult+0x8c>
 802c1e4:	4622      	mov	r2, r4
 802c1e6:	4621      	mov	r1, r4
 802c1e8:	4630      	mov	r0, r6
 802c1ea:	f7ff ff26 	bl	802c03a <__multiply>
 802c1ee:	6020      	str	r0, [r4, #0]
 802c1f0:	f8c0 8000 	str.w	r8, [r0]
 802c1f4:	4604      	mov	r4, r0
 802c1f6:	e7e4      	b.n	802c1c2 <__pow5mult+0x5a>
 802c1f8:	4638      	mov	r0, r7
 802c1fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802c1fe:	bf00      	nop
 802c200:	0802cc78 	.word	0x0802cc78

0802c204 <__lshift>:
 802c204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802c208:	460c      	mov	r4, r1
 802c20a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 802c20e:	6923      	ldr	r3, [r4, #16]
 802c210:	6849      	ldr	r1, [r1, #4]
 802c212:	eb0a 0903 	add.w	r9, sl, r3
 802c216:	68a3      	ldr	r3, [r4, #8]
 802c218:	4607      	mov	r7, r0
 802c21a:	4616      	mov	r6, r2
 802c21c:	f109 0501 	add.w	r5, r9, #1
 802c220:	42ab      	cmp	r3, r5
 802c222:	db32      	blt.n	802c28a <__lshift+0x86>
 802c224:	4638      	mov	r0, r7
 802c226:	f7ff fe2b 	bl	802be80 <_Balloc>
 802c22a:	2300      	movs	r3, #0
 802c22c:	4680      	mov	r8, r0
 802c22e:	f100 0114 	add.w	r1, r0, #20
 802c232:	461a      	mov	r2, r3
 802c234:	4553      	cmp	r3, sl
 802c236:	db2b      	blt.n	802c290 <__lshift+0x8c>
 802c238:	6920      	ldr	r0, [r4, #16]
 802c23a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 802c23e:	f104 0314 	add.w	r3, r4, #20
 802c242:	f016 021f 	ands.w	r2, r6, #31
 802c246:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 802c24a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 802c24e:	d025      	beq.n	802c29c <__lshift+0x98>
 802c250:	f1c2 0e20 	rsb	lr, r2, #32
 802c254:	2000      	movs	r0, #0
 802c256:	681e      	ldr	r6, [r3, #0]
 802c258:	468a      	mov	sl, r1
 802c25a:	4096      	lsls	r6, r2
 802c25c:	4330      	orrs	r0, r6
 802c25e:	f84a 0b04 	str.w	r0, [sl], #4
 802c262:	f853 0b04 	ldr.w	r0, [r3], #4
 802c266:	459c      	cmp	ip, r3
 802c268:	fa20 f00e 	lsr.w	r0, r0, lr
 802c26c:	d814      	bhi.n	802c298 <__lshift+0x94>
 802c26e:	6048      	str	r0, [r1, #4]
 802c270:	b108      	cbz	r0, 802c276 <__lshift+0x72>
 802c272:	f109 0502 	add.w	r5, r9, #2
 802c276:	3d01      	subs	r5, #1
 802c278:	4638      	mov	r0, r7
 802c27a:	f8c8 5010 	str.w	r5, [r8, #16]
 802c27e:	4621      	mov	r1, r4
 802c280:	f7ff fe32 	bl	802bee8 <_Bfree>
 802c284:	4640      	mov	r0, r8
 802c286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802c28a:	3101      	adds	r1, #1
 802c28c:	005b      	lsls	r3, r3, #1
 802c28e:	e7c7      	b.n	802c220 <__lshift+0x1c>
 802c290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 802c294:	3301      	adds	r3, #1
 802c296:	e7cd      	b.n	802c234 <__lshift+0x30>
 802c298:	4651      	mov	r1, sl
 802c29a:	e7dc      	b.n	802c256 <__lshift+0x52>
 802c29c:	3904      	subs	r1, #4
 802c29e:	f853 2b04 	ldr.w	r2, [r3], #4
 802c2a2:	f841 2f04 	str.w	r2, [r1, #4]!
 802c2a6:	459c      	cmp	ip, r3
 802c2a8:	d8f9      	bhi.n	802c29e <__lshift+0x9a>
 802c2aa:	e7e4      	b.n	802c276 <__lshift+0x72>

0802c2ac <__mcmp>:
 802c2ac:	6903      	ldr	r3, [r0, #16]
 802c2ae:	690a      	ldr	r2, [r1, #16]
 802c2b0:	1a9b      	subs	r3, r3, r2
 802c2b2:	b530      	push	{r4, r5, lr}
 802c2b4:	d10c      	bne.n	802c2d0 <__mcmp+0x24>
 802c2b6:	0092      	lsls	r2, r2, #2
 802c2b8:	3014      	adds	r0, #20
 802c2ba:	3114      	adds	r1, #20
 802c2bc:	1884      	adds	r4, r0, r2
 802c2be:	4411      	add	r1, r2
 802c2c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 802c2c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 802c2c8:	4295      	cmp	r5, r2
 802c2ca:	d003      	beq.n	802c2d4 <__mcmp+0x28>
 802c2cc:	d305      	bcc.n	802c2da <__mcmp+0x2e>
 802c2ce:	2301      	movs	r3, #1
 802c2d0:	4618      	mov	r0, r3
 802c2d2:	bd30      	pop	{r4, r5, pc}
 802c2d4:	42a0      	cmp	r0, r4
 802c2d6:	d3f3      	bcc.n	802c2c0 <__mcmp+0x14>
 802c2d8:	e7fa      	b.n	802c2d0 <__mcmp+0x24>
 802c2da:	f04f 33ff 	mov.w	r3, #4294967295
 802c2de:	e7f7      	b.n	802c2d0 <__mcmp+0x24>

0802c2e0 <__mdiff>:
 802c2e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802c2e4:	460d      	mov	r5, r1
 802c2e6:	4607      	mov	r7, r0
 802c2e8:	4611      	mov	r1, r2
 802c2ea:	4628      	mov	r0, r5
 802c2ec:	4614      	mov	r4, r2
 802c2ee:	f7ff ffdd 	bl	802c2ac <__mcmp>
 802c2f2:	1e06      	subs	r6, r0, #0
 802c2f4:	d108      	bne.n	802c308 <__mdiff+0x28>
 802c2f6:	4631      	mov	r1, r6
 802c2f8:	4638      	mov	r0, r7
 802c2fa:	f7ff fdc1 	bl	802be80 <_Balloc>
 802c2fe:	2301      	movs	r3, #1
 802c300:	e9c0 3604 	strd	r3, r6, [r0, #16]
 802c304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802c308:	bfa4      	itt	ge
 802c30a:	4623      	movge	r3, r4
 802c30c:	462c      	movge	r4, r5
 802c30e:	4638      	mov	r0, r7
 802c310:	6861      	ldr	r1, [r4, #4]
 802c312:	bfa6      	itte	ge
 802c314:	461d      	movge	r5, r3
 802c316:	2600      	movge	r6, #0
 802c318:	2601      	movlt	r6, #1
 802c31a:	f7ff fdb1 	bl	802be80 <_Balloc>
 802c31e:	692b      	ldr	r3, [r5, #16]
 802c320:	60c6      	str	r6, [r0, #12]
 802c322:	6926      	ldr	r6, [r4, #16]
 802c324:	f105 0914 	add.w	r9, r5, #20
 802c328:	f104 0214 	add.w	r2, r4, #20
 802c32c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 802c330:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 802c334:	f100 0514 	add.w	r5, r0, #20
 802c338:	f04f 0e00 	mov.w	lr, #0
 802c33c:	f852 ab04 	ldr.w	sl, [r2], #4
 802c340:	f859 4b04 	ldr.w	r4, [r9], #4
 802c344:	fa1e f18a 	uxtah	r1, lr, sl
 802c348:	b2a3      	uxth	r3, r4
 802c34a:	1ac9      	subs	r1, r1, r3
 802c34c:	0c23      	lsrs	r3, r4, #16
 802c34e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 802c352:	eb03 4321 	add.w	r3, r3, r1, asr #16
 802c356:	b289      	uxth	r1, r1
 802c358:	ea4f 4e23 	mov.w	lr, r3, asr #16
 802c35c:	45c8      	cmp	r8, r9
 802c35e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 802c362:	4694      	mov	ip, r2
 802c364:	f845 3b04 	str.w	r3, [r5], #4
 802c368:	d8e8      	bhi.n	802c33c <__mdiff+0x5c>
 802c36a:	45bc      	cmp	ip, r7
 802c36c:	d304      	bcc.n	802c378 <__mdiff+0x98>
 802c36e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 802c372:	b183      	cbz	r3, 802c396 <__mdiff+0xb6>
 802c374:	6106      	str	r6, [r0, #16]
 802c376:	e7c5      	b.n	802c304 <__mdiff+0x24>
 802c378:	f85c 1b04 	ldr.w	r1, [ip], #4
 802c37c:	fa1e f381 	uxtah	r3, lr, r1
 802c380:	141a      	asrs	r2, r3, #16
 802c382:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 802c386:	b29b      	uxth	r3, r3
 802c388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 802c38c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 802c390:	f845 3b04 	str.w	r3, [r5], #4
 802c394:	e7e9      	b.n	802c36a <__mdiff+0x8a>
 802c396:	3e01      	subs	r6, #1
 802c398:	e7e9      	b.n	802c36e <__mdiff+0x8e>

0802c39a <__d2b>:
 802c39a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 802c39e:	460e      	mov	r6, r1
 802c3a0:	2101      	movs	r1, #1
 802c3a2:	ec59 8b10 	vmov	r8, r9, d0
 802c3a6:	4615      	mov	r5, r2
 802c3a8:	f7ff fd6a 	bl	802be80 <_Balloc>
 802c3ac:	f3c9 540a 	ubfx	r4, r9, #20, #11
 802c3b0:	4607      	mov	r7, r0
 802c3b2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 802c3b6:	bb34      	cbnz	r4, 802c406 <__d2b+0x6c>
 802c3b8:	9301      	str	r3, [sp, #4]
 802c3ba:	f1b8 0300 	subs.w	r3, r8, #0
 802c3be:	d027      	beq.n	802c410 <__d2b+0x76>
 802c3c0:	a802      	add	r0, sp, #8
 802c3c2:	f840 3d08 	str.w	r3, [r0, #-8]!
 802c3c6:	f7ff fe00 	bl	802bfca <__lo0bits>
 802c3ca:	9900      	ldr	r1, [sp, #0]
 802c3cc:	b1f0      	cbz	r0, 802c40c <__d2b+0x72>
 802c3ce:	9a01      	ldr	r2, [sp, #4]
 802c3d0:	f1c0 0320 	rsb	r3, r0, #32
 802c3d4:	fa02 f303 	lsl.w	r3, r2, r3
 802c3d8:	430b      	orrs	r3, r1
 802c3da:	40c2      	lsrs	r2, r0
 802c3dc:	617b      	str	r3, [r7, #20]
 802c3de:	9201      	str	r2, [sp, #4]
 802c3e0:	9b01      	ldr	r3, [sp, #4]
 802c3e2:	61bb      	str	r3, [r7, #24]
 802c3e4:	2b00      	cmp	r3, #0
 802c3e6:	bf14      	ite	ne
 802c3e8:	2102      	movne	r1, #2
 802c3ea:	2101      	moveq	r1, #1
 802c3ec:	6139      	str	r1, [r7, #16]
 802c3ee:	b1c4      	cbz	r4, 802c422 <__d2b+0x88>
 802c3f0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 802c3f4:	4404      	add	r4, r0
 802c3f6:	6034      	str	r4, [r6, #0]
 802c3f8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 802c3fc:	6028      	str	r0, [r5, #0]
 802c3fe:	4638      	mov	r0, r7
 802c400:	b003      	add	sp, #12
 802c402:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802c406:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 802c40a:	e7d5      	b.n	802c3b8 <__d2b+0x1e>
 802c40c:	6179      	str	r1, [r7, #20]
 802c40e:	e7e7      	b.n	802c3e0 <__d2b+0x46>
 802c410:	a801      	add	r0, sp, #4
 802c412:	f7ff fdda 	bl	802bfca <__lo0bits>
 802c416:	9b01      	ldr	r3, [sp, #4]
 802c418:	617b      	str	r3, [r7, #20]
 802c41a:	2101      	movs	r1, #1
 802c41c:	6139      	str	r1, [r7, #16]
 802c41e:	3020      	adds	r0, #32
 802c420:	e7e5      	b.n	802c3ee <__d2b+0x54>
 802c422:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 802c426:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 802c42a:	6030      	str	r0, [r6, #0]
 802c42c:	6918      	ldr	r0, [r3, #16]
 802c42e:	f7ff fdad 	bl	802bf8c <__hi0bits>
 802c432:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 802c436:	e7e1      	b.n	802c3fc <__d2b+0x62>

0802c438 <_calloc_r>:
 802c438:	b538      	push	{r3, r4, r5, lr}
 802c43a:	fb02 f401 	mul.w	r4, r2, r1
 802c43e:	4621      	mov	r1, r4
 802c440:	f000 f856 	bl	802c4f0 <_malloc_r>
 802c444:	4605      	mov	r5, r0
 802c446:	b118      	cbz	r0, 802c450 <_calloc_r+0x18>
 802c448:	4622      	mov	r2, r4
 802c44a:	2100      	movs	r1, #0
 802c44c:	f7fd ff3f 	bl	802a2ce <memset>
 802c450:	4628      	mov	r0, r5
 802c452:	bd38      	pop	{r3, r4, r5, pc}

0802c454 <_free_r>:
 802c454:	b538      	push	{r3, r4, r5, lr}
 802c456:	4605      	mov	r5, r0
 802c458:	2900      	cmp	r1, #0
 802c45a:	d045      	beq.n	802c4e8 <_free_r+0x94>
 802c45c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802c460:	1f0c      	subs	r4, r1, #4
 802c462:	2b00      	cmp	r3, #0
 802c464:	bfb8      	it	lt
 802c466:	18e4      	addlt	r4, r4, r3
 802c468:	f000 fa98 	bl	802c99c <__malloc_lock>
 802c46c:	4a1f      	ldr	r2, [pc, #124]	; (802c4ec <_free_r+0x98>)
 802c46e:	6813      	ldr	r3, [r2, #0]
 802c470:	4610      	mov	r0, r2
 802c472:	b933      	cbnz	r3, 802c482 <_free_r+0x2e>
 802c474:	6063      	str	r3, [r4, #4]
 802c476:	6014      	str	r4, [r2, #0]
 802c478:	4628      	mov	r0, r5
 802c47a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802c47e:	f000 ba8e 	b.w	802c99e <__malloc_unlock>
 802c482:	42a3      	cmp	r3, r4
 802c484:	d90c      	bls.n	802c4a0 <_free_r+0x4c>
 802c486:	6821      	ldr	r1, [r4, #0]
 802c488:	1862      	adds	r2, r4, r1
 802c48a:	4293      	cmp	r3, r2
 802c48c:	bf04      	itt	eq
 802c48e:	681a      	ldreq	r2, [r3, #0]
 802c490:	685b      	ldreq	r3, [r3, #4]
 802c492:	6063      	str	r3, [r4, #4]
 802c494:	bf04      	itt	eq
 802c496:	1852      	addeq	r2, r2, r1
 802c498:	6022      	streq	r2, [r4, #0]
 802c49a:	6004      	str	r4, [r0, #0]
 802c49c:	e7ec      	b.n	802c478 <_free_r+0x24>
 802c49e:	4613      	mov	r3, r2
 802c4a0:	685a      	ldr	r2, [r3, #4]
 802c4a2:	b10a      	cbz	r2, 802c4a8 <_free_r+0x54>
 802c4a4:	42a2      	cmp	r2, r4
 802c4a6:	d9fa      	bls.n	802c49e <_free_r+0x4a>
 802c4a8:	6819      	ldr	r1, [r3, #0]
 802c4aa:	1858      	adds	r0, r3, r1
 802c4ac:	42a0      	cmp	r0, r4
 802c4ae:	d10b      	bne.n	802c4c8 <_free_r+0x74>
 802c4b0:	6820      	ldr	r0, [r4, #0]
 802c4b2:	4401      	add	r1, r0
 802c4b4:	1858      	adds	r0, r3, r1
 802c4b6:	4282      	cmp	r2, r0
 802c4b8:	6019      	str	r1, [r3, #0]
 802c4ba:	d1dd      	bne.n	802c478 <_free_r+0x24>
 802c4bc:	6810      	ldr	r0, [r2, #0]
 802c4be:	6852      	ldr	r2, [r2, #4]
 802c4c0:	605a      	str	r2, [r3, #4]
 802c4c2:	4401      	add	r1, r0
 802c4c4:	6019      	str	r1, [r3, #0]
 802c4c6:	e7d7      	b.n	802c478 <_free_r+0x24>
 802c4c8:	d902      	bls.n	802c4d0 <_free_r+0x7c>
 802c4ca:	230c      	movs	r3, #12
 802c4cc:	602b      	str	r3, [r5, #0]
 802c4ce:	e7d3      	b.n	802c478 <_free_r+0x24>
 802c4d0:	6820      	ldr	r0, [r4, #0]
 802c4d2:	1821      	adds	r1, r4, r0
 802c4d4:	428a      	cmp	r2, r1
 802c4d6:	bf04      	itt	eq
 802c4d8:	6811      	ldreq	r1, [r2, #0]
 802c4da:	6852      	ldreq	r2, [r2, #4]
 802c4dc:	6062      	str	r2, [r4, #4]
 802c4de:	bf04      	itt	eq
 802c4e0:	1809      	addeq	r1, r1, r0
 802c4e2:	6021      	streq	r1, [r4, #0]
 802c4e4:	605c      	str	r4, [r3, #4]
 802c4e6:	e7c7      	b.n	802c478 <_free_r+0x24>
 802c4e8:	bd38      	pop	{r3, r4, r5, pc}
 802c4ea:	bf00      	nop
 802c4ec:	20011140 	.word	0x20011140

0802c4f0 <_malloc_r>:
 802c4f0:	b570      	push	{r4, r5, r6, lr}
 802c4f2:	1ccd      	adds	r5, r1, #3
 802c4f4:	f025 0503 	bic.w	r5, r5, #3
 802c4f8:	3508      	adds	r5, #8
 802c4fa:	2d0c      	cmp	r5, #12
 802c4fc:	bf38      	it	cc
 802c4fe:	250c      	movcc	r5, #12
 802c500:	2d00      	cmp	r5, #0
 802c502:	4606      	mov	r6, r0
 802c504:	db01      	blt.n	802c50a <_malloc_r+0x1a>
 802c506:	42a9      	cmp	r1, r5
 802c508:	d903      	bls.n	802c512 <_malloc_r+0x22>
 802c50a:	230c      	movs	r3, #12
 802c50c:	6033      	str	r3, [r6, #0]
 802c50e:	2000      	movs	r0, #0
 802c510:	bd70      	pop	{r4, r5, r6, pc}
 802c512:	f000 fa43 	bl	802c99c <__malloc_lock>
 802c516:	4a21      	ldr	r2, [pc, #132]	; (802c59c <_malloc_r+0xac>)
 802c518:	6814      	ldr	r4, [r2, #0]
 802c51a:	4621      	mov	r1, r4
 802c51c:	b991      	cbnz	r1, 802c544 <_malloc_r+0x54>
 802c51e:	4c20      	ldr	r4, [pc, #128]	; (802c5a0 <_malloc_r+0xb0>)
 802c520:	6823      	ldr	r3, [r4, #0]
 802c522:	b91b      	cbnz	r3, 802c52c <_malloc_r+0x3c>
 802c524:	4630      	mov	r0, r6
 802c526:	f000 f97d 	bl	802c824 <_sbrk_r>
 802c52a:	6020      	str	r0, [r4, #0]
 802c52c:	4629      	mov	r1, r5
 802c52e:	4630      	mov	r0, r6
 802c530:	f000 f978 	bl	802c824 <_sbrk_r>
 802c534:	1c43      	adds	r3, r0, #1
 802c536:	d124      	bne.n	802c582 <_malloc_r+0x92>
 802c538:	230c      	movs	r3, #12
 802c53a:	6033      	str	r3, [r6, #0]
 802c53c:	4630      	mov	r0, r6
 802c53e:	f000 fa2e 	bl	802c99e <__malloc_unlock>
 802c542:	e7e4      	b.n	802c50e <_malloc_r+0x1e>
 802c544:	680b      	ldr	r3, [r1, #0]
 802c546:	1b5b      	subs	r3, r3, r5
 802c548:	d418      	bmi.n	802c57c <_malloc_r+0x8c>
 802c54a:	2b0b      	cmp	r3, #11
 802c54c:	d90f      	bls.n	802c56e <_malloc_r+0x7e>
 802c54e:	600b      	str	r3, [r1, #0]
 802c550:	50cd      	str	r5, [r1, r3]
 802c552:	18cc      	adds	r4, r1, r3
 802c554:	4630      	mov	r0, r6
 802c556:	f000 fa22 	bl	802c99e <__malloc_unlock>
 802c55a:	f104 000b 	add.w	r0, r4, #11
 802c55e:	1d23      	adds	r3, r4, #4
 802c560:	f020 0007 	bic.w	r0, r0, #7
 802c564:	1ac3      	subs	r3, r0, r3
 802c566:	d0d3      	beq.n	802c510 <_malloc_r+0x20>
 802c568:	425a      	negs	r2, r3
 802c56a:	50e2      	str	r2, [r4, r3]
 802c56c:	e7d0      	b.n	802c510 <_malloc_r+0x20>
 802c56e:	428c      	cmp	r4, r1
 802c570:	684b      	ldr	r3, [r1, #4]
 802c572:	bf16      	itet	ne
 802c574:	6063      	strne	r3, [r4, #4]
 802c576:	6013      	streq	r3, [r2, #0]
 802c578:	460c      	movne	r4, r1
 802c57a:	e7eb      	b.n	802c554 <_malloc_r+0x64>
 802c57c:	460c      	mov	r4, r1
 802c57e:	6849      	ldr	r1, [r1, #4]
 802c580:	e7cc      	b.n	802c51c <_malloc_r+0x2c>
 802c582:	1cc4      	adds	r4, r0, #3
 802c584:	f024 0403 	bic.w	r4, r4, #3
 802c588:	42a0      	cmp	r0, r4
 802c58a:	d005      	beq.n	802c598 <_malloc_r+0xa8>
 802c58c:	1a21      	subs	r1, r4, r0
 802c58e:	4630      	mov	r0, r6
 802c590:	f000 f948 	bl	802c824 <_sbrk_r>
 802c594:	3001      	adds	r0, #1
 802c596:	d0cf      	beq.n	802c538 <_malloc_r+0x48>
 802c598:	6025      	str	r5, [r4, #0]
 802c59a:	e7db      	b.n	802c554 <_malloc_r+0x64>
 802c59c:	20011140 	.word	0x20011140
 802c5a0:	20011144 	.word	0x20011144

0802c5a4 <__sfputc_r>:
 802c5a4:	6893      	ldr	r3, [r2, #8]
 802c5a6:	3b01      	subs	r3, #1
 802c5a8:	2b00      	cmp	r3, #0
 802c5aa:	b410      	push	{r4}
 802c5ac:	6093      	str	r3, [r2, #8]
 802c5ae:	da08      	bge.n	802c5c2 <__sfputc_r+0x1e>
 802c5b0:	6994      	ldr	r4, [r2, #24]
 802c5b2:	42a3      	cmp	r3, r4
 802c5b4:	db01      	blt.n	802c5ba <__sfputc_r+0x16>
 802c5b6:	290a      	cmp	r1, #10
 802c5b8:	d103      	bne.n	802c5c2 <__sfputc_r+0x1e>
 802c5ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 802c5be:	f7fe bb67 	b.w	802ac90 <__swbuf_r>
 802c5c2:	6813      	ldr	r3, [r2, #0]
 802c5c4:	1c58      	adds	r0, r3, #1
 802c5c6:	6010      	str	r0, [r2, #0]
 802c5c8:	7019      	strb	r1, [r3, #0]
 802c5ca:	4608      	mov	r0, r1
 802c5cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 802c5d0:	4770      	bx	lr

0802c5d2 <__sfputs_r>:
 802c5d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c5d4:	4606      	mov	r6, r0
 802c5d6:	460f      	mov	r7, r1
 802c5d8:	4614      	mov	r4, r2
 802c5da:	18d5      	adds	r5, r2, r3
 802c5dc:	42ac      	cmp	r4, r5
 802c5de:	d101      	bne.n	802c5e4 <__sfputs_r+0x12>
 802c5e0:	2000      	movs	r0, #0
 802c5e2:	e007      	b.n	802c5f4 <__sfputs_r+0x22>
 802c5e4:	463a      	mov	r2, r7
 802c5e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 802c5ea:	4630      	mov	r0, r6
 802c5ec:	f7ff ffda 	bl	802c5a4 <__sfputc_r>
 802c5f0:	1c43      	adds	r3, r0, #1
 802c5f2:	d1f3      	bne.n	802c5dc <__sfputs_r+0xa>
 802c5f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802c5f8 <_vfiprintf_r>:
 802c5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802c5fc:	460c      	mov	r4, r1
 802c5fe:	b09d      	sub	sp, #116	; 0x74
 802c600:	4617      	mov	r7, r2
 802c602:	461d      	mov	r5, r3
 802c604:	4606      	mov	r6, r0
 802c606:	b118      	cbz	r0, 802c610 <_vfiprintf_r+0x18>
 802c608:	6983      	ldr	r3, [r0, #24]
 802c60a:	b90b      	cbnz	r3, 802c610 <_vfiprintf_r+0x18>
 802c60c:	f7ff fb34 	bl	802bc78 <__sinit>
 802c610:	4b7c      	ldr	r3, [pc, #496]	; (802c804 <_vfiprintf_r+0x20c>)
 802c612:	429c      	cmp	r4, r3
 802c614:	d158      	bne.n	802c6c8 <_vfiprintf_r+0xd0>
 802c616:	6874      	ldr	r4, [r6, #4]
 802c618:	89a3      	ldrh	r3, [r4, #12]
 802c61a:	0718      	lsls	r0, r3, #28
 802c61c:	d55e      	bpl.n	802c6dc <_vfiprintf_r+0xe4>
 802c61e:	6923      	ldr	r3, [r4, #16]
 802c620:	2b00      	cmp	r3, #0
 802c622:	d05b      	beq.n	802c6dc <_vfiprintf_r+0xe4>
 802c624:	2300      	movs	r3, #0
 802c626:	9309      	str	r3, [sp, #36]	; 0x24
 802c628:	2320      	movs	r3, #32
 802c62a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 802c62e:	2330      	movs	r3, #48	; 0x30
 802c630:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802c634:	9503      	str	r5, [sp, #12]
 802c636:	f04f 0b01 	mov.w	fp, #1
 802c63a:	46b8      	mov	r8, r7
 802c63c:	4645      	mov	r5, r8
 802c63e:	f815 3b01 	ldrb.w	r3, [r5], #1
 802c642:	b10b      	cbz	r3, 802c648 <_vfiprintf_r+0x50>
 802c644:	2b25      	cmp	r3, #37	; 0x25
 802c646:	d154      	bne.n	802c6f2 <_vfiprintf_r+0xfa>
 802c648:	ebb8 0a07 	subs.w	sl, r8, r7
 802c64c:	d00b      	beq.n	802c666 <_vfiprintf_r+0x6e>
 802c64e:	4653      	mov	r3, sl
 802c650:	463a      	mov	r2, r7
 802c652:	4621      	mov	r1, r4
 802c654:	4630      	mov	r0, r6
 802c656:	f7ff ffbc 	bl	802c5d2 <__sfputs_r>
 802c65a:	3001      	adds	r0, #1
 802c65c:	f000 80c2 	beq.w	802c7e4 <_vfiprintf_r+0x1ec>
 802c660:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802c662:	4453      	add	r3, sl
 802c664:	9309      	str	r3, [sp, #36]	; 0x24
 802c666:	f898 3000 	ldrb.w	r3, [r8]
 802c66a:	2b00      	cmp	r3, #0
 802c66c:	f000 80ba 	beq.w	802c7e4 <_vfiprintf_r+0x1ec>
 802c670:	2300      	movs	r3, #0
 802c672:	f04f 32ff 	mov.w	r2, #4294967295
 802c676:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802c67a:	9304      	str	r3, [sp, #16]
 802c67c:	9307      	str	r3, [sp, #28]
 802c67e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802c682:	931a      	str	r3, [sp, #104]	; 0x68
 802c684:	46a8      	mov	r8, r5
 802c686:	2205      	movs	r2, #5
 802c688:	f818 1b01 	ldrb.w	r1, [r8], #1
 802c68c:	485e      	ldr	r0, [pc, #376]	; (802c808 <_vfiprintf_r+0x210>)
 802c68e:	f7f3 fcdf 	bl	8020050 <memchr>
 802c692:	9b04      	ldr	r3, [sp, #16]
 802c694:	bb78      	cbnz	r0, 802c6f6 <_vfiprintf_r+0xfe>
 802c696:	06d9      	lsls	r1, r3, #27
 802c698:	bf44      	itt	mi
 802c69a:	2220      	movmi	r2, #32
 802c69c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 802c6a0:	071a      	lsls	r2, r3, #28
 802c6a2:	bf44      	itt	mi
 802c6a4:	222b      	movmi	r2, #43	; 0x2b
 802c6a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 802c6aa:	782a      	ldrb	r2, [r5, #0]
 802c6ac:	2a2a      	cmp	r2, #42	; 0x2a
 802c6ae:	d02a      	beq.n	802c706 <_vfiprintf_r+0x10e>
 802c6b0:	9a07      	ldr	r2, [sp, #28]
 802c6b2:	46a8      	mov	r8, r5
 802c6b4:	2000      	movs	r0, #0
 802c6b6:	250a      	movs	r5, #10
 802c6b8:	4641      	mov	r1, r8
 802c6ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 802c6be:	3b30      	subs	r3, #48	; 0x30
 802c6c0:	2b09      	cmp	r3, #9
 802c6c2:	d969      	bls.n	802c798 <_vfiprintf_r+0x1a0>
 802c6c4:	b360      	cbz	r0, 802c720 <_vfiprintf_r+0x128>
 802c6c6:	e024      	b.n	802c712 <_vfiprintf_r+0x11a>
 802c6c8:	4b50      	ldr	r3, [pc, #320]	; (802c80c <_vfiprintf_r+0x214>)
 802c6ca:	429c      	cmp	r4, r3
 802c6cc:	d101      	bne.n	802c6d2 <_vfiprintf_r+0xda>
 802c6ce:	68b4      	ldr	r4, [r6, #8]
 802c6d0:	e7a2      	b.n	802c618 <_vfiprintf_r+0x20>
 802c6d2:	4b4f      	ldr	r3, [pc, #316]	; (802c810 <_vfiprintf_r+0x218>)
 802c6d4:	429c      	cmp	r4, r3
 802c6d6:	bf08      	it	eq
 802c6d8:	68f4      	ldreq	r4, [r6, #12]
 802c6da:	e79d      	b.n	802c618 <_vfiprintf_r+0x20>
 802c6dc:	4621      	mov	r1, r4
 802c6de:	4630      	mov	r0, r6
 802c6e0:	f7fe fb28 	bl	802ad34 <__swsetup_r>
 802c6e4:	2800      	cmp	r0, #0
 802c6e6:	d09d      	beq.n	802c624 <_vfiprintf_r+0x2c>
 802c6e8:	f04f 30ff 	mov.w	r0, #4294967295
 802c6ec:	b01d      	add	sp, #116	; 0x74
 802c6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802c6f2:	46a8      	mov	r8, r5
 802c6f4:	e7a2      	b.n	802c63c <_vfiprintf_r+0x44>
 802c6f6:	4a44      	ldr	r2, [pc, #272]	; (802c808 <_vfiprintf_r+0x210>)
 802c6f8:	1a80      	subs	r0, r0, r2
 802c6fa:	fa0b f000 	lsl.w	r0, fp, r0
 802c6fe:	4318      	orrs	r0, r3
 802c700:	9004      	str	r0, [sp, #16]
 802c702:	4645      	mov	r5, r8
 802c704:	e7be      	b.n	802c684 <_vfiprintf_r+0x8c>
 802c706:	9a03      	ldr	r2, [sp, #12]
 802c708:	1d11      	adds	r1, r2, #4
 802c70a:	6812      	ldr	r2, [r2, #0]
 802c70c:	9103      	str	r1, [sp, #12]
 802c70e:	2a00      	cmp	r2, #0
 802c710:	db01      	blt.n	802c716 <_vfiprintf_r+0x11e>
 802c712:	9207      	str	r2, [sp, #28]
 802c714:	e004      	b.n	802c720 <_vfiprintf_r+0x128>
 802c716:	4252      	negs	r2, r2
 802c718:	f043 0302 	orr.w	r3, r3, #2
 802c71c:	9207      	str	r2, [sp, #28]
 802c71e:	9304      	str	r3, [sp, #16]
 802c720:	f898 3000 	ldrb.w	r3, [r8]
 802c724:	2b2e      	cmp	r3, #46	; 0x2e
 802c726:	d10e      	bne.n	802c746 <_vfiprintf_r+0x14e>
 802c728:	f898 3001 	ldrb.w	r3, [r8, #1]
 802c72c:	2b2a      	cmp	r3, #42	; 0x2a
 802c72e:	d138      	bne.n	802c7a2 <_vfiprintf_r+0x1aa>
 802c730:	9b03      	ldr	r3, [sp, #12]
 802c732:	1d1a      	adds	r2, r3, #4
 802c734:	681b      	ldr	r3, [r3, #0]
 802c736:	9203      	str	r2, [sp, #12]
 802c738:	2b00      	cmp	r3, #0
 802c73a:	bfb8      	it	lt
 802c73c:	f04f 33ff 	movlt.w	r3, #4294967295
 802c740:	f108 0802 	add.w	r8, r8, #2
 802c744:	9305      	str	r3, [sp, #20]
 802c746:	4d33      	ldr	r5, [pc, #204]	; (802c814 <_vfiprintf_r+0x21c>)
 802c748:	f898 1000 	ldrb.w	r1, [r8]
 802c74c:	2203      	movs	r2, #3
 802c74e:	4628      	mov	r0, r5
 802c750:	f7f3 fc7e 	bl	8020050 <memchr>
 802c754:	b140      	cbz	r0, 802c768 <_vfiprintf_r+0x170>
 802c756:	2340      	movs	r3, #64	; 0x40
 802c758:	1b40      	subs	r0, r0, r5
 802c75a:	fa03 f000 	lsl.w	r0, r3, r0
 802c75e:	9b04      	ldr	r3, [sp, #16]
 802c760:	4303      	orrs	r3, r0
 802c762:	f108 0801 	add.w	r8, r8, #1
 802c766:	9304      	str	r3, [sp, #16]
 802c768:	f898 1000 	ldrb.w	r1, [r8]
 802c76c:	482a      	ldr	r0, [pc, #168]	; (802c818 <_vfiprintf_r+0x220>)
 802c76e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802c772:	2206      	movs	r2, #6
 802c774:	f108 0701 	add.w	r7, r8, #1
 802c778:	f7f3 fc6a 	bl	8020050 <memchr>
 802c77c:	2800      	cmp	r0, #0
 802c77e:	d037      	beq.n	802c7f0 <_vfiprintf_r+0x1f8>
 802c780:	4b26      	ldr	r3, [pc, #152]	; (802c81c <_vfiprintf_r+0x224>)
 802c782:	bb1b      	cbnz	r3, 802c7cc <_vfiprintf_r+0x1d4>
 802c784:	9b03      	ldr	r3, [sp, #12]
 802c786:	3307      	adds	r3, #7
 802c788:	f023 0307 	bic.w	r3, r3, #7
 802c78c:	3308      	adds	r3, #8
 802c78e:	9303      	str	r3, [sp, #12]
 802c790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802c792:	444b      	add	r3, r9
 802c794:	9309      	str	r3, [sp, #36]	; 0x24
 802c796:	e750      	b.n	802c63a <_vfiprintf_r+0x42>
 802c798:	fb05 3202 	mla	r2, r5, r2, r3
 802c79c:	2001      	movs	r0, #1
 802c79e:	4688      	mov	r8, r1
 802c7a0:	e78a      	b.n	802c6b8 <_vfiprintf_r+0xc0>
 802c7a2:	2300      	movs	r3, #0
 802c7a4:	f108 0801 	add.w	r8, r8, #1
 802c7a8:	9305      	str	r3, [sp, #20]
 802c7aa:	4619      	mov	r1, r3
 802c7ac:	250a      	movs	r5, #10
 802c7ae:	4640      	mov	r0, r8
 802c7b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 802c7b4:	3a30      	subs	r2, #48	; 0x30
 802c7b6:	2a09      	cmp	r2, #9
 802c7b8:	d903      	bls.n	802c7c2 <_vfiprintf_r+0x1ca>
 802c7ba:	2b00      	cmp	r3, #0
 802c7bc:	d0c3      	beq.n	802c746 <_vfiprintf_r+0x14e>
 802c7be:	9105      	str	r1, [sp, #20]
 802c7c0:	e7c1      	b.n	802c746 <_vfiprintf_r+0x14e>
 802c7c2:	fb05 2101 	mla	r1, r5, r1, r2
 802c7c6:	2301      	movs	r3, #1
 802c7c8:	4680      	mov	r8, r0
 802c7ca:	e7f0      	b.n	802c7ae <_vfiprintf_r+0x1b6>
 802c7cc:	ab03      	add	r3, sp, #12
 802c7ce:	9300      	str	r3, [sp, #0]
 802c7d0:	4622      	mov	r2, r4
 802c7d2:	4b13      	ldr	r3, [pc, #76]	; (802c820 <_vfiprintf_r+0x228>)
 802c7d4:	a904      	add	r1, sp, #16
 802c7d6:	4630      	mov	r0, r6
 802c7d8:	f7fd fe16 	bl	802a408 <_printf_float>
 802c7dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 802c7e0:	4681      	mov	r9, r0
 802c7e2:	d1d5      	bne.n	802c790 <_vfiprintf_r+0x198>
 802c7e4:	89a3      	ldrh	r3, [r4, #12]
 802c7e6:	065b      	lsls	r3, r3, #25
 802c7e8:	f53f af7e 	bmi.w	802c6e8 <_vfiprintf_r+0xf0>
 802c7ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 802c7ee:	e77d      	b.n	802c6ec <_vfiprintf_r+0xf4>
 802c7f0:	ab03      	add	r3, sp, #12
 802c7f2:	9300      	str	r3, [sp, #0]
 802c7f4:	4622      	mov	r2, r4
 802c7f6:	4b0a      	ldr	r3, [pc, #40]	; (802c820 <_vfiprintf_r+0x228>)
 802c7f8:	a904      	add	r1, sp, #16
 802c7fa:	4630      	mov	r0, r6
 802c7fc:	f7fe f8ba 	bl	802a974 <_printf_i>
 802c800:	e7ec      	b.n	802c7dc <_vfiprintf_r+0x1e4>
 802c802:	bf00      	nop
 802c804:	0802cb48 	.word	0x0802cb48
 802c808:	0802cc84 	.word	0x0802cc84
 802c80c:	0802cb68 	.word	0x0802cb68
 802c810:	0802cb28 	.word	0x0802cb28
 802c814:	0802cc8a 	.word	0x0802cc8a
 802c818:	0802cc8e 	.word	0x0802cc8e
 802c81c:	0802a409 	.word	0x0802a409
 802c820:	0802c5d3 	.word	0x0802c5d3

0802c824 <_sbrk_r>:
 802c824:	b538      	push	{r3, r4, r5, lr}
 802c826:	4c06      	ldr	r4, [pc, #24]	; (802c840 <_sbrk_r+0x1c>)
 802c828:	2300      	movs	r3, #0
 802c82a:	4605      	mov	r5, r0
 802c82c:	4608      	mov	r0, r1
 802c82e:	6023      	str	r3, [r4, #0]
 802c830:	f7f9 f9e6 	bl	8025c00 <_sbrk>
 802c834:	1c43      	adds	r3, r0, #1
 802c836:	d102      	bne.n	802c83e <_sbrk_r+0x1a>
 802c838:	6823      	ldr	r3, [r4, #0]
 802c83a:	b103      	cbz	r3, 802c83e <_sbrk_r+0x1a>
 802c83c:	602b      	str	r3, [r5, #0]
 802c83e:	bd38      	pop	{r3, r4, r5, pc}
 802c840:	20011544 	.word	0x20011544

0802c844 <__sread>:
 802c844:	b510      	push	{r4, lr}
 802c846:	460c      	mov	r4, r1
 802c848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c84c:	f000 f8a8 	bl	802c9a0 <_read_r>
 802c850:	2800      	cmp	r0, #0
 802c852:	bfab      	itete	ge
 802c854:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 802c856:	89a3      	ldrhlt	r3, [r4, #12]
 802c858:	181b      	addge	r3, r3, r0
 802c85a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 802c85e:	bfac      	ite	ge
 802c860:	6563      	strge	r3, [r4, #84]	; 0x54
 802c862:	81a3      	strhlt	r3, [r4, #12]
 802c864:	bd10      	pop	{r4, pc}

0802c866 <__swrite>:
 802c866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802c86a:	461f      	mov	r7, r3
 802c86c:	898b      	ldrh	r3, [r1, #12]
 802c86e:	05db      	lsls	r3, r3, #23
 802c870:	4605      	mov	r5, r0
 802c872:	460c      	mov	r4, r1
 802c874:	4616      	mov	r6, r2
 802c876:	d505      	bpl.n	802c884 <__swrite+0x1e>
 802c878:	2302      	movs	r3, #2
 802c87a:	2200      	movs	r2, #0
 802c87c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c880:	f000 f868 	bl	802c954 <_lseek_r>
 802c884:	89a3      	ldrh	r3, [r4, #12]
 802c886:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 802c88a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 802c88e:	81a3      	strh	r3, [r4, #12]
 802c890:	4632      	mov	r2, r6
 802c892:	463b      	mov	r3, r7
 802c894:	4628      	mov	r0, r5
 802c896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 802c89a:	f000 b817 	b.w	802c8cc <_write_r>

0802c89e <__sseek>:
 802c89e:	b510      	push	{r4, lr}
 802c8a0:	460c      	mov	r4, r1
 802c8a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c8a6:	f000 f855 	bl	802c954 <_lseek_r>
 802c8aa:	1c43      	adds	r3, r0, #1
 802c8ac:	89a3      	ldrh	r3, [r4, #12]
 802c8ae:	bf15      	itete	ne
 802c8b0:	6560      	strne	r0, [r4, #84]	; 0x54
 802c8b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 802c8b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 802c8ba:	81a3      	strheq	r3, [r4, #12]
 802c8bc:	bf18      	it	ne
 802c8be:	81a3      	strhne	r3, [r4, #12]
 802c8c0:	bd10      	pop	{r4, pc}

0802c8c2 <__sclose>:
 802c8c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802c8c6:	f000 b813 	b.w	802c8f0 <_close_r>
	...

0802c8cc <_write_r>:
 802c8cc:	b538      	push	{r3, r4, r5, lr}
 802c8ce:	4c07      	ldr	r4, [pc, #28]	; (802c8ec <_write_r+0x20>)
 802c8d0:	4605      	mov	r5, r0
 802c8d2:	4608      	mov	r0, r1
 802c8d4:	4611      	mov	r1, r2
 802c8d6:	2200      	movs	r2, #0
 802c8d8:	6022      	str	r2, [r4, #0]
 802c8da:	461a      	mov	r2, r3
 802c8dc:	f7f9 f923 	bl	8025b26 <_write>
 802c8e0:	1c43      	adds	r3, r0, #1
 802c8e2:	d102      	bne.n	802c8ea <_write_r+0x1e>
 802c8e4:	6823      	ldr	r3, [r4, #0]
 802c8e6:	b103      	cbz	r3, 802c8ea <_write_r+0x1e>
 802c8e8:	602b      	str	r3, [r5, #0]
 802c8ea:	bd38      	pop	{r3, r4, r5, pc}
 802c8ec:	20011544 	.word	0x20011544

0802c8f0 <_close_r>:
 802c8f0:	b538      	push	{r3, r4, r5, lr}
 802c8f2:	4c06      	ldr	r4, [pc, #24]	; (802c90c <_close_r+0x1c>)
 802c8f4:	2300      	movs	r3, #0
 802c8f6:	4605      	mov	r5, r0
 802c8f8:	4608      	mov	r0, r1
 802c8fa:	6023      	str	r3, [r4, #0]
 802c8fc:	f7f9 f94c 	bl	8025b98 <_close>
 802c900:	1c43      	adds	r3, r0, #1
 802c902:	d102      	bne.n	802c90a <_close_r+0x1a>
 802c904:	6823      	ldr	r3, [r4, #0]
 802c906:	b103      	cbz	r3, 802c90a <_close_r+0x1a>
 802c908:	602b      	str	r3, [r5, #0]
 802c90a:	bd38      	pop	{r3, r4, r5, pc}
 802c90c:	20011544 	.word	0x20011544

0802c910 <_fstat_r>:
 802c910:	b538      	push	{r3, r4, r5, lr}
 802c912:	4c07      	ldr	r4, [pc, #28]	; (802c930 <_fstat_r+0x20>)
 802c914:	2300      	movs	r3, #0
 802c916:	4605      	mov	r5, r0
 802c918:	4608      	mov	r0, r1
 802c91a:	4611      	mov	r1, r2
 802c91c:	6023      	str	r3, [r4, #0]
 802c91e:	f7f9 f947 	bl	8025bb0 <_fstat>
 802c922:	1c43      	adds	r3, r0, #1
 802c924:	d102      	bne.n	802c92c <_fstat_r+0x1c>
 802c926:	6823      	ldr	r3, [r4, #0]
 802c928:	b103      	cbz	r3, 802c92c <_fstat_r+0x1c>
 802c92a:	602b      	str	r3, [r5, #0]
 802c92c:	bd38      	pop	{r3, r4, r5, pc}
 802c92e:	bf00      	nop
 802c930:	20011544 	.word	0x20011544

0802c934 <_isatty_r>:
 802c934:	b538      	push	{r3, r4, r5, lr}
 802c936:	4c06      	ldr	r4, [pc, #24]	; (802c950 <_isatty_r+0x1c>)
 802c938:	2300      	movs	r3, #0
 802c93a:	4605      	mov	r5, r0
 802c93c:	4608      	mov	r0, r1
 802c93e:	6023      	str	r3, [r4, #0]
 802c940:	f7f9 f946 	bl	8025bd0 <_isatty>
 802c944:	1c43      	adds	r3, r0, #1
 802c946:	d102      	bne.n	802c94e <_isatty_r+0x1a>
 802c948:	6823      	ldr	r3, [r4, #0]
 802c94a:	b103      	cbz	r3, 802c94e <_isatty_r+0x1a>
 802c94c:	602b      	str	r3, [r5, #0]
 802c94e:	bd38      	pop	{r3, r4, r5, pc}
 802c950:	20011544 	.word	0x20011544

0802c954 <_lseek_r>:
 802c954:	b538      	push	{r3, r4, r5, lr}
 802c956:	4c07      	ldr	r4, [pc, #28]	; (802c974 <_lseek_r+0x20>)
 802c958:	4605      	mov	r5, r0
 802c95a:	4608      	mov	r0, r1
 802c95c:	4611      	mov	r1, r2
 802c95e:	2200      	movs	r2, #0
 802c960:	6022      	str	r2, [r4, #0]
 802c962:	461a      	mov	r2, r3
 802c964:	f7f9 f93f 	bl	8025be6 <_lseek>
 802c968:	1c43      	adds	r3, r0, #1
 802c96a:	d102      	bne.n	802c972 <_lseek_r+0x1e>
 802c96c:	6823      	ldr	r3, [r4, #0]
 802c96e:	b103      	cbz	r3, 802c972 <_lseek_r+0x1e>
 802c970:	602b      	str	r3, [r5, #0]
 802c972:	bd38      	pop	{r3, r4, r5, pc}
 802c974:	20011544 	.word	0x20011544

0802c978 <__ascii_mbtowc>:
 802c978:	b082      	sub	sp, #8
 802c97a:	b901      	cbnz	r1, 802c97e <__ascii_mbtowc+0x6>
 802c97c:	a901      	add	r1, sp, #4
 802c97e:	b142      	cbz	r2, 802c992 <__ascii_mbtowc+0x1a>
 802c980:	b14b      	cbz	r3, 802c996 <__ascii_mbtowc+0x1e>
 802c982:	7813      	ldrb	r3, [r2, #0]
 802c984:	600b      	str	r3, [r1, #0]
 802c986:	7812      	ldrb	r2, [r2, #0]
 802c988:	1c10      	adds	r0, r2, #0
 802c98a:	bf18      	it	ne
 802c98c:	2001      	movne	r0, #1
 802c98e:	b002      	add	sp, #8
 802c990:	4770      	bx	lr
 802c992:	4610      	mov	r0, r2
 802c994:	e7fb      	b.n	802c98e <__ascii_mbtowc+0x16>
 802c996:	f06f 0001 	mvn.w	r0, #1
 802c99a:	e7f8      	b.n	802c98e <__ascii_mbtowc+0x16>

0802c99c <__malloc_lock>:
 802c99c:	4770      	bx	lr

0802c99e <__malloc_unlock>:
 802c99e:	4770      	bx	lr

0802c9a0 <_read_r>:
 802c9a0:	b538      	push	{r3, r4, r5, lr}
 802c9a2:	4c07      	ldr	r4, [pc, #28]	; (802c9c0 <_read_r+0x20>)
 802c9a4:	4605      	mov	r5, r0
 802c9a6:	4608      	mov	r0, r1
 802c9a8:	4611      	mov	r1, r2
 802c9aa:	2200      	movs	r2, #0
 802c9ac:	6022      	str	r2, [r4, #0]
 802c9ae:	461a      	mov	r2, r3
 802c9b0:	f7f9 f8d5 	bl	8025b5e <_read>
 802c9b4:	1c43      	adds	r3, r0, #1
 802c9b6:	d102      	bne.n	802c9be <_read_r+0x1e>
 802c9b8:	6823      	ldr	r3, [r4, #0]
 802c9ba:	b103      	cbz	r3, 802c9be <_read_r+0x1e>
 802c9bc:	602b      	str	r3, [r5, #0]
 802c9be:	bd38      	pop	{r3, r4, r5, pc}
 802c9c0:	20011544 	.word	0x20011544

0802c9c4 <__ascii_wctomb>:
 802c9c4:	b149      	cbz	r1, 802c9da <__ascii_wctomb+0x16>
 802c9c6:	2aff      	cmp	r2, #255	; 0xff
 802c9c8:	bf85      	ittet	hi
 802c9ca:	238a      	movhi	r3, #138	; 0x8a
 802c9cc:	6003      	strhi	r3, [r0, #0]
 802c9ce:	700a      	strbls	r2, [r1, #0]
 802c9d0:	f04f 30ff 	movhi.w	r0, #4294967295
 802c9d4:	bf98      	it	ls
 802c9d6:	2001      	movls	r0, #1
 802c9d8:	4770      	bx	lr
 802c9da:	4608      	mov	r0, r1
 802c9dc:	4770      	bx	lr
	...

0802c9e0 <_init>:
 802c9e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c9e2:	bf00      	nop
 802c9e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802c9e6:	bc08      	pop	{r3}
 802c9e8:	469e      	mov	lr, r3
 802c9ea:	4770      	bx	lr

0802c9ec <_fini>:
 802c9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802c9ee:	bf00      	nop
 802c9f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802c9f2:	bc08      	pop	{r3}
 802c9f4:	469e      	mov	lr, r3
 802c9f6:	4770      	bx	lr
