{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650243490435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650243490435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:58:10 2022 " "Processing started: Sun Apr 17 20:58:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650243490435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243490435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243490435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650243490663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650243490663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650243495005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/sevenseg_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/sevenseg_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEVENSEG_OUTPUT " "Found entity 1: SEVENSEG_OUTPUT" {  } { { "output_files/SEVENSEG_OUTPUT.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/SEVENSEG_OUTPUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650243495006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decimaltohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decimaltohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimalToHex " "Found entity 1: decimalToHex" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650243495007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495007 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(319) " "Verilog HDL Instantiation warning at Final_Project.sv(319): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 319 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495007 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(320) " "Verilog HDL Instantiation warning at Final_Project.sv(320): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 320 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(321) " "Verilog HDL Instantiation warning at Final_Project.sv(321): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 321 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(322) " "Verilog HDL Instantiation warning at Final_Project.sv(322): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 322 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(323) " "Verilog HDL Instantiation warning at Final_Project.sv(323): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 323 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(324) " "Verilog HDL Instantiation warning at Final_Project.sv(324): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 324 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(327) " "Verilog HDL Instantiation warning at Final_Project.sv(327): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 327 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(328) " "Verilog HDL Instantiation warning at Final_Project.sv(328): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 328 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(329) " "Verilog HDL Instantiation warning at Final_Project.sv(329): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 329 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(330) " "Verilog HDL Instantiation warning at Final_Project.sv(330): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 330 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(331) " "Verilog HDL Instantiation warning at Final_Project.sv(331): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 331 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Final_Project.sv(332) " "Verilog HDL Instantiation warning at Final_Project.sv(332): instance has no name" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 332 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1650243495008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650243495025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Final_Project.sv(129) " "Verilog HDL assignment warning at Final_Project.sv(129): truncated value with size 32 to match size of target (8)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243495026 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Final_Project.sv(154) " "Verilog HDL assignment warning at Final_Project.sv(154): truncated value with size 32 to match size of target (8)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243495026 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Final_Project.sv(155) " "Verilog HDL assignment warning at Final_Project.sv(155): truncated value with size 32 to match size of target (8)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243495026 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_Project.sv(168) " "Verilog HDL assignment warning at Final_Project.sv(168): truncated value with size 32 to match size of target (4)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243495026 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Final_Project.sv(195) " "Verilog HDL assignment warning at Final_Project.sv(195): truncated value with size 32 to match size of target (8)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243495027 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Final_Project.sv(226) " "Verilog HDL assignment warning at Final_Project.sv(226): truncated value with size 32 to match size of target (10)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243495027 "|Final_Project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Final_Project.sv(254) " "Verilog HDL assignment warning at Final_Project.sv(254): truncated value with size 32 to match size of target (4)" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650243495027 "|Final_Project"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "USERINPUT\[7..3\] 0 Final_Project.sv(53) " "Net \"USERINPUT\[7..3\]\" at Final_Project.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650243495030 "|Final_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimalToHex decimalToHex:comb_1249 " "Elaborating entity \"decimalToHex\" for hierarchy \"decimalToHex:comb_1249\"" {  } { { "Final_Project.sv" "comb_1249" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650243495046 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decimalToHex.sv(11) " "Verilog HDL Case Statement warning at decimalToHex.sv(11): incomplete case statement has no default case item" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decimal_reg decimalToHex.sv(11) " "Verilog HDL Always Construct warning at decimalToHex.sv(11): inferring latch(es) for variable \"decimal_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex\[8\] decimalToHex.sv(4) " "Output port \"Hex\[8\]\" at decimalToHex.sv(4) has no driver" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[0\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[0\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[1\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[1\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[2\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[2\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[3\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[3\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[4\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[4\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[5\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[5\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[6\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[6\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decimal_reg\[7\] decimalToHex.sv(11) " "Inferred latch for \"decimal_reg\[7\]\" at decimalToHex.sv(11)" {  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243495047 "|Final_Project|decimalToHex:comb_681"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVENSEG_OUTPUT SEVENSEG_OUTPUT:comb_1255 " "Elaborating entity \"SEVENSEG_OUTPUT\" for hierarchy \"SEVENSEG_OUTPUT:comb_1255\"" {  } { { "Final_Project.sv" "comb_1255" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650243495049 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650243495388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[1\] " "Latch decimalToHex:comb_1249\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[2\] " "Latch decimalToHex:comb_1249\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[3\] " "Latch decimalToHex:comb_1249\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[4\] " "Latch decimalToHex:comb_1249\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[5\] " "Latch decimalToHex:comb_1249\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[6\] " "Latch decimalToHex:comb_1249\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1249\|decimal_reg\[7\] " "Latch decimalToHex:comb_1249\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX0_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[1\] " "Latch decimalToHex:comb_1250\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[2\] " "Latch decimalToHex:comb_1250\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[2\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[2\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[3\] " "Latch decimalToHex:comb_1250\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[4\] " "Latch decimalToHex:comb_1250\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[5\] " "Latch decimalToHex:comb_1250\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[2\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[2\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[6\] " "Latch decimalToHex:comb_1250\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[4\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[4\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1250\|decimal_reg\[7\] " "Latch decimalToHex:comb_1250\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[2\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[2\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[1\] " "Latch decimalToHex:comb_1251\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[4\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[4\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[2\] " "Latch decimalToHex:comb_1251\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[3\] " "Latch decimalToHex:comb_1251\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495392 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[4\] " "Latch decimalToHex:comb_1251\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[5\] " "Latch decimalToHex:comb_1251\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[6\] " "Latch decimalToHex:comb_1251\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1251\|decimal_reg\[7\] " "Latch decimalToHex:comb_1251\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX2_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX2_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[1\] " "Latch decimalToHex:comb_1252\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[2\] " "Latch decimalToHex:comb_1252\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[3\] " "Latch decimalToHex:comb_1252\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[4\] " "Latch decimalToHex:comb_1252\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[5\] " "Latch decimalToHex:comb_1252\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[6\] " "Latch decimalToHex:comb_1252\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1252\|decimal_reg\[7\] " "Latch decimalToHex:comb_1252\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX3_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX3_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[2\] " "Latch decimalToHex:comb_1253\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[5\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[5\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[3\] " "Latch decimalToHex:comb_1253\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX1_input\[5\] " "Ports D and ENA on the latch are fed by the same signal HEX1_input\[5\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[4\] " "Latch decimalToHex:comb_1253\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX4_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX4_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[5\] " "Latch decimalToHex:comb_1253\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX4_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX4_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[6\] " "Latch decimalToHex:comb_1253\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX4_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX4_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1253\|decimal_reg\[7\] " "Latch decimalToHex:comb_1253\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX4_input\[0\] " "Ports D and ENA on the latch are fed by the same signal HEX4_input\[0\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[1\] " "Latch decimalToHex:comb_1254\|decimal_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[3\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[2\] " "Latch decimalToHex:comb_1254\|decimal_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[3\] " "Latch decimalToHex:comb_1254\|decimal_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[4\] " "Latch decimalToHex:comb_1254\|decimal_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495393 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[5\] " "Latch decimalToHex:comb_1254\|decimal_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495394 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[6\] " "Latch decimalToHex:comb_1254\|decimal_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495394 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decimalToHex:comb_1254\|decimal_reg\[7\] " "Latch decimalToHex:comb_1254\|decimal_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HEX5_input\[6\] " "Ports D and ENA on the latch are fed by the same signal HEX5_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650243495394 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650243495394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "moleLED\[5\] GND " "Pin \"moleLED\[5\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|moleLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "moleLED\[10\] GND " "Pin \"moleLED\[10\]\" is stuck at GND" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650243495476 "|Final_Project|moleLED[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650243495476 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650243495525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650243496076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650243496193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650243496193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650243496220 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650243496220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650243496220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650243496220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650243496232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:58:16 2022 " "Processing ended: Sun Apr 17 20:58:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650243496232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650243496232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650243496232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650243496232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650243497175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650243497175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:58:16 2022 " "Processing started: Sun Apr 17 20:58:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650243497175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650243497175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650243497175 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650243497244 ""}
{ "Info" "0" "" "Project  = Final_Project" {  } {  } 0 0 "Project  = Final_Project" 0 0 "Fitter" 0 0 1650243497244 ""}
{ "Info" "0" "" "Revision = Final_Project" {  } {  } 0 0 "Revision = Final_Project" 0 0 "Fitter" 0 0 1650243497244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650243497289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650243497290 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Final_Project 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Final_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650243497294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650243497317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650243497317 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650243497435 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650243497439 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650243497495 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650243497497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650243497497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650243497497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650243497497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650243497497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650243497497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650243497497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650243497497 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650243497497 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650243497497 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650243497497 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650243497497 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650243497497 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650243497498 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 71 " "No exact pin location assignment(s) for 2 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650243497676 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650243498037 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final_Project.sdc " "Synopsys Design Constraints File file not found: 'Final_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650243498037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650243498037 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1250\|WideOr0~0  from: dataa  to: combout " "Cell: comb_1250\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243498040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1250\|WideOr0~2  from: datad  to: combout " "Cell: comb_1250\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243498040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1253\|WideOr0~0  from: datab  to: combout " "Cell: comb_1253\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243498040 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1650243498040 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650243498041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650243498041 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650243498042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0_input\[1\] " "Destination node HEX0_input\[1\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0_input\[2\] " "Destination node HEX0_input\[2\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0_input\[3\] " "Destination node HEX0_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0_input\[4\] " "Destination node HEX0_input\[4\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0_input\[5\] " "Destination node HEX0_input\[5\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0_input\[6\] " "Destination node HEX0_input\[6\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX0_input\[7\] " "Destination node HEX0_input\[7\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX1_input\[1\] " "Destination node HEX1_input\[1\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX1_input\[2\] " "Destination node HEX1_input\[2\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HEX1_input\[3\] " "Destination node HEX1_input\[3\]" {  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 96 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650243498066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1650243498066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650243498066 ""}  } { { "Final_Project.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/Final_Project.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650243498066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimalToHex:comb_1249\|WideOr0~3  " "Automatically promoted node decimalToHex:comb_1249\|WideOr0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650243498066 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650243498066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimalToHex:comb_1250\|WideOr0~2  " "Automatically promoted node decimalToHex:comb_1250\|WideOr0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650243498066 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650243498066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimalToHex:comb_1251\|WideOr0~0  " "Automatically promoted node decimalToHex:comb_1251\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650243498066 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650243498066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimalToHex:comb_1252\|WideOr0~5  " "Automatically promoted node decimalToHex:comb_1252\|WideOr0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650243498066 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650243498066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimalToHex:comb_1254\|WideOr0~5  " "Automatically promoted node decimalToHex:comb_1254\|WideOr0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650243498067 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650243498067 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decimalToHex:comb_1253\|WideOr0~0  " "Automatically promoted node decimalToHex:comb_1253\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650243498067 ""}  } { { "output_files/decimalToHex.sv" "" { Text "F:/York Shit/EECS 3216/Final_Project/output_files/decimalToHex.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650243498067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650243498359 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650243498359 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650243498359 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650243498360 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650243498361 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650243498361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650243498361 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650243498362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650243498382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650243498383 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650243498383 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650243498405 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650243498405 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650243498405 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 38 14 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 38 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650243498405 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650243498405 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650243498405 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[9\] " "Node \"switch\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650243498493 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1650243498493 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650243498493 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650243498495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650243499199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650243499297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650243499312 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650243501721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650243501721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650243502121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "F:/York Shit/EECS 3216/Final_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650243503200 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650243503200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650243504460 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650243504460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650243504463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650243504594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650243504600 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1650243504600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650243504856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650243504856 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1650243504856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650243505110 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650243505465 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650243505670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/York Shit/EECS 3216/Final_Project/output_files/Final_Project.fit.smsg " "Generated suppressed messages file F:/York Shit/EECS 3216/Final_Project/output_files/Final_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650243505721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6236 " "Peak virtual memory: 6236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650243505957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:58:25 2022 " "Processing ended: Sun Apr 17 20:58:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650243505957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650243505957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650243505957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650243505957 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650243506796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650243506796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:58:26 2022 " "Processing started: Sun Apr 17 20:58:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650243506796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650243506796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650243506796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650243506983 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650243508045 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650243508119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650243508650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:58:28 2022 " "Processing ended: Sun Apr 17 20:58:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650243508650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650243508650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650243508650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650243508650 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650243509237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650243509595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650243509595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:58:29 2022 " "Processing started: Sun Apr 17 20:58:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650243509595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650243509595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Final_Project -c Final_Project " "Command: quartus_sta Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650243509595 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650243509668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650243509744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650243509744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243509767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243509767 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "41 " "The Timing Analyzer is analyzing 41 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650243509914 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Final_Project.sdc " "Synopsys Design Constraints File file not found: 'Final_Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650243509924 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243509924 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650243509925 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HEX0_input\[0\] HEX0_input\[0\] " "create_clock -period 1.000 -name HEX0_input\[0\] HEX0_input\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650243509925 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HEX1_input\[0\] HEX1_input\[0\] " "create_clock -period 1.000 -name HEX1_input\[0\] HEX1_input\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650243509925 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HEX1_input\[4\] HEX1_input\[4\] " "create_clock -period 1.000 -name HEX1_input\[4\] HEX1_input\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650243509925 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HEX3_input\[0\] HEX3_input\[0\] " "create_clock -period 1.000 -name HEX3_input\[0\] HEX3_input\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650243509925 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HEX1_input\[5\] HEX1_input\[5\] " "create_clock -period 1.000 -name HEX1_input\[5\] HEX1_input\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650243509925 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HEX5_input\[0\] HEX5_input\[0\] " "create_clock -period 1.000 -name HEX5_input\[0\] HEX5_input\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650243509925 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650243509925 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1250\|WideOr0~0  from: datab  to: combout " "Cell: comb_1250\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243509926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1250\|WideOr0~2  from: dataa  to: combout " "Cell: comb_1250\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243509926 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1253\|WideOr0~0  from: dataa  to: combout " "Cell: comb_1253\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243509926 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650243509926 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650243509927 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650243509928 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650243509929 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650243509933 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1650243509936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650243509939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.105 " "Worst-case setup slack is -5.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.105             -66.645 HEX1_input\[5\]  " "   -5.105             -66.645 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.037             -57.239 HEX1_input\[4\]  " "   -5.037             -57.239 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.697             -29.786 HEX1_input\[0\]  " "   -4.697             -29.786 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.233            -418.482 clk  " "   -4.233            -418.482 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.025             -25.772 HEX0_input\[0\]  " "   -4.025             -25.772 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.009             -24.093 HEX5_input\[0\]  " "   -4.009             -24.093 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.746             -23.827 HEX3_input\[0\]  " "   -3.746             -23.827 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243509939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk  " "    0.315               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 HEX0_input\[0\]  " "    0.801               0.000 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 HEX3_input\[0\]  " "    0.952               0.000 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 HEX1_input\[5\]  " "    0.990               0.000 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.995               0.000 HEX5_input\[0\]  " "    0.995               0.000 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 HEX1_input\[4\]  " "    1.092               0.000 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 HEX1_input\[0\]  " "    1.180               0.000 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243509943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650243509944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650243509945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -185.852 clk  " "   -3.000            -185.852 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 HEX1_input\[5\]  " "    0.273               0.000 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 HEX1_input\[4\]  " "    0.284               0.000 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 HEX1_input\[0\]  " "    0.353               0.000 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 HEX0_input\[0\]  " "    0.379               0.000 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 HEX3_input\[0\]  " "    0.409               0.000 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 HEX5_input\[0\]  " "    0.440               0.000 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243509945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243509945 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650243509953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650243509968 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1650243509968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650243510239 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1250\|WideOr0~0  from: datab  to: combout " "Cell: comb_1250\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243510270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1250\|WideOr0~2  from: dataa  to: combout " "Cell: comb_1250\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243510270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1253\|WideOr0~0  from: dataa  to: combout " "Cell: comb_1253\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243510270 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650243510270 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650243510271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650243510277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.755 " "Worst-case setup slack is -4.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.755             -60.630 HEX1_input\[5\]  " "   -4.755             -60.630 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.695             -53.164 HEX1_input\[4\]  " "   -4.695             -53.164 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.322             -27.403 HEX1_input\[0\]  " "   -4.322             -27.403 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.768             -24.121 HEX0_input\[0\]  " "   -3.768             -24.121 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.765            -365.088 clk  " "   -3.765            -365.088 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.624             -22.063 HEX5_input\[0\]  " "   -3.624             -22.063 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.382             -21.801 HEX3_input\[0\]  " "   -3.382             -21.801 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243510278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 clk  " "    0.285               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 HEX0_input\[0\]  " "    0.749               0.000 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 HEX1_input\[5\]  " "    0.899               0.000 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 HEX5_input\[0\]  " "    0.906               0.000 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 HEX3_input\[0\]  " "    0.945               0.000 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 HEX1_input\[4\]  " "    1.027               0.000 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 HEX1_input\[0\]  " "    1.119               0.000 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243510282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650243510285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650243510286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -185.078 clk  " "   -3.000            -185.078 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 HEX1_input\[0\]  " "    0.362               0.000 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 HEX1_input\[5\]  " "    0.372               0.000 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 HEX1_input\[4\]  " "    0.393               0.000 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 HEX0_input\[0\]  " "    0.410               0.000 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 HEX5_input\[0\]  " "    0.445               0.000 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 HEX3_input\[0\]  " "    0.452               0.000 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243510287 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650243510295 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1250\|WideOr0~0  from: datab  to: combout " "Cell: comb_1250\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243510374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1250\|WideOr0~2  from: dataa  to: combout " "Cell: comb_1250\|WideOr0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243510374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_1253\|WideOr0~0  from: dataa  to: combout " "Cell: comb_1253\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650243510374 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650243510374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650243510375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650243510378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.182 " "Worst-case setup slack is -2.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.182             -28.750 HEX1_input\[5\]  " "   -2.182             -28.750 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158             -23.061 HEX1_input\[4\]  " "   -2.158             -23.061 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820             -10.381 HEX1_input\[0\]  " "   -1.820             -10.381 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.692              -8.438 HEX5_input\[0\]  " "   -1.692              -8.438 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.464            -128.550 clk  " "   -1.464            -128.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.356              -8.343 HEX3_input\[0\]  " "   -1.356              -8.343 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327              -8.021 HEX0_input\[0\]  " "   -1.327              -8.021 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243510379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk  " "    0.145               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 HEX3_input\[0\]  " "    0.210               0.000 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 HEX0_input\[0\]  " "    0.242               0.000 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 HEX5_input\[0\]  " "    0.298               0.000 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 HEX1_input\[0\]  " "    0.357               0.000 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 HEX1_input\[4\]  " "    0.389               0.000 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 HEX1_input\[5\]  " "    0.437               0.000 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243510382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650243510384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650243510385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -163.364 clk  " "   -3.000            -163.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 HEX1_input\[4\]  " "    0.278               0.000 HEX1_input\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 HEX1_input\[5\]  " "    0.290               0.000 HEX1_input\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 HEX0_input\[0\]  " "    0.378               0.000 HEX0_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 HEX3_input\[0\]  " "    0.399               0.000 HEX3_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 HEX5_input\[0\]  " "    0.400               0.000 HEX5_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 HEX1_input\[0\]  " "    0.418               0.000 HEX1_input\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650243510386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650243510386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650243511011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650243511012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650243511042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:58:31 2022 " "Processing ended: Sun Apr 17 20:58:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650243511042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650243511042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650243511042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650243511042 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Quartus Prime Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650243511656 ""}
