Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Wed Nov 26 13:37:24 2025
| Host             : geo running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 9.895        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 9.758        |
| Device Static (W)        | 0.137        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 36.1         |
| Junction Temperature (C) | 73.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.897 |     6338 |       --- |             --- |
|   LUT as Logic |     2.522 |     2219 |     32600 |            6.81 |
|   CARRY4       |     1.099 |      576 |      8150 |            7.07 |
|   Register     |     0.271 |     2144 |     65200 |            3.29 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       65 |       --- |             --- |
| Signals        |     2.065 |     3619 |       --- |             --- |
| I/O            |     3.796 |       18 |       210 |            8.57 |
| Static Power   |     0.137 |          |           |                 |
| Total          |     9.895 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     6.029 |       5.966 |      0.063 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.157 |       0.139 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     1.074 |       1.073 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| top_level               |     9.758 |
|   inst                  |     5.861 |
|     l_counters[0].rc    |     0.139 |
|     l_counters[10].rc   |     0.137 |
|     l_counters[11].rc   |     0.146 |
|     l_counters[12].rc   |     0.135 |
|     l_counters[13].rc   |     0.139 |
|     l_counters[14].rc   |     0.137 |
|     l_counters[15].rc   |     0.134 |
|     l_counters[1].rc    |     0.140 |
|     l_counters[2].rc    |     0.144 |
|     l_counters[3].rc    |     0.129 |
|     l_counters[4].rc    |     0.138 |
|     l_counters[5].rc    |     0.143 |
|     l_counters[64].rc   |     0.138 |
|     l_counters[65].rc   |     0.140 |
|     l_counters[66].rc   |     0.141 |
|     l_counters[67].rc   |     0.138 |
|     l_counters[68].rc   |     0.146 |
|     l_counters[69].rc   |     0.147 |
|     l_counters[6].rc    |     0.134 |
|     l_counters[70].rc   |     0.147 |
|     l_counters[71].rc   |     0.138 |
|     l_counters[72].rc   |     0.140 |
|     l_counters[73].rc   |     0.138 |
|     l_counters[74].rc   |     0.143 |
|     l_counters[75].rc   |     0.136 |
|     l_counters[76].rc   |     0.140 |
|     l_counters[77].rc   |     0.142 |
|     l_counters[78].rc   |     0.154 |
|     l_counters[79].rc   |     0.141 |
|     l_counters[7].rc    |     0.135 |
|     l_counters[8].rc    |     0.148 |
|     l_counters[9].rc    |     0.143 |
|     l_ro_inst[0].ro_i   |     0.012 |
|     l_ro_inst[100].ro_i |     0.007 |
|     l_ro_inst[101].ro_i |     0.008 |
|     l_ro_inst[102].ro_i |     0.007 |
|     l_ro_inst[103].ro_i |     0.007 |
|     l_ro_inst[104].ro_i |     0.007 |
|     l_ro_inst[105].ro_i |     0.007 |
|     l_ro_inst[106].ro_i |     0.008 |
|     l_ro_inst[107].ro_i |     0.008 |
|     l_ro_inst[108].ro_i |     0.007 |
|     l_ro_inst[109].ro_i |     0.009 |
|     l_ro_inst[10].ro_i  |     0.012 |
|     l_ro_inst[110].ro_i |     0.009 |
|     l_ro_inst[111].ro_i |     0.009 |
|     l_ro_inst[112].ro_i |     0.007 |
|     l_ro_inst[113].ro_i |     0.007 |
|     l_ro_inst[114].ro_i |     0.009 |
|     l_ro_inst[115].ro_i |     0.009 |
|     l_ro_inst[116].ro_i |     0.008 |
|     l_ro_inst[117].ro_i |     0.009 |
|     l_ro_inst[118].ro_i |     0.007 |
|     l_ro_inst[119].ro_i |     0.007 |
|     l_ro_inst[11].ro_i  |     0.011 |
|     l_ro_inst[120].ro_i |     0.007 |
|     l_ro_inst[121].ro_i |     0.007 |
|     l_ro_inst[122].ro_i |     0.007 |
|     l_ro_inst[123].ro_i |     0.007 |
|     l_ro_inst[124].ro_i |     0.007 |
|     l_ro_inst[125].ro_i |     0.008 |
|     l_ro_inst[126].ro_i |     0.007 |
|     l_ro_inst[127].ro_i |     0.007 |
|     l_ro_inst[12].ro_i  |     0.011 |
|     l_ro_inst[13].ro_i  |     0.010 |
|     l_ro_inst[14].ro_i  |     0.012 |
|     l_ro_inst[15].ro_i  |     0.012 |
|     l_ro_inst[16].ro_i  |     0.009 |
|     l_ro_inst[17].ro_i  |     0.009 |
|     l_ro_inst[18].ro_i  |     0.009 |
|     l_ro_inst[19].ro_i  |     0.008 |
|     l_ro_inst[1].ro_i   |     0.007 |
|     l_ro_inst[20].ro_i  |     0.007 |
|     l_ro_inst[21].ro_i  |     0.007 |
|     l_ro_inst[22].ro_i  |     0.009 |
|     l_ro_inst[23].ro_i  |     0.009 |
|     l_ro_inst[24].ro_i  |     0.007 |
|     l_ro_inst[25].ro_i  |     0.009 |
|     l_ro_inst[26].ro_i  |     0.007 |
|     l_ro_inst[27].ro_i  |     0.007 |
|     l_ro_inst[28].ro_i  |     0.007 |
|     l_ro_inst[29].ro_i  |     0.008 |
|     l_ro_inst[2].ro_i   |     0.007 |
|     l_ro_inst[30].ro_i  |     0.008 |
|     l_ro_inst[31].ro_i  |     0.009 |
|     l_ro_inst[32].ro_i  |     0.008 |
|     l_ro_inst[33].ro_i  |     0.007 |
|     l_ro_inst[34].ro_i  |     0.007 |
|     l_ro_inst[35].ro_i  |     0.009 |
|     l_ro_inst[36].ro_i  |     0.009 |
|     l_ro_inst[37].ro_i  |     0.009 |
|     l_ro_inst[38].ro_i  |     0.007 |
|     l_ro_inst[39].ro_i  |     0.007 |
|     l_ro_inst[3].ro_i   |     0.009 |
|     l_ro_inst[40].ro_i  |     0.009 |
|     l_ro_inst[41].ro_i  |     0.009 |
|     l_ro_inst[42].ro_i  |     0.009 |
|     l_ro_inst[43].ro_i  |     0.008 |
|     l_ro_inst[44].ro_i  |     0.007 |
|     l_ro_inst[45].ro_i  |     0.007 |
|     l_ro_inst[46].ro_i  |     0.007 |
|     l_ro_inst[47].ro_i  |     0.007 |
|     l_ro_inst[48].ro_i  |     0.007 |
|     l_ro_inst[49].ro_i  |     0.008 |
|     l_ro_inst[4].ro_i   |     0.007 |
|     l_ro_inst[50].ro_i  |     0.007 |
|     l_ro_inst[51].ro_i  |     0.007 |
|     l_ro_inst[52].ro_i  |     0.008 |
|     l_ro_inst[53].ro_i  |     0.007 |
|     l_ro_inst[54].ro_i  |     0.009 |
|     l_ro_inst[55].ro_i  |     0.007 |
|     l_ro_inst[56].ro_i  |     0.007 |
|     l_ro_inst[57].ro_i  |     0.007 |
|     l_ro_inst[58].ro_i  |     0.007 |
|     l_ro_inst[59].ro_i  |     0.007 |
|     l_ro_inst[5].ro_i   |     0.008 |
|     l_ro_inst[60].ro_i  |     0.007 |
|     l_ro_inst[61].ro_i  |     0.007 |
|     l_ro_inst[62].ro_i  |     0.007 |
|     l_ro_inst[63].ro_i  |     0.007 |
|     l_ro_inst[64].ro_i  |     0.010 |
|     l_ro_inst[65].ro_i  |     0.009 |
|     l_ro_inst[66].ro_i  |     0.007 |
|     l_ro_inst[67].ro_i  |     0.010 |
|     l_ro_inst[68].ro_i  |     0.010 |
|     l_ro_inst[69].ro_i  |     0.011 |
|     l_ro_inst[6].ro_i   |     0.010 |
|     l_ro_inst[70].ro_i  |     0.010 |
|     l_ro_inst[71].ro_i  |     0.010 |
|     l_ro_inst[72].ro_i  |     0.011 |
|     l_ro_inst[73].ro_i  |     0.011 |
|     l_ro_inst[74].ro_i  |     0.010 |
|     l_ro_inst[75].ro_i  |     0.007 |
|     l_ro_inst[76].ro_i  |     0.008 |
|     l_ro_inst[77].ro_i  |     0.011 |
|     l_ro_inst[78].ro_i  |     0.011 |
|     l_ro_inst[79].ro_i  |     0.011 |
|     l_ro_inst[7].ro_i   |     0.010 |
|     l_ro_inst[80].ro_i  |     0.007 |
|     l_ro_inst[81].ro_i  |     0.007 |
|     l_ro_inst[82].ro_i  |     0.009 |
|     l_ro_inst[83].ro_i  |     0.007 |
|     l_ro_inst[84].ro_i  |     0.007 |
|     l_ro_inst[85].ro_i  |     0.007 |
|     l_ro_inst[86].ro_i  |     0.009 |
|     l_ro_inst[87].ro_i  |     0.007 |
|     l_ro_inst[88].ro_i  |     0.007 |
|     l_ro_inst[89].ro_i  |     0.009 |
|     l_ro_inst[8].ro_i   |     0.011 |
|     l_ro_inst[90].ro_i  |     0.007 |
|     l_ro_inst[91].ro_i  |     0.009 |
|     l_ro_inst[92].ro_i  |     0.008 |
|     l_ro_inst[93].ro_i  |     0.009 |
|     l_ro_inst[94].ro_i  |     0.007 |
|     l_ro_inst[95].ro_i  |     0.007 |
|     l_ro_inst[96].ro_i  |     0.009 |
|     l_ro_inst[97].ro_i  |     0.007 |
|     l_ro_inst[98].ro_i  |     0.008 |
|     l_ro_inst[99].ro_i  |     0.007 |
|     l_ro_inst[9].ro_i   |     0.008 |
+-------------------------+-----------+


