0.6
2019.1
May 24 2019
15:06:07
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sim_1/new/vga_test_assignment.v,1621522417,verilog,,,,test_bench,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1620791100,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/draw_assignment.v,,clk_wiz_0,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1620791100,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/draw_assignment.v,1621535361,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/game_top_assignment.v,,draw,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/game_top_assignment.v,1621535095,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/move_assignment.v,,game_top,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/move_assignment.v,1621534075,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/segment_assignment.v,,move,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/segment_assignment.v,1621351163,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/segment_interface_assignment.v,,sevenseg,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/segment_interface_assignment.v,1621449550,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/simple_rom_smiley_assignment.v,,seginterface,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/simple_rom_smiley_assignment.v,1621369702,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/vga_assignment.v,,simple_rom_sprite,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sources_1/new/vga_assignment.v,1621192520,verilog,,H:/Documents/vivado_projs/ES3B2_project_assignment/ES3B2_project_assignment.srcs/sim_1/new/vga_test_assignment.v,,vga_out,,,../../../../ES3B2_project_assignment.srcs/sources_1/ip/clk_wiz_0,,,,,
