SIM=mti_pe
LIB=XilinxCoreLib
LANG=verilog
MAPPED_LIB=XilinxCoreLib_ver
SMART_LIB=FALSE
LIB_PATH=C:\sad\ise
SIM_VERSION=Model Technology ModelSim SE-64 vlog 10.3 Compiler 2014.01 Jan  7 2014
XIL_VERSION=8.2i
NUM_ERRORS=0
NUM_WARNINGS=4
TIMESTAMP=Sun May 30 17:19:13 2021
LOGFILE=C:\sad\ise\XilinxCoreLib_ver\cxl_XilinxCoreLib.log
SMARTLOGFILE=DEFAULT
