5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (inline1.5.vcd) 2 -o (inline1.5.cdd) 2 -v (inline1.5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 inline1.5.v 9 35 1 
2 1 15 15 15 e000e 2 1 100c 0 0 1 1 d
2 2 15 15 15 e000e 2 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 15 15 15 90009 1 1 1004 0 0 1 1 c
2 4 15 15 15 90009 1 29 1008 3 0 1 18 0 1 0 0 0 0
2 5 15 15 15 9000e 5 2b 100a 2 4 1 18 0 1 0 0 0 0
2 6 16 16 16 60006 1 1 1004 0 0 1 1 a
2 7 16 16 16 20008 2 39 6 6 0
2 8 18 18 18 c000c 1 1 1004 0 0 1 1 a
2 9 18 18 18 b000c 1 1d 1008 8 0 1 18 0 1 0 1 0 0
2 10 18 18 18 7000e 2 39 a 9 0
2 11 19 19 19 c000c 2 1 100c 0 0 1 1 d
2 12 19 19 19 90009 1 1 1004 0 0 1 1 c
2 13 19 19 19 9000c 2 31 100c 11 12 2 18 0 3 3 1 0 0
2 14 19 19 19 8000d 2 26 100c 13 0 2 18 0 3 3 1 0 0
2 15 19 19 19 40004 0 1 1410 0 0 2 1 b
2 16 19 19 19 4000d 2 37 1e 14 15
2 17 17 17 17 c000c 0 1 1010 0 0 1 1 c
2 18 17 17 17 90009 0 1 1010 0 0 1 1 d
2 19 17 17 17 9000c 0 31 1030 17 18 2 18 0 3 0 0 0 0
2 20 17 17 17 8000d 0 26 1020 19 0 2 18 0 3 0 0 0 0
2 21 17 17 17 40004 0 1 1410 0 0 2 1 b
2 22 17 17 17 4000d 0 37 32 20 21
2 23 19 19 19 1c001c 2 1 100c 0 0 1 1 d
2 24 19 19 19 1b001c 2 1b 100c 23 0 1 18 0 1 1 1 0 0
2 25 19 19 19 170017 0 1 1410 0 0 1 1 x
2 26 19 19 19 17001c 3 35 e 24 25
1 a 1 11 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 11 7000d 1 0 0 0 1 17 0 1 0 0 0 0
1 d 3 11 70010 1 0 0 0 1 17 0 1 0 0 1 0
1 b 4 12 107000a 1 0 1 0 2 17 0 3 0 0 1 0
1 x 5 13 6000a 1 0 0 0 1 17 1 1 0 1 0 0
4 5 1 7 0 5
4 7 0 22 10 5
4 22 6 5 5 5
4 10 4 16 5 5
4 16 6 5 5 5
4 26 f 26 26 26
3 1 main.u$0 "main.u$0" 0 inline1.5.v 21 33 1 
