<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.04.03.15:40:01"
 outputDirectory="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXBC7D7F31C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8_H7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="alt_vip_cl_cvo_0_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_data"
       direction="output"
       role="vid_data"
       width="24" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_underflow"
       direction="output"
       role="underflow"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_mode_change"
       direction="output"
       role="vid_mode_change"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_std"
       direction="output"
       role="vid_std"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_datavalid"
       direction="output"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_v_sync"
       direction="output"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_h_sync"
       direction="output"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_f"
       direction="output"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_h"
       direction="output"
       role="vid_h"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_v"
       direction="output"
       role="vid_v"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="148500000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="pattern_gen:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1554277167,AUTO_UNIQUE_ID=(alt_vip_cl_cvo:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,BPS=8,CLOCKS_ARE_SAME=1,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=220,H_BLANK=0,H_FRONT_PORCH=110,H_SYNC_LENGTH=40,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,USE_CONTROL=1,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=20,V_BLANK=0,V_FRONT_PORCH=5,V_SYNC_LENGTH=5(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:))(alt_vip_cvo_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USE_CONTROL=1)(alt_vip_pip_sop_realign:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cvo_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=1,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=220,H_BLANK=0,H_FRONT_PORCH=110,H_SYNC_LENGTH=40,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,UHD_MODE=1,USE_CONTROL=1,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=20,V_BLANK=0,V_FRONT_PORCH=5,V_SYNC_LENGTH=5)(alt_vip_control_slave:16.1:CONTEXT_WIDTH=8,DATA_INPUT=0,DATA_OUTPUT=0,DOUT_SOURCE=1,DST_WIDTH=8,FAST_REGISTER_UPDATES=0,MM_ADDR_WIDTH=8,MM_CONTROL_REG_BYTES=1,MM_READ_REG_BYTES=4,MM_RW_REG_BYTES=4,MM_TRIGGER_REG_BYTES=4,NUM_BLOCKING_TRIGGER_REGISTERS=0,NUM_INTERRUPTS=0,NUM_READ_REGISTERS=1,NUM_RW_REGISTERS=0,NUM_TRIGGER_REGISTERS=27,PIPELINE_DATA=0,PIPELINE_READ=0,PIPELINE_RESPONSE=0,RESP_CONTEXT=1,RESP_DEST=1,RESP_SOURCE=1,SRC_WIDTH=8,TASK_WIDTH=8,USE_16BIT_ADDRESSING=0,USE_MEMORY=0)(clock:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(clock:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_scl:16.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ALWAYS_DOWNSCALE=0,ARE_IDENTICAL=0,AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_SPEEDGRADE=7_H6,BITS_PER_SYMBOL=8,DEFAULT_EDGE_THRESH=7,DEFAULT_LOWER_BLUR=0,DEFAULT_UPPER_BLUR=0,ENABLE_FIR=0,EXTRA_PIPELINING=0,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=1,H_PHASES=16,H_SIGNED=1,H_SYMMETRIC=0,H_TAPS=8,IS_420=0,IS_422=1,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,NO_BLANKING=0,PIXELS_IN_PARALLEL=1,PRESERVE_BITS=0,RUNTIME_CONTROL=1,SYMBOLS_IN_PAR=3,SYMBOLS_IN_SEQ=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=1,V_PHASES=16,V_SIGNED=1,V_SYMMETRIC=0,V_TAPS=8(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_scaler_scheduler:16.1:ALGORITHM=NEAREST_NEIGHBOUR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=1,H_TAPS=1,IS_422=1,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=1,V_TAPS=1)(alt_vip_scaler_kernel_creator:16.1:ALGORITHM=NEAREST_NEIGHBOUR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=1,FRAC_BITS_W=1,IS_422=1,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone V,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=1,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=1920,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=1,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=1,IS_422=1,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=1)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(alt_vip_cl_tpg:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_SPEEDGRADE=7_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,FAMILY=Cyclone V,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUMBER_OF_COLOR_PLANES=2,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16(alt_vip_tpg_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16,USE_BACKGROUND_AS_BORDER=0)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_tpg_scheduler:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_control_slave:16.1:CONTEXT_WIDTH=8,DATA_INPUT=0,DATA_OUTPUT=0,DOUT_SOURCE=0,DST_WIDTH=8,FAST_REGISTER_UPDATES=0,MM_ADDR_WIDTH=3,MM_CONTROL_REG_BYTES=1,MM_READ_REG_BYTES=1,MM_RW_REG_BYTES=1,MM_TRIGGER_REG_BYTES=4,NUM_BLOCKING_TRIGGER_REGISTERS=0,NUM_INTERRUPTS=0,NUM_READ_REGISTERS=0,NUM_RW_REGISTERS=0,NUM_TRIGGER_REGISTERS=5,PIPELINE_DATA=0,PIPELINE_READ=0,PIPELINE_RESPONSE=0,RESP_CONTEXT=0,RESP_DEST=0,RESP_SOURCE=0,SRC_WIDTH=8,TASK_WIDTH=8,USE_16BIT_ADDRESSING=0,USE_MEMORY=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(clock_source:16.1:clockFrequency=148500000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_jtag_avalon_master:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:))(altera_avalon_mm_master_bfm:16.1:ADDRESS_UNITS=SYMBOLS,ASSERT_HIGH_ARBITERLOCK=1,ASSERT_HIGH_BYTEENABLE=1,ASSERT_HIGH_LOCK=1,ASSERT_HIGH_READ=1,ASSERT_HIGH_READDATAVALID=1,ASSERT_HIGH_RESET=1,ASSERT_HIGH_WAITREQUEST=1,ASSERT_HIGH_WRITE=1,AV_ADDRESS_W=32,AV_ALWAYS_BURST_MAX_BURST=0,AV_BURSTCOUNT_W=3,AV_BURST_BNDR_ONLY=1,AV_BURST_LINEWRAP=1,AV_CONSTANT_BURST_BEHAVIOR=1,AV_FIX_READ_LATENCY=1,AV_MAX_PENDING_READS=0,AV_MAX_PENDING_WRITES=0,AV_NUMSYMBOLS=4,AV_READRESPONSE_W=8,AV_READ_WAIT_TIME=1,AV_REGISTERINCOMINGSIGNALS=0,AV_SYMBOL_W=8,AV_WRITERESPONSE_W=8,AV_WRITE_WAIT_TIME=0,REGISTER_WAITREQUEST=0,USE_ADDRESS=1,USE_ARBITERLOCK=0,USE_BEGIN_BURST_TRANSFER=0,USE_BEGIN_TRANSFER=0,USE_BURSTCOUNT=1,USE_BYTE_ENABLE=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READRESPONSE=0,USE_READ_DATA=1,USE_READ_DATA_VALID=1,USE_TRANSACTIONID=0,USE_WAIT_REQUEST=1,USE_WRITE=1,USE_WRITERESPONSE=0,USE_WRITE_DATA=1,VHDL_ID=0)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0400,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0400,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="pattern_gen"
   kind="pattern_gen"
   version="1.0"
   name="pattern_gen">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1554277167" />
  <parameter name="AUTO_DEVICE" value="5CGXBC7D6F31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/pattern_gen.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_cvo_0.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_cvo_0_video_in.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_control_slave.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_scl_0.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_tpg_0.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/avalon_mm_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_mm_master_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/full_ip/cl_cvo/alt_vip_cl_cvo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/alt_vip_pip_sop_realign_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/full_ip/cl_scaler/alt_vip_cl_scl_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/full_ip/cl_test_pattern_generator/alt_vip_cl_tpg_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/alt_vip_tpg_scheduler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 0 starting:pattern_gen "pattern_gen"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>11</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_master_bfm_0.m0 and mm_master_bfm_0_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0.master and master_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_cvo_0_control_translator.avalon_anti_slave_0 and alt_vip_cl_cvo_0.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_tpg_0_control_translator.avalon_anti_slave_0 and alt_vip_cl_tpg_0.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_scl_0_control_translator.avalon_anti_slave_0 and alt_vip_cl_scl_0.control</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>20</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>25</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>27</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>30</b> modules, <b>128</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>39</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>39</b> modules, <b>155</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>43</b> modules, <b>197</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>25</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>25</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="pattern_gen"><![CDATA["<b>pattern_gen</b>" reuses <b>alt_vip_cl_cvo</b> "<b>submodules/pattern_gen_alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen"><![CDATA["<b>pattern_gen</b>" reuses <b>alt_vip_cl_scl</b> "<b>submodules/pattern_gen_alt_vip_cl_scl_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen"><![CDATA["<b>pattern_gen</b>" reuses <b>alt_vip_cl_tpg</b> "<b>submodules/pattern_gen_alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen"><![CDATA["<b>pattern_gen</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/pattern_gen_master_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen"><![CDATA["<b>pattern_gen</b>" reuses <b>altera_avalon_mm_master_bfm</b> "<b>submodules/altera_avalon_mm_master_bfm</b>"]]></message>
   <message level="Debug" culprit="pattern_gen"><![CDATA["<b>pattern_gen</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/pattern_gen_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen"><![CDATA["<b>pattern_gen</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pattern_gen"><![CDATA["<b>pattern_gen</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 7 starting:alt_vip_cl_cvo "submodules/pattern_gen_alt_vip_cl_cvo_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/pattern_gen_alt_vip_cl_cvo_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_scheduler</b> "<b>submodules/alt_vip_cvo_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_pip_sop_realign</b> "<b>submodules/alt_vip_pip_sop_realign</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_core</b> "<b>submodules/alt_vip_cvo_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_control_slave</b> "<b>submodules/alt_vip_control_slave</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>alt_vip_cl_cvo</b> "<b>alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 63 starting:alt_vip_video_input_bridge "submodules/pattern_gen_alt_vip_cl_cvo_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 60 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 56 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 64 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 63 starting:alt_vip_pip_sop_realign "submodules/alt_vip_pip_sop_realign"</message>
   <message level="Info" culprit="sop_align"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_pip_sop_realign</b> "<b>sop_align</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 62 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 61 starting:alt_vip_control_slave "submodules/alt_vip_control_slave"</message>
   <message level="Info" culprit="control"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_control_slave</b> "<b>control</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 11 starting:alt_vip_cl_scl "submodules/pattern_gen_alt_vip_cl_scl_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_scaler_scheduler</b> "<b>submodules/alt_vip_scaler_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_scaler_kernel_creator</b> "<b>submodules/alt_vip_scaler_kernel_creator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_scaler_alg_core</b> "<b>submodules/pattern_gen_alt_vip_cl_scl_0_scaler_core_0</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_scl_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>alt_vip_cl_scl</b> "<b>alt_vip_cl_scl_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 60 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 59 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 58 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 57 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 56 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 55 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_demux"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 54 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="line_buffer_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>line_buffer_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 53 starting:alt_vip_scaler_alg_core "submodules/pattern_gen_alt_vip_cl_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 52 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="seq_to_par_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>seq_to_par_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 51 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_mux"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 20 starting:alt_vip_cl_tpg "submodules/pattern_gen_alt_vip_cl_tpg_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_alg_core</b> "<b>submodules/alt_vip_tpg_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_scheduler</b> "<b>submodules/alt_vip_tpg_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_control_slave</b> "<b>submodules/alt_vip_control_slave</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>alt_vip_cl_tpg</b> "<b>alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 50 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg_core"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 59 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 48 starting:alt_vip_tpg_scheduler "submodules/alt_vip_tpg_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 61 starting:alt_vip_control_slave "submodules/alt_vip_control_slave"</message>
   <message level="Info" culprit="control"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_control_slave</b> "<b>control</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 23 starting:altera_jtag_avalon_master "submodules/pattern_gen_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/pattern_gen_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/pattern_gen_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/pattern_gen_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 46 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 45 starting:timing_adapter "submodules/pattern_gen_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 43 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 42 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 41 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 40 starting:channel_adapter "submodules/pattern_gen_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 39 starting:channel_adapter "submodules/pattern_gen_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 31 starting:altera_avalon_mm_master_bfm "submodules/altera_avalon_mm_master_bfm"</message>
   <message level="Info" culprit="mm_master_bfm_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_avalon_mm_master_bfm</b> "<b>mm_master_bfm_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 30 starting:altera_mm_interconnect "submodules/pattern_gen_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.022s/0.038s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.014s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>40</b> modules, <b>128</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 37 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_master_bfm_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 35 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>alt_vip_cl_cvo_0_control_translator</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 32 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_master_bfm_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 30 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>alt_vip_cl_cvo_0_control_agent</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 24 starting:altera_merlin_router "submodules/pattern_gen_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 22 starting:altera_merlin_router "submodules/pattern_gen_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 19 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_master_bfm_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 17 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>alt_vip_cl_cvo_0_control_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 14 starting:altera_merlin_demultiplexer "submodules/pattern_gen_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 12 starting:altera_merlin_multiplexer "submodules/pattern_gen_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 9 starting:altera_merlin_demultiplexer "submodules/pattern_gen_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 6 starting:altera_merlin_multiplexer "submodules/pattern_gen_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 4 starting:altera_avalon_st_adapter "submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 0 starting:error_adapter "submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_cvo:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,BPS=8,CLOCKS_ARE_SAME=1,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=220,H_BLANK=0,H_FRONT_PORCH=110,H_SYNC_LENGTH=40,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,USE_CONTROL=1,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=20,V_BLANK=0,V_FRONT_PORCH=5,V_SYNC_LENGTH=5(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:))(alt_vip_cvo_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USE_CONTROL=1)(alt_vip_pip_sop_realign:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cvo_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=1,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=220,H_BLANK=0,H_FRONT_PORCH=110,H_SYNC_LENGTH=40,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,UHD_MODE=1,USE_CONTROL=1,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=20,V_BLANK=0,V_FRONT_PORCH=5,V_SYNC_LENGTH=5)(alt_vip_control_slave:16.1:CONTEXT_WIDTH=8,DATA_INPUT=0,DATA_OUTPUT=0,DOUT_SOURCE=1,DST_WIDTH=8,FAST_REGISTER_UPDATES=0,MM_ADDR_WIDTH=8,MM_CONTROL_REG_BYTES=1,MM_READ_REG_BYTES=4,MM_RW_REG_BYTES=4,MM_TRIGGER_REG_BYTES=4,NUM_BLOCKING_TRIGGER_REGISTERS=0,NUM_INTERRUPTS=0,NUM_READ_REGISTERS=1,NUM_RW_REGISTERS=0,NUM_TRIGGER_REGISTERS=27,PIPELINE_DATA=0,PIPELINE_READ=0,PIPELINE_RESPONSE=0,RESP_CONTEXT=1,RESP_DEST=1,RESP_SOURCE=1,SRC_WIDTH=8,TASK_WIDTH=8,USE_16BIT_ADDRESSING=0,USE_MEMORY=0)(clock:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(clock:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="pattern_gen:.:alt_vip_cl_cvo_0"
   kind="alt_vip_cl_cvo"
   version="16.1"
   name="pattern_gen_alt_vip_cl_cvo_0">
  <parameter name="FIFO_DEPTH" value="1920" />
  <parameter name="BPS" value="8" />
  <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
  <parameter name="F_FALLING_EDGE" value="0" />
  <parameter name="NO_OF_MODES" value="1" />
  <parameter name="FIELD0_V_BLANK" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="AP_LINE" value="0" />
  <parameter name="V_FRONT_PORCH" value="5" />
  <parameter name="ANC_LINE" value="0" />
  <parameter name="CLOCKS_ARE_SAME" value="1" />
  <parameter name="V_SYNC_LENGTH" value="5" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="F_RISING_EDGE" value="0" />
  <parameter name="FIELD0_ANC_LINE" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="1920" />
  <parameter name="H_SYNC_LENGTH" value="40" />
  <parameter name="H_BLANK" value="0" />
  <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
  <parameter name="USE_CONTROL" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="H_FRONT_PORCH" value="110" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="V_BACK_PORCH" value="20" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="THRESHOLD" value="1919" />
  <parameter name="V_BLANK" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXBC7D6F31C7" />
  <parameter name="LOW_LATENCY" value="0" />
  <parameter name="H_BACK_PORCH" value="220" />
  <parameter name="FIELD0_V_BACK_PORCH" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="V_ACTIVE_LINES" value="1080" />
  <parameter name="NO_OF_CHANNELS" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
  <parameter name="FIELD0_V_RISING_EDGE" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_cvo_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_cvo_0_video_in.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_control_slave.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/full_ip/cl_cvo/alt_vip_cl_cvo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/alt_vip_pip_sop_realign_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pattern_gen" as="alt_vip_cl_cvo_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 7 starting:alt_vip_cl_cvo "submodules/pattern_gen_alt_vip_cl_cvo_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/pattern_gen_alt_vip_cl_cvo_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_scheduler</b> "<b>submodules/alt_vip_cvo_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_pip_sop_realign</b> "<b>submodules/alt_vip_pip_sop_realign</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_core</b> "<b>submodules/alt_vip_cvo_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_control_slave</b> "<b>submodules/alt_vip_control_slave</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>alt_vip_cl_cvo</b> "<b>alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 63 starting:alt_vip_video_input_bridge "submodules/pattern_gen_alt_vip_cl_cvo_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 60 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 56 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 64 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 63 starting:alt_vip_pip_sop_realign "submodules/alt_vip_pip_sop_realign"</message>
   <message level="Info" culprit="sop_align"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_pip_sop_realign</b> "<b>sop_align</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 62 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 61 starting:alt_vip_control_slave "submodules/alt_vip_control_slave"</message>
   <message level="Info" culprit="control"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_control_slave</b> "<b>control</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_scl:16.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ALWAYS_DOWNSCALE=0,ARE_IDENTICAL=0,AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_SPEEDGRADE=7_H6,BITS_PER_SYMBOL=8,DEFAULT_EDGE_THRESH=7,DEFAULT_LOWER_BLUR=0,DEFAULT_UPPER_BLUR=0,ENABLE_FIR=0,EXTRA_PIPELINING=0,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=1,H_PHASES=16,H_SIGNED=1,H_SYMMETRIC=0,H_TAPS=8,IS_420=0,IS_422=1,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,NO_BLANKING=0,PIXELS_IN_PARALLEL=1,PRESERVE_BITS=0,RUNTIME_CONTROL=1,SYMBOLS_IN_PAR=3,SYMBOLS_IN_SEQ=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=1,V_PHASES=16,V_SIGNED=1,V_SYMMETRIC=0,V_TAPS=8(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_scaler_scheduler:16.1:ALGORITHM=NEAREST_NEIGHBOUR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=1,H_TAPS=1,IS_422=1,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=1,V_TAPS=1)(alt_vip_scaler_kernel_creator:16.1:ALGORITHM=NEAREST_NEIGHBOUR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=1,FRAC_BITS_W=1,IS_422=1,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone V,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=1,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=1920,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=1,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=1,IS_422=1,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=1)(alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0"
   kind="alt_vip_cl_scl"
   version="16.1"
   name="pattern_gen_alt_vip_cl_scl_0">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="MAX_OUT_WIDTH" value="1920" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="ALGORITHM_NAME" value="NEAREST_NEIGHBOUR" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="IS_422" value="1" />
  <parameter name="IS_420" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PRESERVE_BITS" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="1080" />
  <parameter name="V_TAPS" value="8" />
  <parameter name="V_INTEGER_BITS" value="1" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="H_FRACTION_BITS" value="7" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter
     name="H_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="ENABLE_FIR" value="0" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="DEFAULT_UPPER_BLUR" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="MAX_IN_WIDTH" value="1920" />
  <parameter name="NO_BLANKING" value="0" />
  <parameter name="H_PHASES" value="16" />
  <parameter name="H_INTEGER_BITS" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXBC7D6F31C7" />
  <parameter name="ALWAYS_DOWNSCALE" value="0" />
  <parameter name="V_SIGNED" value="1" />
  <parameter name="DEFAULT_LOWER_BLUR" value="0" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="H_TAPS" value="8" />
  <parameter name="SYMBOLS_IN_PAR" value="3" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter
     name="V_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="H_SIGNED" value="1" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_scl_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/full_ip/cl_scaler/alt_vip_cl_scl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pattern_gen" as="alt_vip_cl_scl_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 11 starting:alt_vip_cl_scl "submodules/pattern_gen_alt_vip_cl_scl_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>12</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_scaler_scheduler</b> "<b>submodules/alt_vip_scaler_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_scaler_kernel_creator</b> "<b>submodules/alt_vip_scaler_kernel_creator</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_packet_demux</b> "<b>submodules/alt_vip_packet_demux</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_scaler_alg_core</b> "<b>submodules/pattern_gen_alt_vip_cl_scl_0_scaler_core_0</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_pip_converter_core</b> "<b>submodules/alt_vip_pip_converter_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_scl_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" reuses <b>alt_vip_packet_mux</b> "<b>submodules/alt_vip_packet_mux</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_scl_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>alt_vip_cl_scl</b> "<b>alt_vip_cl_scl_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 60 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 59 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 58 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 57 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 56 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 55 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_demux"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 54 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="line_buffer_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>line_buffer_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 53 starting:alt_vip_scaler_alg_core "submodules/pattern_gen_alt_vip_cl_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 52 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="seq_to_par_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>seq_to_par_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 51 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_mux"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_tpg:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_SPEEDGRADE=7_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,FAMILY=Cyclone V,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUMBER_OF_COLOR_PLANES=2,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16(alt_vip_tpg_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16,USE_BACKGROUND_AS_BORDER=0)(alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1)(alt_vip_tpg_scheduler:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_control_slave:16.1:CONTEXT_WIDTH=8,DATA_INPUT=0,DATA_OUTPUT=0,DOUT_SOURCE=0,DST_WIDTH=8,FAST_REGISTER_UPDATES=0,MM_ADDR_WIDTH=3,MM_CONTROL_REG_BYTES=1,MM_READ_REG_BYTES=1,MM_RW_REG_BYTES=1,MM_TRIGGER_REG_BYTES=4,NUM_BLOCKING_TRIGGER_REGISTERS=0,NUM_INTERRUPTS=0,NUM_READ_REGISTERS=0,NUM_RW_REGISTERS=0,NUM_TRIGGER_REGISTERS=5,PIPELINE_DATA=0,PIPELINE_READ=0,PIPELINE_RESPONSE=0,RESP_CONTEXT=0,RESP_DEST=0,RESP_SOURCE=0,SRC_WIDTH=8,TASK_WIDTH=8,USE_16BIT_ADDRESSING=0,USE_MEMORY=0)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(clock:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="pattern_gen:.:alt_vip_cl_tpg_0"
   kind="alt_vip_cl_tpg"
   version="16.1"
   name="pattern_gen_alt_vip_cl_tpg_0">
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="UNIFORM_VALUE_RY" value="16" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_SPACE" value="RGB" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="INTERLACING" value="prog" />
  <parameter name="UNIFORM_VALUE_BCR" value="16" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_FORMAT" value="4.4.4" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PATTERN" value="colorbars" />
  <parameter name="AUTO_DEVICE" value="5CGXBC7D6F31C7" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="UNIFORM_VALUE_GCB" value="16" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_tpg_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_control_slave.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/full_ip/cl_test_pattern_generator/alt_vip_cl_tpg_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/alt_vip_tpg_scheduler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pattern_gen" as="alt_vip_cl_tpg_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 20 starting:alt_vip_cl_tpg "submodules/pattern_gen_alt_vip_cl_tpg_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_alg_core</b> "<b>submodules/alt_vip_tpg_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_scheduler</b> "<b>submodules/alt_vip_tpg_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_control_slave</b> "<b>submodules/alt_vip_control_slave</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>alt_vip_cl_tpg</b> "<b>alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 50 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg_core"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 59 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 48 starting:alt_vip_tpg_scheduler "submodules/alt_vip_tpg_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 61 starting:alt_vip_control_slave "submodules/alt_vip_control_slave"</message>
   <message level="Info" culprit="control"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_control_slave</b> "<b>control</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="pattern_gen:.:master_0"
   kind="altera_jtag_avalon_master"
   version="16.1"
   name="pattern_gen_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXBC7D6F31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pattern_gen" as="master_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 23 starting:altera_jtag_avalon_master "submodules/pattern_gen_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/pattern_gen_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/pattern_gen_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/pattern_gen_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 46 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 45 starting:timing_adapter "submodules/pattern_gen_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 43 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 42 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 41 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 40 starting:channel_adapter "submodules/pattern_gen_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 39 starting:channel_adapter "submodules/pattern_gen_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_master_bfm:16.1:ADDRESS_UNITS=SYMBOLS,ASSERT_HIGH_ARBITERLOCK=1,ASSERT_HIGH_BYTEENABLE=1,ASSERT_HIGH_LOCK=1,ASSERT_HIGH_READ=1,ASSERT_HIGH_READDATAVALID=1,ASSERT_HIGH_RESET=1,ASSERT_HIGH_WAITREQUEST=1,ASSERT_HIGH_WRITE=1,AV_ADDRESS_W=32,AV_ALWAYS_BURST_MAX_BURST=0,AV_BURSTCOUNT_W=3,AV_BURST_BNDR_ONLY=1,AV_BURST_LINEWRAP=1,AV_CONSTANT_BURST_BEHAVIOR=1,AV_FIX_READ_LATENCY=1,AV_MAX_PENDING_READS=0,AV_MAX_PENDING_WRITES=0,AV_NUMSYMBOLS=4,AV_READRESPONSE_W=8,AV_READ_WAIT_TIME=1,AV_REGISTERINCOMINGSIGNALS=0,AV_SYMBOL_W=8,AV_WRITERESPONSE_W=8,AV_WRITE_WAIT_TIME=0,REGISTER_WAITREQUEST=0,USE_ADDRESS=1,USE_ARBITERLOCK=0,USE_BEGIN_BURST_TRANSFER=0,USE_BEGIN_TRANSFER=0,USE_BURSTCOUNT=1,USE_BYTE_ENABLE=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READRESPONSE=0,USE_READ_DATA=1,USE_READ_DATA_VALID=1,USE_TRANSACTIONID=0,USE_WAIT_REQUEST=1,USE_WRITE=1,USE_WRITERESPONSE=0,USE_WRITE_DATA=1,VHDL_ID=0"
   instancePathKey="pattern_gen:.:mm_master_bfm_0"
   kind="altera_avalon_mm_master_bfm"
   version="16.1"
   name="altera_avalon_mm_master_bfm">
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/avalon_mm_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_mm_master_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen" as="mm_master_bfm_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 31 starting:altera_avalon_mm_master_bfm "submodules/altera_avalon_mm_master_bfm"</message>
   <message level="Info" culprit="mm_master_bfm_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_avalon_mm_master_bfm</b> "<b>mm_master_bfm_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_master_bfm_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {SYNC_RESET} {0};add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_cvo_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_tpg_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_scl_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_master_bfm_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_QOS_H} {92};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_QOS_L} {92};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ST_DATA_W} {110};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ID} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {BURSTWRAP_VALUE} {15};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {92};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {92};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_cvo_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_cl_tpg_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {ID} {2};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_cl_scl_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {ID} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_scl_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x200 0x400 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x400 0x800 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {110};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x200 0x400 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20 0x400 0x800 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {110};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {110};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {110};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {110};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_master_bfm_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_SRC_ID_L} {93};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MAX_BURST_LENGTH} {4};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ST_DATA_W} {110};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {REORDER} {0};add_instance {master_0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_L} {93};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {master_0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {master_0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {master_0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {master_0_master_limiter} {ST_DATA_W} {110};set_instance_parameter_value {master_0_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {master_0_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {master_0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {master_0_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {master_0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_limiter} {REORDER} {0};add_instance {alt_vip_cl_cvo_0_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {alt_vip_cl_tpg_0_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {alt_vip_cl_scl_0_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mm_master_bfm_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_master_bfm_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_master_bfm_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_master_bfm_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_master_bfm_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {alt_vip_cl_cvo_0_main_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_cl_cvo_0_main_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_main_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_cl_cvo_0_main_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_main_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {148500000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_master_bfm_0_m0_translator.avalon_universal_master_0} {mm_master_bfm_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {defaultConnection} {false};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {alt_vip_cl_cvo_0_control_agent.m0} {alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_cvo_0_control_agent.m0/alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_cvo_0_control_agent.m0/alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_cvo_0_control_agent.m0/alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_cvo_0_control_agent.rf_source} {alt_vip_cl_cvo_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_cvo_0_control_agent_rsp_fifo.out} {alt_vip_cl_cvo_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_cvo_0_control_agent.rdata_fifo_src} {alt_vip_cl_cvo_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_cl_tpg_0_control_agent.m0} {alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_tpg_0_control_agent.m0/alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_tpg_0_control_agent.m0/alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_tpg_0_control_agent.m0/alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_tpg_0_control_agent.rf_source} {alt_vip_cl_tpg_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_tpg_0_control_agent_rsp_fifo.out} {alt_vip_cl_tpg_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_tpg_0_control_agent.rdata_fifo_src} {alt_vip_cl_tpg_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_cl_scl_0_control_agent.m0} {alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_scl_0_control_agent.m0/alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_scl_0_control_agent.m0/alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_scl_0_control_agent.m0/alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_scl_0_control_agent.rf_source} {alt_vip_cl_scl_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_scl_0_control_agent_rsp_fifo.out} {alt_vip_cl_scl_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_scl_0_control_agent.rdata_fifo_src} {alt_vip_cl_scl_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_master_bfm_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {master_0_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {alt_vip_cl_cvo_0_control_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_cvo_0_control_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {alt_vip_cl_tpg_0_control_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_tpg_0_control_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {alt_vip_cl_scl_0_control_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_scl_0_control_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {mm_master_bfm_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_master_bfm_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_master_bfm_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_master_bfm_0_m0_limiter.rsp_src} {mm_master_bfm_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {master_0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/master_0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {master_0_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {master_0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/master_0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {master_0_master_limiter.rsp_src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.rsp_src/master_0_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {alt_vip_cl_cvo_0_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/alt_vip_cl_cvo_0_control_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_cvo_0_control_burst_adapter.source0} {alt_vip_cl_cvo_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_cvo_0_control_burst_adapter.source0/alt_vip_cl_cvo_0_control_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {alt_vip_cl_tpg_0_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/alt_vip_cl_tpg_0_control_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_tpg_0_control_burst_adapter.source0} {alt_vip_cl_tpg_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_tpg_0_control_burst_adapter.source0/alt_vip_cl_tpg_0_control_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {alt_vip_cl_scl_0_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/alt_vip_cl_scl_0_control_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_scl_0_control_burst_adapter.source0} {alt_vip_cl_scl_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_scl_0_control_burst_adapter.source0/alt_vip_cl_scl_0_control_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {mm_master_bfm_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {master_0_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_translator.reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_agent.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_limiter.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {master_0_master_limiter.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_cvo_0_control_translator.reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_tpg_0_control_translator.reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_scl_0_control_translator.reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_cvo_0_control_agent.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_cvo_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_tpg_0_control_agent.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_tpg_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_scl_0_control_agent.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_scl_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_cvo_0_control_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_tpg_0_control_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_scl_0_control_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_tpg_0_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_scl_0_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_tpg_0_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_tpg_0_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_scl_0_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_scl_0_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_control_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_tpg_0_control_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_scl_0_control_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_master_bfm_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_main_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {alt_vip_cl_cvo_0_main_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_cl_cvo_0_main_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_cl_cvo_0_main_reset_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {mm_master_bfm_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_master_bfm_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_master_bfm_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {mm_master_bfm_0_m0} {avalon} {slave};set_interface_property {mm_master_bfm_0_m0} {EXPORT_OF} {mm_master_bfm_0_m0_translator.avalon_anti_master_0};add_interface {alt_vip_cl_cvo_0_control} {avalon} {master};set_interface_property {alt_vip_cl_cvo_0_control} {EXPORT_OF} {alt_vip_cl_cvo_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_cl_scl_0_control} {avalon} {master};set_interface_property {alt_vip_cl_scl_0_control} {EXPORT_OF} {alt_vip_cl_scl_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_cl_tpg_0_control} {avalon} {master};set_interface_property {alt_vip_cl_tpg_0_control} {EXPORT_OF} {alt_vip_cl_tpg_0_control_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_cl_cvo_0.control} {0};set_module_assignment {interconnect_id.alt_vip_cl_scl_0.control} {1};set_module_assignment {interconnect_id.alt_vip_cl_tpg_0.control} {2};set_module_assignment {interconnect_id.master_0.master} {0};set_module_assignment {interconnect_id.mm_master_bfm_0.m0} {1};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=148500000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=148500000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=148500000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=15,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=31,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=31,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=31,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=31,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=111,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,0,END_ADDRESS=0x20,0x400,0x800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:010:0x0:0x20:both:1:0:0:1,1:100:0x200:0x400:both:1:0:0:1,0:001:0x400:0x800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x200,0x400,ST_CHANNEL_W=3,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,0,END_ADDRESS=0x20,0x400,0x800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:010:0x0:0x20:both:1:0:0:1,1:100:0x200:0x400:both:1:0:0:1,0:001:0x400:0x800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x200,0x400,ST_CHANNEL_W=3,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=4,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=15,BURSTWRAP_CONST_VALUE=15,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=1,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=83,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=3,ST_DATA_W=110)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=15,BURSTWRAP_CONST_VALUE=15,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=1,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=83,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=3,ST_DATA_W=110)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=15,BURSTWRAP_CONST_VALUE=15,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=1,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=83,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=3,ST_DATA_W=110)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=148500000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=110,VALID_WIDTH=3)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=148500000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=110,VALID_WIDTH=3)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=148500000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=148500000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=148500000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=110,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=110,USE_EXTERNAL_ARB=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=148500000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=148500000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=148500000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=148500000,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="pattern_gen:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="pattern_gen_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CGXBC7D6F31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_master_bfm_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {SYNC_RESET} {0};add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_cvo_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_tpg_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_scl_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_master_bfm_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_QOS_H} {92};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_QOS_L} {92};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ST_DATA_W} {110};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ID} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {BURSTWRAP_VALUE} {15};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {92};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {92};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {90};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {90};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {89};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {89};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {104};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {101};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {110};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_cvo_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_cvo_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_cl_tpg_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {ID} {2};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_tpg_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {alt_vip_cl_scl_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_ORI_BURST_SIZE_H} {109};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_ORI_BURST_SIZE_L} {107};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_RESPONSE_STATUS_H} {106};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_RESPONSE_STATUS_L} {105};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_PROTECTION_H} {100};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_PROTECTION_L} {98};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_SRC_ID_H} {94};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_SRC_ID_L} {93};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_DEST_ID_H} {96};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_DEST_ID_L} {95};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {ID} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_scl_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {111};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_scl_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x200 0x400 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x400 0x800 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {110};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 1 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x200 0x400 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20 0x400 0x800 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {110};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {110};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {110};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {100};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {98};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {95};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {110};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_master_bfm_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_SRC_ID_L} {93};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MAX_BURST_LENGTH} {4};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ST_DATA_W} {110};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {REORDER} {0};add_instance {master_0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_H} {96};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_L} {95};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_H} {94};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_L} {93};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_H} {97};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_L} {97};set_instance_parameter_value {master_0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {master_0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {master_0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {master_0_master_limiter} {ST_DATA_W} {110};set_instance_parameter_value {master_0_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {master_0_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {master_0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {master_0_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {master_0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_limiter} {REORDER} {0};add_instance {alt_vip_cl_cvo_0_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {OUT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {alt_vip_cl_cvo_0_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {alt_vip_cl_tpg_0_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {OUT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {alt_vip_cl_tpg_0_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {alt_vip_cl_scl_0_control_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BEGIN_BURST} {91};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURST_SIZE_H} {86};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURST_SIZE_L} {84};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURST_TYPE_H} {88};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURST_TYPE_L} {87};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {ST_DATA_W} {110};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {OUT_BURSTWRAP_H} {83};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {alt_vip_cl_scl_0_control_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {110};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {110};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {110};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {mm_master_bfm_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_master_bfm_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_master_bfm_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_master_bfm_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_master_bfm_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {alt_vip_cl_cvo_0_main_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_cl_cvo_0_main_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_cl_cvo_0_main_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_cl_cvo_0_main_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_cl_cvo_0_main_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {148500000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_master_bfm_0_m0_translator.avalon_universal_master_0} {mm_master_bfm_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {defaultConnection} {false};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {alt_vip_cl_cvo_0_control_agent.m0} {alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_cvo_0_control_agent.m0/alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_cvo_0_control_agent.m0/alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_cvo_0_control_agent.m0/alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_cvo_0_control_agent.rf_source} {alt_vip_cl_cvo_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_cvo_0_control_agent_rsp_fifo.out} {alt_vip_cl_cvo_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_cvo_0_control_agent.rdata_fifo_src} {alt_vip_cl_cvo_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_cl_tpg_0_control_agent.m0} {alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_tpg_0_control_agent.m0/alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_tpg_0_control_agent.m0/alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_tpg_0_control_agent.m0/alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_tpg_0_control_agent.rf_source} {alt_vip_cl_tpg_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_tpg_0_control_agent_rsp_fifo.out} {alt_vip_cl_tpg_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_tpg_0_control_agent.rdata_fifo_src} {alt_vip_cl_tpg_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_cl_scl_0_control_agent.m0} {alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_scl_0_control_agent.m0/alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_scl_0_control_agent.m0/alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_scl_0_control_agent.m0/alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_scl_0_control_agent.rf_source} {alt_vip_cl_scl_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_scl_0_control_agent_rsp_fifo.out} {alt_vip_cl_scl_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_scl_0_control_agent.rdata_fifo_src} {alt_vip_cl_scl_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_master_bfm_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {master_0_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {alt_vip_cl_cvo_0_control_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_cvo_0_control_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {alt_vip_cl_tpg_0_control_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_tpg_0_control_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {alt_vip_cl_scl_0_control_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_scl_0_control_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {mm_master_bfm_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_master_bfm_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_master_bfm_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_master_bfm_0_m0_limiter.rsp_src} {mm_master_bfm_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {master_0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/master_0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {master_0_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {master_0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/master_0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {master_0_master_limiter.rsp_src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.rsp_src/master_0_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {alt_vip_cl_cvo_0_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/alt_vip_cl_cvo_0_control_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_cvo_0_control_burst_adapter.source0} {alt_vip_cl_cvo_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_cvo_0_control_burst_adapter.source0/alt_vip_cl_cvo_0_control_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {alt_vip_cl_tpg_0_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/alt_vip_cl_tpg_0_control_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_tpg_0_control_burst_adapter.source0} {alt_vip_cl_tpg_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_tpg_0_control_burst_adapter.source0/alt_vip_cl_tpg_0_control_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {alt_vip_cl_scl_0_control_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/alt_vip_cl_scl_0_control_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_scl_0_control_burst_adapter.source0} {alt_vip_cl_scl_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_scl_0_control_burst_adapter.source0/alt_vip_cl_scl_0_control_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {mm_master_bfm_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {master_0_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_translator.reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_agent.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_limiter.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {master_0_master_limiter.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_master_bfm_0_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_cvo_0_control_translator.reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_tpg_0_control_translator.reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_scl_0_control_translator.reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_cvo_0_control_agent.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_cvo_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_tpg_0_control_agent.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_tpg_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_scl_0_control_agent.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_scl_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_cvo_0_control_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_tpg_0_control_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {alt_vip_cl_scl_0_control_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {alt_vip_cl_cvo_0_main_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_tpg_0_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_scl_0_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_tpg_0_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_tpg_0_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_scl_0_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_scl_0_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_control_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_tpg_0_control_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_scl_0_control_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_master_bfm_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_cvo_0_main_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {alt_vip_cl_cvo_0_main_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_cl_cvo_0_main_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_cl_cvo_0_main_reset_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {mm_master_bfm_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_master_bfm_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_master_bfm_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {mm_master_bfm_0_m0} {avalon} {slave};set_interface_property {mm_master_bfm_0_m0} {EXPORT_OF} {mm_master_bfm_0_m0_translator.avalon_anti_master_0};add_interface {alt_vip_cl_cvo_0_control} {avalon} {master};set_interface_property {alt_vip_cl_cvo_0_control} {EXPORT_OF} {alt_vip_cl_cvo_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_cl_scl_0_control} {avalon} {master};set_interface_property {alt_vip_cl_scl_0_control} {EXPORT_OF} {alt_vip_cl_scl_0_control_translator.avalon_anti_slave_0};add_interface {alt_vip_cl_tpg_0_control} {avalon} {master};set_interface_property {alt_vip_cl_tpg_0_control} {EXPORT_OF} {alt_vip_cl_tpg_0_control_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_cl_cvo_0.control} {0};set_module_assignment {interconnect_id.alt_vip_cl_scl_0.control} {1};set_module_assignment {interconnect_id.alt_vip_cl_tpg_0.control} {2};set_module_assignment {interconnect_id.master_0.master} {0};set_module_assignment {interconnect_id.mm_master_bfm_0.m0} {1};" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pattern_gen" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 30 starting:altera_mm_interconnect "submodules/pattern_gen_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.022s/0.038s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.014s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>40</b> modules, <b>128</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/pattern_gen_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/pattern_gen_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 37 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_master_bfm_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 35 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>alt_vip_cl_cvo_0_control_translator</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 32 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_master_bfm_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 30 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>alt_vip_cl_cvo_0_control_agent</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 24 starting:altera_merlin_router "submodules/pattern_gen_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 22 starting:altera_merlin_router "submodules/pattern_gen_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 19 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_master_bfm_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 17 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>alt_vip_cl_cvo_0_control_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 14 starting:altera_merlin_demultiplexer "submodules/pattern_gen_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 12 starting:altera_merlin_multiplexer "submodules/pattern_gen_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 9 starting:altera_merlin_demultiplexer "submodules/pattern_gen_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 6 starting:altera_merlin_multiplexer "submodules/pattern_gen_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 4 starting:altera_avalon_st_adapter "submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 0 starting:error_adapter "submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="pattern_gen:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen" as="rst_controller,rst_controller_001" />
  <instantiator instantiator="pattern_gen_master_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pattern_gen</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(reset:16.1:)(avalon_streaming:16.1:)"
   instancePathKey="pattern_gen:.:alt_vip_cl_cvo_0:.:video_in"
   kind="alt_vip_video_input_bridge"
   version="16.1"
   name="pattern_gen_alt_vip_cl_cvo_0_video_in">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="1920" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXBC7D6F31C7" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="VIB_MODE" value="LEGACY" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_cvo_0_video_in.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="pattern_gen_alt_vip_cl_cvo_0" as="video_in" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 63 starting:alt_vip_video_input_bridge "submodules/pattern_gen_alt_vip_cl_cvo_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 60 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 56 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cvo_scheduler:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USE_CONTROL=1"
   instancePathKey="pattern_gen:.:alt_vip_cl_cvo_0:.:scheduler"
   kind="alt_vip_cvo_scheduler"
   version="16.1"
   name="alt_vip_cvo_scheduler">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="USE_CONTROL" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_cvo_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 64 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_pip_sop_realign:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="pattern_gen:.:alt_vip_cl_cvo_0:.:sop_align"
   kind="alt_vip_pip_sop_realign"
   version="16.1"
   name="alt_vip_pip_sop_realign">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="PIXEL_WIDTH" value="24" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/alt_vip_pip_sop_realign_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_cvo_0" as="sop_align" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 63 starting:alt_vip_pip_sop_realign "submodules/alt_vip_pip_sop_realign"</message>
   <message level="Info" culprit="sop_align"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_pip_sop_realign</b> "<b>sop_align</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cvo_core:16.1:ACCEPT_COLOURS_IN_SEQ=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=1,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,FAMILY=Cyclone V,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=1920,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=1920,H_BACK_PORCH=220,H_BLANK=0,H_FRONT_PORCH=110,H_SYNC_LENGTH=40,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=1919,UHD_MODE=1,USE_CONTROL=1,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=1080,V_BACK_PORCH=20,V_BLANK=0,V_FRONT_PORCH=5,V_SYNC_LENGTH=5"
   instancePathKey="pattern_gen:.:alt_vip_cl_cvo_0:.:cvo_core"
   kind="alt_vip_cvo_core"
   version="16.1"
   name="alt_vip_cvo_core">
  <parameter name="FIFO_DEPTH" value="1920" />
  <parameter name="BPS" value="8" />
  <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
  <parameter name="F_FALLING_EDGE" value="0" />
  <parameter name="NO_OF_MODES" value="1" />
  <parameter name="FIELD0_V_BLANK" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="AP_LINE" value="0" />
  <parameter name="V_FRONT_PORCH" value="5" />
  <parameter name="ANC_LINE" value="0" />
  <parameter name="CLOCKS_ARE_SAME" value="1" />
  <parameter name="V_SYNC_LENGTH" value="5" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="F_RISING_EDGE" value="0" />
  <parameter name="FIELD0_ANC_LINE" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="1920" />
  <parameter name="H_SYNC_LENGTH" value="40" />
  <parameter name="H_BLANK" value="0" />
  <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
  <parameter name="USE_CONTROL" value="1" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="H_FRONT_PORCH" value="110" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="V_BACK_PORCH" value="20" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="THRESHOLD" value="1919" />
  <parameter name="V_BLANK" value="0" />
  <parameter name="LOW_LATENCY" value="0" />
  <parameter name="H_BACK_PORCH" value="220" />
  <parameter name="FIELD0_V_BACK_PORCH" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="V_ACTIVE_LINES" value="1080" />
  <parameter name="NO_OF_CHANNELS" value="1" />
  <parameter name="UHD_MODE" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
  <parameter name="FIELD0_V_RISING_EDGE" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_cvo_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_cvo_0" as="cvo_core" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 62 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_control_slave:16.1:CONTEXT_WIDTH=8,DATA_INPUT=0,DATA_OUTPUT=0,DOUT_SOURCE=1,DST_WIDTH=8,FAST_REGISTER_UPDATES=0,MM_ADDR_WIDTH=8,MM_CONTROL_REG_BYTES=1,MM_READ_REG_BYTES=4,MM_RW_REG_BYTES=4,MM_TRIGGER_REG_BYTES=4,NUM_BLOCKING_TRIGGER_REGISTERS=0,NUM_INTERRUPTS=0,NUM_READ_REGISTERS=1,NUM_RW_REGISTERS=0,NUM_TRIGGER_REGISTERS=27,PIPELINE_DATA=0,PIPELINE_READ=0,PIPELINE_RESPONSE=0,RESP_CONTEXT=1,RESP_DEST=1,RESP_SOURCE=1,SRC_WIDTH=8,TASK_WIDTH=8,USE_16BIT_ADDRESSING=0,USE_MEMORY=0"
   instancePathKey="pattern_gen:.:alt_vip_cl_cvo_0:.:control"
   kind="alt_vip_control_slave"
   version="16.1"
   name="alt_vip_control_slave">
  <parameter name="PIPELINE_DATA" value="0" />
  <parameter name="RESP_SOURCE" value="1" />
  <parameter name="DOUT_SOURCE" value="1" />
  <parameter name="MM_TRIGGER_REG_BYTES" value="4" />
  <parameter name="NUM_RW_REGISTERS" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="USE_MEMORY" value="0" />
  <parameter name="RESP_DEST" value="1" />
  <parameter name="MM_RW_REG_BYTES" value="4" />
  <parameter name="FAST_REGISTER_UPDATES" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUM_INTERRUPTS" value="0" />
  <parameter name="MM_CONTROL_REG_BYTES" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="USE_16BIT_ADDRESSING" value="0" />
  <parameter name="NUM_BLOCKING_TRIGGER_REGISTERS" value="0" />
  <parameter name="DATA_INPUT" value="0" />
  <parameter name="DATA_OUTPUT" value="0" />
  <parameter name="PIPELINE_RESPONSE" value="0" />
  <parameter name="NUM_TRIGGER_REGISTERS" value="27" />
  <parameter name="MM_READ_REG_BYTES" value="4" />
  <parameter name="RESP_CONTEXT" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="MM_ADDR_WIDTH" value="8" />
  <parameter name="PIPELINE_READ" value="0" />
  <parameter name="NUM_READ_REGISTERS" value="1" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_control_slave.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_control_slave/alt_vip_control_slave_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_cvo_0" as="control" />
  <instantiator instantiator="pattern_gen_alt_vip_cl_tpg_0" as="control_slave" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 61 starting:alt_vip_control_slave "submodules/alt_vip_control_slave"</message>
   <message level="Info" culprit="control"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_control_slave</b> "<b>control</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge_resp:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:video_in_resp"
   kind="alt_vip_video_input_bridge_resp"
   version="16.1"
   name="alt_vip_video_input_bridge_resp">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="1920" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="VIB_MODE" value="FULL" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="video_in_resp" />
  <instantiator instantiator="pattern_gen_alt_vip_cl_cvo_0_video_in" as="vid_front" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 60 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="video_in_resp"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>video_in_resp</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_output_bridge:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,VIDEO_PROTOCOL_NO=1"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:video_out"
   kind="alt_vip_video_output_bridge"
   version="16.1"
   name="alt_vip_video_output_bridge">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="LOW_LATENCY_COMMAND_MODE" value="0" />
  <parameter name="SOP_PRE_ALIGNED" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="video_out" />
  <instantiator instantiator="pattern_gen_alt_vip_cl_tpg_0" as="video_out" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 59 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="video_out"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>video_out</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_scheduler:16.1:ALGORITHM=NEAREST_NEIGHBOUR,COEFF_WIDTH=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_PHASE_BITS=1,H_TAPS=1,IS_422=1,LIMITED_READBACK=0,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,NO_BLANKING=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=PASSTHROUGH,V_BANKS=1,V_PHASE_BITS=1,V_TAPS=1"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:scheduler"
   kind="alt_vip_scaler_scheduler"
   version="16.1"
   name="alt_vip_scaler_scheduler">
  <parameter name="USER_PACKET_SUPPORT" value="PASSTHROUGH" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="MAX_OUT_WIDTH" value="1920" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="COEFF_WIDTH" value="0" />
  <parameter name="ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="MAX_IN_WIDTH" value="1920" />
  <parameter name="IS_422" value="1" />
  <parameter name="H_PHASE_BITS" value="1" />
  <parameter name="NO_BLANKING" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="1080" />
  <parameter name="H_TAPS" value="1" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="V_PHASE_BITS" value="1" />
  <parameter name="V_TAPS" value="1" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 58 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_kernel_creator:16.1:ALGORITHM=NEAREST_NEIGHBOUR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=1,FRAC_BITS_W=1,IS_422=1,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:kernel_creator"
   kind="alt_vip_scaler_kernel_creator"
   version="16.1"
   name="alt_vip_scaler_kernel_creator">
  <parameter name="PARTIAL_LINE_SCALING" value="0" />
  <parameter name="MAX_OUT_WIDTH" value="1920" />
  <parameter name="ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MAX_IN_WIDTH" value="1920" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="IS_422" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="FRAC_BITS_W" value="1" />
  <parameter name="FIXED_SIZE" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="1080" />
  <parameter name="FRAC_BITS_H" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="EXTRA_PIPELINE_REG" value="0" />
  <parameter name="RESP_SRC_ADDR" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="kernel_creator" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 57 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge_cmd:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:video_in_cmd"
   kind="alt_vip_video_input_bridge_cmd"
   version="16.1"
   name="alt_vip_video_input_bridge_cmd">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="video_in_cmd" />
  <instantiator instantiator="pattern_gen_alt_vip_cl_cvo_0_video_in" as="vid_back" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 56 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="video_in_cmd"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>video_in_cmd</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_demux:16.1:CLIP_ADDRESS_BITS=0,CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NUM_OUTPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SHIFT_ADDRESS_BITS=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:input_demux"
   kind="alt_vip_packet_demux"
   version="16.1"
   name="alt_vip_packet_demux">
  <parameter name="CMD_RESP_INTERFACE" value="0" />
  <parameter name="SHIFT_ADDRESS_BITS" value="0" />
  <parameter name="DATA_WIDTH_INT" value="24" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="REGISTER_OUTPUT" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="24" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="CLIP_ADDRESS_BITS" value="0" />
  <parameter name="USER_WIDTH_INT" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_packet_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_demux/alt_vip_packet_demux_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="input_demux" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 55 starting:alt_vip_packet_demux "submodules/alt_vip_packet_demux"</message>
   <message level="Info" culprit="input_demux"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_packet_demux</b> "<b>input_demux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_line_buffer:16.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone V,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=1,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=1920,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:line_buffer_0"
   kind="alt_vip_line_buffer"
   version="16.1"
   name="alt_vip_line_buffer">
  <parameter name="OUTPUT_PORTS" value="1" />
  <parameter name="SOURCE_ADDRESS" value="0" />
  <parameter name="TRACK_LINE_LENGTH" value="1" />
  <parameter name="FIFO_SIZE" value="4" />
  <parameter name="KERNEL_SIZE_2" value="8" />
  <parameter name="KERNEL_SIZE_3" value="8" />
  <parameter name="OUTPUT_MUX_SEL" value="OLD" />
  <parameter name="KERNEL_SIZE_0" value="1" />
  <parameter name="MODE" value="RATE_MATCHING" />
  <parameter name="KERNEL_SIZE_1" value="8" />
  <parameter name="KERNEL_SIZE_6" value="8" />
  <parameter name="KERNEL_SIZE_7" value="8" />
  <parameter name="KERNEL_SIZE_4" value="8" />
  <parameter name="ENABLE_PIPELINE_REG" value="0" />
  <parameter name="KERNEL_SIZE_5" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="PIXEL_WIDTH" value="24" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="ENABLE_FIFOS" value="0" />
  <parameter name="CONVERT_TO_1_PIP" value="0" />
  <parameter name="ENABLE_RECEIVE_ONLY_CMD" value="0" />
  <parameter name="KERNEL_CENTER_5" value="3" />
  <parameter name="KERNEL_CENTER_4" value="3" />
  <parameter name="KERNEL_CENTER_7" value="3" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="KERNEL_CENTER_6" value="3" />
  <parameter name="KERNEL_CENTER_1" value="3" />
  <parameter name="KERNEL_CENTER_0" value="0" />
  <parameter name="KERNEL_CENTER_3" value="3" />
  <parameter name="KERNEL_CENTER_2" value="3" />
  <parameter name="OUTPUT_OPTION" value="UNPIPELINED" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="KERNEL_START_2" value="0" />
  <parameter name="KERNEL_START_1" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="KERNEL_START_6" value="0" />
  <parameter name="KERNEL_START_5" value="0" />
  <parameter name="KERNEL_START_4" value="0" />
  <parameter name="KERNEL_START_3" value="0" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="KERNEL_START_7" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="line_buffer_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 54 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="line_buffer_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_line_buffer</b> "<b>line_buffer_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_alg_core:16.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone V,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=1,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=16,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=1,IS_422=1,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=1920,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=1"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:scaler_core_0"
   kind="alt_vip_scaler_alg_core"
   version="16.1"
   name="pattern_gen_alt_vip_cl_scl_0_scaler_core_0">
  <parameter name="MAX_OUT_WIDTH" value="1920" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="ALGORITHM_NAME" value="NEAREST_NEIGHBOUR" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="DOUT_SRC_ADDRESS" value="0" />
  <parameter name="FAMILY" value="Cyclone V" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_OUT_HEIGHT" value="1080" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="V_TAPS" value="1" />
  <parameter name="V_INTEGER_BITS" value="0" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="H_FRACTION_BITS" value="1" />
  <parameter name="PARTIAL_LINE_SCALING" value="0" />
  <parameter name="H_KERNEL_BITS" value="8" />
  <parameter
     name="H_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="MAX_IN_WIDTH" value="1920" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="H_PHASES" value="16" />
  <parameter name="SHIFTED_MIRROR" value="0" />
  <parameter name="H_INTEGER_BITS" value="0" />
  <parameter name="V_SIGNED" value="0" />
  <parameter name="H_TAPS" value="1" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="EXTRA_PIPELINE_REG" value="1" />
  <parameter name="RIGHT_MIRROR" value="1" />
  <parameter
     name="V_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="LEFT_MIRROR" value="1" />
  <parameter name="H_SIGNED" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_alt_vip_cl_scl_0_scaler_core_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="C:/intelFPGA_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="scaler_core_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 53 starting:alt_vip_scaler_alg_core "submodules/pattern_gen_alt_vip_cl_scl_0_scaler_core_0"</message>
   <message level="Info" culprit="scaler_core_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_pip_converter_core:16.1:CONTEXT_WIDTH=8,DST_WIDTH=8,FIFO_DEPTH=0,INPUT_FIFO_DEPTH=0,OUTPUT_FIFO_DEPTH=0,PIPELINE_READY=0,PIXELS_IN_PARALLEL_IN=1,PIXELS_IN_PARALLEL_OUT=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:seq_to_par_0"
   kind="alt_vip_pip_converter_core"
   version="16.1"
   name="alt_vip_pip_converter_core">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="FIFO_DEPTH" value="0" />
  <parameter name="PIXELS_IN_PARALLEL_IN" value="1" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL_OUT" value="1" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="INPUT_FIFO_DEPTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="OUTPUT_FIFO_DEPTH" value="0" />
  <parameter name="PIXEL_WIDTH" value="24" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_pip_converter_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_converter_core/alt_vip_pip_converter_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="seq_to_par_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 52 starting:alt_vip_pip_converter_core "submodules/alt_vip_pip_converter_core"</message>
   <message level="Info" culprit="seq_to_par_0"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_pip_converter_core</b> "<b>seq_to_par_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_mux:16.1:CMD_RESP_INTERFACE=0,CONTEXT_WIDTH=8,DATA_WIDTH=24,DATA_WIDTH_INT=24,DST_WIDTH=8,NAME=undefined,NUM_INPUTS=2,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,REGISTER_OUTPUT=1,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0,USER_WIDTH_INT=0"
   instancePathKey="pattern_gen:.:alt_vip_cl_scl_0:.:output_mux"
   kind="alt_vip_packet_mux"
   version="16.1"
   name="alt_vip_packet_mux">
  <parameter name="CMD_RESP_INTERFACE" value="0" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="DATA_WIDTH_INT" value="24" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="REGISTER_OUTPUT" value="1" />
  <parameter name="NAME" value="undefined" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="24" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="USER_WIDTH_INT" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_packet_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_mux/alt_vip_packet_mux_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_scl_0" as="output_mux" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 51 starting:alt_vip_packet_mux "submodules/alt_vip_packet_mux"</message>
   <message level="Info" culprit="output_mux"><![CDATA["<b>alt_vip_cl_scl_0</b>" instantiated <b>alt_vip_packet_mux</b> "<b>output_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_tpg_alg_core:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16,USE_BACKGROUND_AS_BORDER=0"
   instancePathKey="pattern_gen:.:alt_vip_cl_tpg_0:.:tpg_core"
   kind="alt_vip_tpg_alg_core"
   version="16.1"
   name="alt_vip_tpg_alg_core">
  <parameter name="UNIFORM_VALUE_RY" value="16" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_SPACE" value="RGB" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="INTERLACING" value="prog" />
  <parameter name="UNIFORM_VALUE_BCR" value="16" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="OUTPUT_FORMAT" value="4.4.4" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PATTERN" value="colorbars" />
  <parameter name="USE_BACKGROUND_AS_BORDER" value="0" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="UNIFORM_VALUE_GCB" value="16" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_tpg_0" as="tpg_core" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 50 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg_core"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_tpg_scheduler:16.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=1080,MAX_WIDTH=1920,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16"
   instancePathKey="pattern_gen:.:alt_vip_cl_tpg_0:.:scheduler"
   kind="alt_vip_tpg_scheduler"
   version="16.1"
   name="alt_vip_tpg_scheduler">
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="UNIFORM_VALUE_RY" value="16" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="INTERLACING" value="prog" />
  <parameter name="UNIFORM_VALUE_BCR" value="16" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="OUTPUT_FORMAT" value="4.4.4" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PATTERN" value="colorbars" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="UNIFORM_VALUE_GCB" value="16" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/src_hdl/alt_vip_tpg_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_scheduler/alt_vip_tpg_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_alt_vip_cl_tpg_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 48 starting:alt_vip_tpg_scheduler "submodules/alt_vip_tpg_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:16.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="pattern_gen:.:master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="16.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_master_0"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 46 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="pattern_gen:.:master_0:.:timing_adt"
   kind="timing_adapter"
   version="16.1"
   name="pattern_gen_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_master_0" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 45 starting:timing_adapter "submodules/pattern_gen_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="pattern_gen:.:master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_master_0" as="fifo" />
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="alt_vip_cl_cvo_0_control_agent_rsp_fifo,alt_vip_cl_tpg_0_control_agent_rsp_fifo,alt_vip_cl_scl_0_control_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 44 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="pattern_gen:.:master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="16.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 43 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:16.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="pattern_gen:.:master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="16.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 42 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:16.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="pattern_gen:.:master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="16.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 41 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="pattern_gen:.:master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="16.1"
   name="pattern_gen_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_master_0" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 40 starting:channel_adapter "submodules/pattern_gen_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:16.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="pattern_gen:.:master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="16.1"
   name="pattern_gen_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_master_0" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 39 starting:channel_adapter "submodules/pattern_gen_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:mm_master_bfm_0_m0_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="mm_master_bfm_0_m0_translator,master_0_master_translator" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 37 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_master_bfm_0_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=148500000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:alt_vip_cl_cvo_0_control_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="alt_vip_cl_cvo_0_control_translator,alt_vip_cl_tpg_0_control_translator,alt_vip_cl_scl_0_control_translator" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 35 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>alt_vip_cl_cvo_0_control_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_cvo_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;alt_vip_cl_tpg_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;alt_vip_cl_scl_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=15,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=89,PKT_ADDR_SIDEBAND_L=89,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=104,PKT_CACHE_L=101,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=90,PKT_DATA_SIDEBAND_L=90,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_QOS_H=92,PKT_QOS_L=92,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:mm_master_bfm_0_m0_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="mm_master_bfm_0_m0_agent,master_0_master_agent" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 32 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_master_bfm_0_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=31,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_ORI_BURST_SIZE_H=109,PKT_ORI_BURST_SIZE_L=107,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_RESPONSE_STATUS_H=106,PKT_RESPONSE_STATUS_L=105,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:alt_vip_cl_cvo_0_control_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="alt_vip_cl_cvo_0_control_agent,alt_vip_cl_tpg_0_control_agent,alt_vip_cl_scl_0_control_agent" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 30 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>alt_vip_cl_cvo_0_control_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,0,END_ADDRESS=0x20,0x400,0x800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:010:0x0:0x20:both:1:0:0:1,1:100:0x200:0x400:both:1:0:0:1,0:001:0x400:0x800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x200,0x400,ST_CHANNEL_W=3,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="pattern_gen_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x200,0x400" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:010:0x0:0x20:both:1:0:0:1,1:100:0x200:0x400:both:1:0:0:1,0:001:0x400:0x800:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,100,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x20,0x400,0x800" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="2,1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_mm_interconnect_0" as="router,router_001" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 24 starting:altera_merlin_router "submodules/pattern_gen_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_PROTECTION_H=100,PKT_PROTECTION_L=98,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=110,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="16.1"
   name="pattern_gen_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="96" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="95" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="100" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="98" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 22 starting:altera_merlin_router "submodules/pattern_gen_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=4,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=96,PKT_DEST_ID_L=95,PKT_SRC_ID_H=94,PKT_SRC_ID_L=93,PKT_THREAD_ID_H=97,PKT_THREAD_ID_L=97,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=110,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:mm_master_bfm_0_m0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="mm_master_bfm_0_m0_limiter,master_0_master_limiter" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 19 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_master_bfm_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_master_bfm_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=15,BURSTWRAP_CONST_VALUE=15,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=1,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=83,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=91,PKT_BURSTWRAP_H=83,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=86,PKT_BURST_SIZE_L=84,PKT_BURST_TYPE_H=88,PKT_BURST_TYPE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=3,ST_DATA_W=110"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:alt_vip_cl_cvo_0_control_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="16.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="alt_vip_cl_cvo_0_control_burst_adapter,alt_vip_cl_tpg_0_control_burst_adapter,alt_vip_cl_scl_0_control_burst_adapter" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 17 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="alt_vip_cl_cvo_0_control_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>alt_vip_cl_cvo_0_control_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=148500000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=110,VALID_WIDTH=3"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="pattern_gen_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="148500000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 14 starting:altera_merlin_demultiplexer "submodules/pattern_gen_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="pattern_gen_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 12 starting:altera_merlin_multiplexer "submodules/pattern_gen_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=148500000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=110,VALID_WIDTH=1"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="pattern_gen_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="148500000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 9 starting:altera_merlin_demultiplexer "submodules/pattern_gen_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=110,USE_EXTERNAL_ARB=0"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="pattern_gen_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(109:107) response_status(106:105) cache(104:101) protection(100:98) thread_id(97) dest_id(96:95) src_id(94:93) qos(92) begin_burst(91) data_sideband(90) addr_sideband(89) burst_type(88:87) burst_size(86:84) burstwrap(83:79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="110" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pattern_gen_mm_interconnect_0" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 6 starting:altera_merlin_multiplexer "submodules/pattern_gen_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=5CGXBC7D6F31C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="pattern_gen_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXBC7D6F31C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 4 starting:altera_avalon_st_adapter "submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="pattern_gen">queue size: 0 starting:error_adapter "submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="pattern_gen:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="E:/Galaxy/GFEC/02_Altera/Altera_DemoBoard/CV_GX_Claire_Kit/project/CAM2HDMI_2019/ip/pattern_gen/synthesis/submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="pattern_gen_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="pattern_gen">queue size: 0 starting:error_adapter "submodules/pattern_gen_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
