Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 16:10:32 2024
| Host         : DESKTOP-3F1F5O6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    33          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (594)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (8)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (594)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pwm_clocks/sig_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.438        0.000                      0                   81        0.265        0.000                      0                   81        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.438        0.000                      0                   81        0.265        0.000                      0                   81        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.890ns (22.376%)  route 3.087ns (77.624%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.667     9.170    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.523    14.895    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[16]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y49          FDRE (Setup_fdre_C_R)       -0.524    14.608    driver_seg/clk_en0/sig_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.890ns (22.376%)  route 3.087ns (77.624%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.667     9.170    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.523    14.895    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[17]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y49          FDRE (Setup_fdre_C_R)       -0.524    14.608    driver_seg/clk_en0/sig_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.890ns (22.376%)  route 3.087ns (77.624%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.667     9.170    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.523    14.895    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/C
                         clock pessimism              0.273    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X2Y49          FDRE (Setup_fdre_C_R)       -0.524    14.608    driver_seg/clk_en0/sig_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.890ns (22.394%)  route 3.084ns (77.606%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.663     9.167    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.523    14.895    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[12]/C
                         clock pessimism              0.298    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    14.633    driver_seg/clk_en0/sig_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.890ns (22.394%)  route 3.084ns (77.606%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.663     9.167    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.523    14.895    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[13]/C
                         clock pessimism              0.298    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    14.633    driver_seg/clk_en0/sig_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.890ns (22.394%)  route 3.084ns (77.606%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.663     9.167    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.523    14.895    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[14]/C
                         clock pessimism              0.298    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    14.633    driver_seg/clk_en0/sig_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.890ns (22.394%)  route 3.084ns (77.606%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.663     9.167    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.523    14.895    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
                         clock pessimism              0.298    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.524    14.633    driver_seg/clk_en0/sig_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.890ns (23.114%)  route 2.960ns (76.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.539     9.043    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.522    14.894    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[4]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    14.607    driver_seg/clk_en0/sig_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.890ns (23.114%)  route 2.960ns (76.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.539     9.043    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.522    14.894    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[5]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    14.607    driver_seg/clk_en0/sig_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 driver_seg/clk_en0/sig_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.890ns (23.114%)  route 2.960ns (76.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.641     5.193    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  driver_seg/clk_en0/sig_count_reg[15]/Q
                         net (fo=2, routed)           0.951     6.662    driver_seg/clk_en0/sig_count_reg[15]
    SLICE_X4Y48          LUT4 (Prop_lut4_I0_O)        0.124     6.786 r  driver_seg/clk_en0/sig_count[1]_i_3/O
                         net (fo=2, routed)           0.818     7.604    driver_seg/clk_en0/sig_count[1]_i_3_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124     7.728 r  driver_seg/clk_en0/sig_count[0]_i_5__0/O
                         net (fo=1, routed)           0.652     8.380    driver_seg/clk_en0/sig_count[0]_i_5__0_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.124     8.504 r  driver_seg/clk_en0/sig_count[0]_i_1__0/O
                         net (fo=19, routed)          0.539     9.043    driver_seg/clk_en0/sig_count[0]_i_1__0_n_0
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.522    14.894    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[6]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y46          FDRE (Setup_fdre_C_R)       -0.524    14.607    driver_seg/clk_en0/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm_clocks/sig_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_clocks/sig_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.478    pwm_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  pwm_clocks/sig_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  pwm_clocks/sig_count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.768    pwm_clocks/sig_count_reg[14]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  pwm_clocks/sig_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    pwm_clocks/sig_count_reg[12]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  pwm_clocks/sig_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.992    pwm_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  pwm_clocks/sig_count_reg[14]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.612    pwm_clocks/sig_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm_clocks/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_clocks/sig_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.477    pwm_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  pwm_clocks/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pwm_clocks/sig_count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.767    pwm_clocks/sig_count_reg[2]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  pwm_clocks/sig_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.877    pwm_clocks/sig_count_reg[0]_i_2_n_5
    SLICE_X34Y45         FDRE                                         r  pwm_clocks/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.991    pwm_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  pwm_clocks/sig_count_reg[2]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.611    pwm_clocks/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pwm_clocks/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_clocks/sig_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.477    pwm_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pwm_clocks/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  pwm_clocks/sig_count_reg[6]/Q
                         net (fo=3, routed)           0.126     1.767    pwm_clocks/sig_count_reg[6]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  pwm_clocks/sig_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    pwm_clocks/sig_count_reg[4]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  pwm_clocks/sig_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.991    pwm_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  pwm_clocks/sig_count_reg[6]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.611    pwm_clocks/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.598     1.511    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  driver_seg/clk_en0/sig_count_reg[18]/Q
                         net (fo=4, routed)           0.127     1.802    driver_seg/clk_en0/sig_count_reg[18]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  driver_seg/clk_en0/sig_count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.912    driver_seg/clk_en0/sig_count_reg[16]_i_1__0_n_5
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.869     2.027    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[18]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.134     1.645    driver_seg/clk_en0/sig_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.597     1.510    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  driver_seg/clk_en0/sig_count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.801    driver_seg/clk_en0/sig_count_reg[2]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  driver_seg/clk_en0/sig_count_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.911    driver_seg/clk_en0/sig_count_reg[0]_i_2__0_n_5
    SLICE_X2Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.026    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.134     1.644    driver_seg/clk_en0/sig_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 driver_seg/clk_en0/sig_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/clk_en0/sig_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.597     1.510    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  driver_seg/clk_en0/sig_count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.801    driver_seg/clk_en0/sig_count_reg[6]
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  driver_seg/clk_en0/sig_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.911    driver_seg/clk_en0/sig_count_reg[4]_i_1__0_n_5
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.026    driver_seg/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  driver_seg/clk_en0/sig_count_reg[6]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.134     1.644    driver_seg/clk_en0/sig_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 driver_seg/bin_cnt0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/bin_cnt0/sig_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.597     1.510    driver_seg/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg/bin_cnt0/sig_count_reg[0]/Q
                         net (fo=8, routed)           0.196     1.847    driver_seg/bin_cnt0/sig_cnt_2bit[0]
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.042     1.889 r  driver_seg/bin_cnt0/sig_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.889    driver_seg/bin_cnt0/sig_count[1]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.026    driver_seg/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.107     1.617    driver_seg/bin_cnt0/sig_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 pwm_clocks/sig_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_clocks/sig_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.567%)  route 0.138ns (33.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.478    pwm_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  pwm_clocks/sig_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  pwm_clocks/sig_count_reg[10]/Q
                         net (fo=3, routed)           0.138     1.780    pwm_clocks/sig_count_reg[10]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  pwm_clocks/sig_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    pwm_clocks/sig_count_reg[8]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  pwm_clocks/sig_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.992    pwm_clocks/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  pwm_clocks/sig_count_reg[10]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.612    pwm_clocks/sig_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 driver_seg/bin_cnt0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/sig_bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.597     1.510    driver_seg/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg/bin_cnt0/sig_count_reg[0]/Q
                         net (fo=8, routed)           0.185     1.836    driver_seg/bin_cnt0/sig_cnt_2bit[0]
    SLICE_X0Y46          LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  driver_seg/bin_cnt0/sig_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    driver_seg/sig_bin[0]
    SLICE_X0Y46          FDRE                                         r  driver_seg/sig_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.026    driver_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  driver_seg/sig_bin_reg[0]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.092     1.602    driver_seg/sig_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 driver_seg/bin_cnt0/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg/bin_cnt0/sig_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.597     1.510    driver_seg/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg/bin_cnt0/sig_count_reg[0]/Q
                         net (fo=8, routed)           0.196     1.847    driver_seg/bin_cnt0/sig_cnt_2bit[0]
    SLICE_X0Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.892 r  driver_seg/bin_cnt0/sig_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    driver_seg/bin_cnt0/sig_count[0]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.868     2.026    driver_seg/bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  driver_seg/bin_cnt0/sig_count_reg[0]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.091     1.601    driver_seg/bin_cnt0/sig_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     driver_seg/dig_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     driver_seg/dig_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     driver_seg/dig_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     driver_seg/dig_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg/sig_bin_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg/bin_cnt0/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     driver_seg/bin_cnt0/sig_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45     driver_seg/clk_en0/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y47     driver_seg/clk_en0/sig_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg/sig_bin_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg/sig_bin_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     driver_seg/dig_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg/sig_bin_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     driver_seg/sig_bin_reg[0]/C



