vhdl xil_defaultlib  \
"../../../bd/mainsoc/ip/mainsoc_microblaze_0_0/sim/mainsoc_microblaze_0_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_microblaze_0_axi_intc_0/sim/mainsoc_microblaze_0_axi_intc_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_mdm_1_0/sim/mainsoc_mdm_1_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_rst_clk_wiz_0_150M_0/sim/mainsoc_rst_clk_wiz_0_150M_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_smc_0/bd_0/ip/ip_1/sim/bd_c2f9_psr0_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_smc_0/bd_0/ip/ip_2/sim/bd_c2f9_psr_aclk_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_smc_0/bd_0/ip/ip_3/sim/bd_c2f9_psr_aclk1_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_rst_mig_7series_0_200M_0/sim/mainsoc_rst_mig_7series_0_200M_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_gpio_0_0/sim/mainsoc_axi_gpio_0_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_gpio_1_0/sim/mainsoc_axi_gpio_1_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_uartlite_0_0/sim/mainsoc_axi_uartlite_0_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_dlmb_v10_0/sim/mainsoc_dlmb_v10_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_ilmb_v10_0/sim/mainsoc_ilmb_v10_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_dlmb_bram_if_cntlr_0/sim/mainsoc_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_ilmb_bram_if_cntlr_0/sim/mainsoc_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_timer_0_0/sim/mainsoc_axi_timer_0_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_ethernetlite_0_0/sim/mainsoc_axi_ethernetlite_0_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_quad_spi_0_0/sim/mainsoc_axi_quad_spi_0_0.vhd" \
"../../../bd/mainsoc/ip/mainsoc_axi_quad_spi_0_1/sim/mainsoc_axi_quad_spi_0_1.vhd" \

nosort
