<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>FPGA on 惒泊の部落格</title><link>/tags/fpga/</link><description>Recent content in FPGA on 惒泊の部落格</description><generator>Hugo -- gohugo.io</generator><language>zh</language><copyright>Copyright &amp;copy; 2018 ~ 2021 &lt;a href="https://goer.icu">惒泊の部落格&lt;/a> All Rights Reserved!</copyright><lastBuildDate>Fri, 19 Jul 2019 21:50:01 +0000</lastBuildDate><atom:link href="/tags/fpga/index.xml" rel="self" type="application/rss+xml"/><item><title>Verilog-HDL基础语法（下）</title><link>/posts/verilog-hdl%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%E4%B8%8B/</link><pubDate>Fri, 19 Jul 2019 21:50:01 +0000</pubDate><guid>/posts/verilog-hdl%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%E4%B8%8B/</guid><description>过程块 initial块，只执行一次 always块，循环执行 过程块中的部件： 过程赋值语句 高级结构（循环</description></item><item><title>Verilog HDL基础语法（上）</title><link>/posts/verilog-hdl%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%E4%B8%8A/</link><pubDate>Thu, 18 Jul 2019 10:42:34 +0000</pubDate><guid>/posts/verilog-hdl%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95%E4%B8%8A/</guid><description>写在前面的 本博客是对于自己接触基于Verilog硬件开发学习的基础语法学习笔记！接触Verilog之</description></item></channel></rss>