

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcdaa3b8c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcdaa3b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcdaa3b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcdaa3b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcdaa3b70..

GPGPU-Sim PTX: cudaLaunch for 0x0x4079ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvm2iiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvm2iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvm2iiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvm2iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvm2iiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvm2iiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvm2iiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9298 (mri-gridding.4.sm_70.ptx:2716) @%p1 bra BB6_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92c8 (mri-gridding.4.sm_70.ptx:2725) shl.b32 %r82, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x92e8 (mri-gridding.4.sm_70.ptx:2729) @%p2 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9300 (mri-gridding.4.sm_70.ptx:2735) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x97a0 (mri-gridding.4.sm_70.ptx:2885) @%p3 bra BB6_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9890 (mri-gridding.4.sm_70.ptx:2922) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x97b8 (mri-gridding.4.sm_70.ptx:2890) @%p4 bra BB6_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9870 (mri-gridding.4.sm_70.ptx:2916) shl.b32 %r309, %r309, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9888 (mri-gridding.4.sm_70.ptx:2919) @%p5 bra BB6_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9890 (mri-gridding.4.sm_70.ptx:2922) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9898 (mri-gridding.4.sm_70.ptx:2923) @%p6 bra BB6_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98d0 (mri-gridding.4.sm_70.ptx:2933) mov.u32 %r310, %r86;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x98d8 (mri-gridding.4.sm_70.ptx:2934) @%p3 bra BB6_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (mri-gridding.4.sm_70.ptx:2973) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x98f8 (mri-gridding.4.sm_70.ptx:2940) @%p8 bra BB6_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99c0 (mri-gridding.4.sm_70.ptx:2968) shl.b32 %r310, %r310, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x99d0 (mri-gridding.4.sm_70.ptx:2970) @%p9 bra BB6_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99d8 (mri-gridding.4.sm_70.ptx:2973) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9b58 (mri-gridding.4.sm_70.ptx:3021) @%p14 bra BB6_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b60 (mri-gridding.4.sm_70.ptx:3023) @%p1 bra BB6_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9b60 (mri-gridding.4.sm_70.ptx:3023) @%p1 bra BB6_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c28 (mri-gridding.4.sm_70.ptx:3051) @%p2 bra BB6_20;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9c28 (mri-gridding.4.sm_70.ptx:3051) @%p2 bra BB6_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c60 (mri-gridding.4.sm_70.ptx:3061) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9ca8 (mri-gridding.4.sm_70.ptx:3070) @%p17 bra BB6_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cc8 (mri-gridding.4.sm_70.ptx:3080) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvm2iiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvm2iiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvm2iiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvm2iiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvm2iiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 353088
gpu_sim_insn = 971372858
gpu_ipc =    2751.0786
gpu_tot_sim_cycle = 353088
gpu_tot_sim_insn = 971372858
gpu_tot_ipc =    2751.0786
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.2021% 
gpu_tot_occupancy = 59.2021% 
max_total_param_size = 0
gpu_stall_dramfull = 1328361
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.7511
partiton_level_parallism_total  =      13.7511
partiton_level_parallism_util =      16.1596
partiton_level_parallism_util_total  =      16.1596
L2_BW  =     498.1196 GB/Sec
L2_BW_total  =     498.1196 GB/Sec
gpu_total_sim_rate=262604
############## bottleneck_stats #############
cycles: core 353088, icnt 353088, l2 353088, dram 265128
gpu_ipc	2751.079
gpu_tot_issued_cta = 2594, average cycles = 136
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 663978 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 594697 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.293	80
L1D data util	0.473	80	0.482	1
L1D tag util	0.174	80	0.188	11
L2 data util	0.233	64	0.233	21
L2 tag util	0.149	64	0.150	51
n_l2_access	 3362256
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.359	32	0.372	31

latency_l1_hit:	23594244, num_l1_reqs:	26165
L1 hit latency:	901
latency_l2_hit:	1888664989, num_l2_reqs:	2576599
L2 hit latency:	733
latency_dram:	1427195638, num_dram_reqs:	758630
DRAM latency:	1881

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.859
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.654	80	0.666	1

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.153	80	0.156	1
sp pipe util	0.000	0	0.000	1
sfu pipe util	0.000	0	0.000	1
ldst mem cycle	0.053	80	0.054	1

smem port	0.665	80

n_reg_bank	16
reg port	0.149	16	0.233	1
L1D tag util	0.174	80	0.188	11
L1D fill util	0.024	80	0.024	1
n_l1d_mshr	4096
L1D mshr util	0.012	80
n_l1d_missq	16
L1D missq util	0.069	80
L1D hit rate	0.005
L1D miss rate	0.679
L1D rsfail rate	0.316
L2 tag util	0.149	64	0.150	51
L2 fill util	0.029	64	0.029	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.101	64	0.104	62
L2 missq util	0.002	64	0.002	63
L2 hit rate	0.774
L2 miss rate	0.226
L2 rsfail rate	0.000

dram activity	0.560	32	0.577	31

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 5311824, load_transaction_bytes 21247296, icnt_m2s_bytes 0
n_gmem_load_insns 41500, n_gmem_load_accesses 663978
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.452

run 0.049, fetch 0.001, sync 0.566, control 0.004, data 0.364, struct 0.016
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16243
	L1D_cache_core[1]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17841
	L1D_cache_core[2]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19517
	L1D_cache_core[3]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 16488
	L1D_cache_core[4]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15112
	L1D_cache_core[5]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 17303
	L1D_cache_core[6]: Access = 41472, Miss = 41056, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 20453
	L1D_cache_core[7]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20753
	L1D_cache_core[8]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 13712
	L1D_cache_core[9]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 14399
	L1D_cache_core[10]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20074
	L1D_cache_core[11]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 25045
	L1D_cache_core[12]: Access = 42768, Miss = 42392, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 18722
	L1D_cache_core[13]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17126
	L1D_cache_core[14]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20976
	L1D_cache_core[15]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19687
	L1D_cache_core[16]: Access = 41472, Miss = 41109, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 16528
	L1D_cache_core[17]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 18412
	L1D_cache_core[18]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17320
	L1D_cache_core[19]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 20751
	L1D_cache_core[20]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 13543
	L1D_cache_core[21]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 18842
	L1D_cache_core[22]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19617
	L1D_cache_core[23]: Access = 41472, Miss = 41113, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 21774
	L1D_cache_core[24]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 21713
	L1D_cache_core[25]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19120
	L1D_cache_core[26]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 21673
	L1D_cache_core[27]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 21746
	L1D_cache_core[28]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19365
	L1D_cache_core[29]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19583
	L1D_cache_core[30]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 20053
	L1D_cache_core[31]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 20549
	L1D_cache_core[32]: Access = 42338, Miss = 42082, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 13988
	L1D_cache_core[33]: Access = 41472, Miss = 41126, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 20158
	L1D_cache_core[34]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17524
	L1D_cache_core[35]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 21617
	L1D_cache_core[36]: Access = 42768, Miss = 42351, Miss_rate = 0.990, Pending_hits = 0, Reservation_fails = 17792
	L1D_cache_core[37]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18963
	L1D_cache_core[38]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 22748
	L1D_cache_core[39]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 23427
	L1D_cache_core[40]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17724
	L1D_cache_core[41]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20761
	L1D_cache_core[42]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19154
	L1D_cache_core[43]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19856
	L1D_cache_core[44]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19604
	L1D_cache_core[45]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18553
	L1D_cache_core[46]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18533
	L1D_cache_core[47]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 24610
	L1D_cache_core[48]: Access = 42768, Miss = 42272, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 16862
	L1D_cache_core[49]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18885
	L1D_cache_core[50]: Access = 41472, Miss = 41180, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 19717
	L1D_cache_core[51]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 23398
	L1D_cache_core[52]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19106
	L1D_cache_core[53]: Access = 41472, Miss = 40964, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 19510
	L1D_cache_core[54]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 17310
	L1D_cache_core[55]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 23072
	L1D_cache_core[56]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 19253
	L1D_cache_core[57]: Access = 42768, Miss = 42256, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 18804
	L1D_cache_core[58]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 16263
	L1D_cache_core[59]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17738
	L1D_cache_core[60]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 21697
	L1D_cache_core[61]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 20165
	L1D_cache_core[62]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19725
	L1D_cache_core[63]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20174
	L1D_cache_core[64]: Access = 41472, Miss = 41132, Miss_rate = 0.992, Pending_hits = 0, Reservation_fails = 19931
	L1D_cache_core[65]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 19197
	L1D_cache_core[66]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 20022
	L1D_cache_core[67]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 24256
	L1D_cache_core[68]: Access = 42768, Miss = 42512, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 15637
	L1D_cache_core[69]: Access = 42768, Miss = 42499, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 17238
	L1D_cache_core[70]: Access = 41472, Miss = 41199, Miss_rate = 0.993, Pending_hits = 0, Reservation_fails = 22367
	L1D_cache_core[71]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 22777
	L1D_cache_core[72]: Access = 42768, Miss = 42384, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 14524
	L1D_cache_core[73]: Access = 41472, Miss = 40960, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 22648
	L1D_cache_core[74]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18876
	L1D_cache_core[75]: Access = 41472, Miss = 41088, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 23267
	L1D_cache_core[76]: Access = 41472, Miss = 41092, Miss_rate = 0.991, Pending_hits = 0, Reservation_fails = 18568
	L1D_cache_core[77]: Access = 42768, Miss = 42292, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 17297
	L1D_cache_core[78]: Access = 41472, Miss = 41216, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 22317
	L1D_cache_core[79]: Access = 41472, Miss = 40970, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 23820
	L1D_total_cache_accesses = 3361394
	L1D_total_cache_misses = 3335229
	L1D_total_cache_miss_rate = 0.9922
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1553473
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1024678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2671251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 528795
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1024678
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 528795
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
19747, 11774, 10486, 10486, 9198, 9198, 9198, 9198, 19747, 11774, 10486, 10486, 9198, 9198, 9198, 9198, 16926, 10092, 8988, 8988, 7884, 7884, 7884, 7884, 16926, 10092, 8988, 8988, 7884, 7884, 7884, 7884, 16926, 10092, 8988, 8988, 7884, 7884, 7884, 7884, 
gpgpu_n_tot_thrd_icount = 1058765184
gpgpu_n_tot_w_icount = 33086412
gpgpu_n_stall_shd_mem = 21265098
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 663978
gpgpu_n_mem_write_global = 4191368
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1327956
gpgpu_n_store_insn = 6019890
gpgpu_n_shmem_insn = 114250232
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4621486
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1470609
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43010937	W0_Idle:5255566	W0_Scoreboard:28755525	W1:547334	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:29	W11:0	W12:0	W13:0	W14:0	W15:0	W16:498048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30609113
single_issue_nums: WS0:10726190	WS1:7771624	WS2:7294299	WS3:7294299	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5311824 {8:663978,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 119848256 {8:1493952,40:2697416,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26559120 {40:663978,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 33530944 {8:4191368,}
maxmflatency = 10397 
max_icnt2mem_latency = 9663 
maxmrqlatency = 2833 
max_icnt2sh_latency = 1250 
averagemflatency = 1058 
avg_icnt2mem_latency = 497 
avg_mrq_latency = 43 
avg_icnt2sh_latency = 78 
mrq_lat_table:217238 	162150 	90168 	146425 	139525 	233369 	166417 	78370 	20973 	3644 	379 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	410215 	1410446 	1872851 	554775 	458512 	115679 	32868 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	641801 	247373 	58944 	535514 	642150 	667749 	737405 	507323 	164091 	236762 	327813 	61072 	27349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	709227 	336507 	432399 	654224 	907535 	914806 	597736 	232249 	69258 	1405 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	119 	352 	33 	62 	12 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        66        64        64        64 
dram[1]:        64        64        64        64        64        64        68        64        64        64        64        66        95        64        64        64 
dram[2]:        64        64        64        64        68        64        64        83        64        64        64        64        90        64        64        64 
dram[3]:        64        64        64        64        64        64        64        89        64        64        64        64        72        64        64        64 
dram[4]:        68        64        64        64        64        64        68        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        68        64        64        64        64        64        64        64        64        64 
dram[6]:        67        64        64        64        64        64        68        64        64        64        64        64        64        64        64        65 
dram[7]:        68        64        64        64        64        64        69        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        68        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        68        64        64        64        64        64        64        92        64        72 
dram[10]:        64        64        64        64        64        64        70        64        64        64        64        64        64       104        64        64 
dram[11]:        64        64        64        64        64        64        70        64        64        64        64        64        64       100        67        64 
dram[12]:        64        64        64        64        64        64        84        89        64        64        64        64        64        65        64        64 
dram[13]:        64        64        64        64        64        64        84        88        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        84        88        64        64        64        64        64        64        69        64 
dram[15]:        64        64        64        64        64        64        82        83        64        64        64        64        64        67        64        64 
dram[16]:        64        64        64        64        64        64        83        88        64        64        64        64        64        64        67        64 
dram[17]:        64        64        64        64        64        64        64        66        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        76        76        64        64        64        64        64        64        80        64 
dram[19]:        64        64        64        64        64        64        82        72        64        64        64        64        78        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        87        64        64        64 
dram[21]:        64        71        64        64        64        64        64        64        64        64        64        64        69        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        73        64        65 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        74 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        77        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        98        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        96        64        64        68 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        81 
dram[28]:        64        64        64        64        64        64        66        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        66        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     32189     32573     35636     34901     37656     36928     42809     43506     33874     34519     33207     32626     32322     32518     32847     33027 
dram[1]:     32632     32638     34625     34519     37595     36491     44637     42493     33667     34007     33008     32723     32368     32494     32281     32981 
dram[2]:     32982     32582     34596     34689     37676     37268     45337     45616     36435     36899     32814     33037     32463     32796     32421     32987 
dram[3]:     33178     32649     34531     34673     37430     37154     44959     45423     36288     37405     32844     33030     32511     32975     32274     32258 
dram[4]:     32805     32788     34419     34358     37379     37461     43252     41323     33668     34542     32914     32603     32725     32534     32398     32572 
dram[5]:     32497     32692     34111     34409     37332     37213     43648     40818     33597     33962     32735     32168     32589     32278     32290     32537 
dram[6]:     33049     32795     34476     34615     37685     36569     43629     41161     33610     33962     32755     32380     32587     32285     32250     32577 
dram[7]:     33125     32954     34462     34388     37783     36588     44057     41171     33747     34056     33079     32686     32729     32663     32240     32706 
dram[8]:     32309     32612     34179     34316     37465     36354     43044     40552     33025     33560     33115     32622     32479     32380     32025     32586 
dram[9]:     32236     32747     34506     34376     37428     36290     42874     40835     32929     34180     32065     32502     31993     32211     31800     32706 
dram[10]:     32751     33082     34297     34495     37171     36604     42806     41075     32939     34197     32127     32491     32097     32274     31927     32089 
dram[11]:     32806     33002     34282     34533     37206     36510     42706     41033     33085     33918     32217     32574     32198     32241     32010     32793 
dram[12]:     33001     33415     34161     34779     38852     37320     45624     44928     35008     35584     32610     32994     32139     32860     31844     32965 
dram[13]:     32953     33658     34254     34580     38964     37308     44450     43916     33605     34073     32650     32869     32393     32841     31859     32933 
dram[14]:     33682     34068     34207     34756     39124     37018     44481     43300     33696     34234     32667     32817     32447     32798     32013     32240 
dram[15]:     33764     34042     34432     35144     39257     37046     44285     43777     33814     34850     32475     32923     32294     32867     32069     32747 
dram[16]:     32961     33687     34320     34969     38882     37404     44578     43726     33885     34983     32346     32976     32117     32764     31915     32827 
dram[17]:     33386     33609     35066     36180     38188     37038     44894     44818     33650     33025     32975     32898     32603     32485     32808     32800 
dram[18]:     33582     34130     35004     36155     38463     37341     46902     46438     36423     36239     32996     32924     32404     32588     32187     32894 
dram[19]:     33458     34187     34862     35999     38584     37155     46965     45837     36925     36242     33006     32945     32458     32606     32757     32974 
dram[20]:     34123     33402     34631     36091     37905     37312     43505     43418     33655     33096     32867     32575     32666     32392     33005     32030 
dram[21]:     33968     33213     34211     35558     37920     37303     43738     43487     34217     33022     32875     32590     32619     32059     33053     32618 
dram[22]:     33402     32969     34478     35560     38088     36694     43745     43433     34231     33029     32876     32694     32555     32278     33001     32647 
dram[23]:     33354     33201     35120     35917     38235     38032     44227     44061     34381     33117     32871     32749     32574     32402     32362     33407 
dram[24]:     33379     33032     34641     35550     38376     36854     43060     43123     33500     33024     32814     32566     32409     31999     32662     32740 
dram[25]:     32963     33096     34756     35654     38598     36952     43193     43436     33550     32872     32191     33290     32373     32234     31758     33028 
dram[26]:     32961     34168     34226     35655     38716     36816     42950     43389     33588     32892     32134     33327     32292     32246     32408     32669 
dram[27]:     32974     34150     34686     35568     38624     36677     43013     43357     33676     32908     32623     33180     32250     32210     32630     32062 
dram[28]:     32460     32669     34658     35732     36750     37234     44784     44099     35643     34963     32972     32509     32680     32217     32976     32690 
dram[29]:     32548     32731     34819     35750     36862     36948     43649     42607     34264     33431     32977     32591     32742     32181     32376     32725 
dram[30]:     32685     32766     34730     35712     37033     37028     43058     42606     34355     33566     32822     32596     32640     32276     32998     32733 
dram[31]:     32671     32788     34924     35904     37043     37102     42942     43003     34449     33695     32827     33297     32544     32318     33104     32672 
average row accesses per activate:
dram[0]: 17.014286 16.150684 14.271085 15.483660 15.282051 13.098901 15.946667 12.049261 15.131250 13.866667 15.408537 12.443902 11.464286 13.137755 10.326996  8.977635 
dram[1]: 17.130434 15.655405 13.201118 15.644737 13.601156 13.266666 15.861842 14.359282 15.237500 15.922078 15.500000 14.005650 13.336899 16.320261  7.855908  8.851735 
dram[2]: 18.445312 15.580000 13.138889 14.810126 12.838710 13.432584 16.452055 14.130953 14.962963 16.253334 15.503105 15.716981 13.644809 14.898809  8.967320  8.167647 
dram[3]: 18.808001 15.876713 13.329545 14.590062 12.361257 13.658959 16.545454 13.172222 16.059999 16.462585 15.441718 14.778443 11.200892 14.438597  8.059347  8.343284 
dram[4]: 18.054688 14.935065 13.268572 13.738372 12.612021 13.094444 16.807142 13.695907 14.918750 14.956522 14.939759 14.235294 12.356436 12.958116  9.592198  9.228188 
dram[5]: 18.283464 14.750000 13.285714 14.647799 12.524324 12.578379 15.613334 13.079545 15.972973 15.012579 14.080000 14.719512 13.714286 14.797619  7.889535  8.337386 
dram[6]: 19.694916 15.951724 13.189944 14.571428 12.561498 13.491428 16.821428 13.752941 14.753086 15.458599 14.390804 14.414201 13.616217 13.385027  8.970491  8.661490 
dram[7]: 18.093750 15.554054 13.551724 15.361842 13.162011 13.982353 15.771812 14.017752 15.416667 15.636943 15.708860 14.824243 12.352942 12.666667  8.402476  8.011560 
dram[8]: 18.472441 15.610738 13.666667 14.811320 12.401070 14.313253 17.154411 13.502857 14.820988 16.190790 15.816456 15.331250 12.974093 11.835681  9.513889  9.563140 
dram[9]: 19.139345 16.457747 13.726745 17.137682 12.869565 14.130953 18.849207 14.862500 15.126582 16.965517 13.923077 15.245399 12.349515 14.558140  7.590529 10.278388 
dram[10]: 17.877863 15.470199 13.774567 17.277372 13.093923 13.600000 16.618055 15.435065 15.289309 16.112583 14.473989 15.885350 13.394737 15.417178  9.609756  8.638037 
dram[11]: 17.601503 15.456954 13.612717 17.145985 13.206704 13.780347 15.822369 13.917647 14.559524 16.156862 14.755953 16.000000 11.568182 15.272727  8.967320  8.801858 
dram[12]: 15.756757 15.731544 14.571428 14.206060 12.526596 15.647058 14.284848 15.075950 13.784883 14.152941 12.837696 15.620254 13.683060 11.953052  9.016666  9.051118 
dram[13]: 16.492958 15.845637 14.987261 14.790123 12.725806 15.361290 15.361290 15.435065 14.035928 14.373494 12.646153 15.716981 12.795918 15.397591  8.738709  9.391304 
dram[14]: 17.884615 16.068493 14.860760 14.826087 12.686486 15.335484 15.432258 15.412903 15.012500 14.463856 12.912371 15.225610 13.389474 14.104973  8.769231  8.611621 
dram[15]: 15.045161 15.370130 15.509933 14.776398 12.896174 14.672839 14.323354 15.679739 14.820988 14.397591 12.695432 14.839286 12.095238 14.514286  8.318043  9.322259 
dram[16]: 16.068493 15.585526 15.201299 14.427711 12.868853 13.923977 14.238095 14.487804 13.895349 14.887500 12.601010 14.559524 11.995283 13.404255  9.981818  8.349254 
dram[17]: 15.577181 15.899329 16.006992 15.082803 14.818750 15.356688 12.824468 15.376623 15.634615 13.629213 13.788889 15.361963 12.325358 14.243093  9.214286 10.129964 
dram[18]: 15.084415 16.809858 14.566879 15.500000 14.368098 14.407186 12.284974 15.425806 15.722581 14.461078 13.281915 15.509316 12.556098 13.259068  8.850163  8.155620 
dram[19]: 16.482269 17.230215 14.814102 15.222222 13.934524 14.685185 12.409327 14.881988 14.987655 14.080925 14.444445 15.236363 11.938967 13.864865  8.927393  9.009646 
dram[20]: 16.232395 15.804054 14.251534 14.366460 12.706522 14.236363 11.623762 14.512196 14.134503 12.711230 14.317647 16.816326 13.246074 11.957547  8.450000  8.289085 
dram[21]: 16.169014 16.130136 14.434783 14.041916 13.123595 14.710691 11.584158 14.873418 14.975000 13.982248 14.644970 15.416149 13.409575 13.056701  8.882736  9.894366 
dram[22]: 16.832117 16.489510 13.470930 14.216867 12.906593 14.577640 12.252578 15.012739 14.397591 14.023392 14.079545 16.457516 13.076923 11.648402  8.219219  8.094017 
dram[23]: 17.679390 16.928057 15.228758 14.065868 13.417143 14.512345 12.617022 16.178082 13.438889 14.481928 14.897591 15.949044 11.703197 11.123932  9.250848  9.713310 
dram[24]: 16.482269 16.239725 14.452830 13.912281 13.322034 15.194805 12.843244 15.025477 14.512048 15.106918 14.700599 16.064102 13.227980 12.018434 10.376426  9.331147 
dram[25]: 16.270834 16.013514 14.481250 14.906250 13.325843 15.277419 13.520000 15.346154 14.457831 14.666667 15.607594 15.460123 15.029411 11.706667  8.861736 10.608209 
dram[26]: 16.446808 16.664335 14.834394 15.358974 13.038889 15.384615 13.630682 15.069620 14.530488 13.461111 15.066667 15.180723 15.052941 11.806306  8.182634  9.391447 
dram[27]: 16.316902 14.993711 15.614865 14.551516 13.089385 15.827814 13.301676 15.651316 15.088608 13.662921 14.662722 14.792899 12.840000 12.538462  8.800643  9.343234 
dram[28]: 15.077922 16.013514 14.084337 14.638037 13.350283 13.860465 12.657895 13.760000 14.097701 14.206897 14.717647 14.473989 12.592040 10.115385  8.764331  9.783505 
dram[29]: 14.896774 16.226027 14.484472 14.203593 13.398876 14.448484 12.045000 14.518072 13.726257 13.080214 14.354285 14.250000 14.841176  9.916981  8.761905  9.368771 
dram[30]: 14.993589 15.144654 15.168831 12.983784 12.602095 14.679012 10.904978 13.522472 14.225433 14.760479 15.125749 14.166667 14.417143 11.147058  8.674050  8.977918 
dram[31]: 15.070064 14.788236 14.898089 13.117647 13.153846 13.482955 11.581731 13.947675 14.479290 14.441860 13.817679 12.746342 14.779070  9.193220  8.432927  8.399426 
average row locality = 1258675/95374 = 13.197255
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1280      1280      1280      1280      1280      1280      1280      1280      1296      1304      1344      1344      1328      1328      1280      1280 
dram[1]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[2]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[3]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[4]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[5]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[6]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[7]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[8]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[9]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[10]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[11]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[12]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[13]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[14]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[15]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[16]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[17]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[18]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[19]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[20]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[21]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1328      1280      1280 
dram[22]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1325      1280      1280 
dram[23]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[24]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[25]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[26]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[27]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1341      1344      1328      1320      1280      1280 
dram[28]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[29]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[30]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
dram[31]:      1280      1280      1280      1280      1280      1280      1280      1280      1304      1304      1344      1344      1328      1320      1280      1280 
total dram reads = 663978
bank skew: 1344/1280 = 1.05
chip skew: 20752/20741 = 1.00
number of total write accesses:
dram[0]:      4408      4312      4356      4356      4416      4416      4448      4664      4500      4768      4732      4828      4960      4988      5744      6120 
dram[1]:      4336      4148      4332      4392      4292      4432      4524      4472      4536      4592      4668      4540      4664      4676      5784      6104 
dram[2]:      4324      4228      4340      4240      4432      4444      4488      4376      4480      4536      4608      4620      4676      4700      5856      5988 
dram[3]:      4284      4152      4264      4276      4324      4332      4344      4364      4420      4464      4692      4496      4724      4564      5744      6060 
dram[4]:      4124      4080      4168      4332      4112      4308      4292      4248      4332      4416      4544      4304      4672      4588      5700      5880 
dram[5]:      4168      4084      4180      4196      4148      4188      4248      4088      4240      4332      4480      4280      4672      4632      5736      5852 
dram[6]:      4176      4132      4324      4264      4276      4324      4300      4232      4344      4492      4640      4368      4764      4700      5824      6036 
dram[7]:      4144      4088      4312      4220      4304      4388      4280      4356      4404      4604      4552      4408      4768      4720      5736      5968 
dram[8]:      4264      4184      4228      4300      4156      4384      4212      4332      4388      4628      4620      4436      4704      4772      5840      6088 
dram[9]:      4220      4228      4324      4340      4352      4376      4380      4392      4344      4624      4760      4564      4864      4704      5780      6104 
dram[10]:      4248      4224      4412      4348      4360      4400      4452      4388      4508      4516      4640      4600      4868      4740      5912      6144 
dram[11]:      4244      4216      4300      4276      4336      4416      4500      4344      4568      4672      4540      4608      4868      4768      5856      6252 
dram[12]:      4208      4256      4264      4256      4300      4456      4308      4408      4268      4408      4432      4496      4704      4872      5700      6212 
dram[13]:      4248      4324      4292      4464      4348      4404      4404      4388      4160      4328      4488      4620      4720      4912      5716      6112 
dram[14]:      4180      4264      4272      4428      4268      4388      4448      4436      4392      4388      4644      4612      4864      4900      5824      6144 
dram[15]:      4208      4348      4248      4396      4320      4388      4448      4476      4388      4344      4628      4596      4848      4848      5760      6104 
dram[16]:      4264      4356      4244      4460      4300      4404      4448      4384      4344      4312      4604      4408      4860      4768      5860      6068 
dram[17]:      4164      4356      4036      4352      4364      4524      4524      4352      4540      4488      4552      4640      4992      5000      5716      6104 
dram[18]:      4172      4428      4028      4304      4248      4504      4364      4444      4532      4444      4612      4612      4984      4924      5748      6200 
dram[19]:      4176      4460      4124      4196      4244      4396      4460      4464      4496      4528      4504      4680      4860      4948      5700      6088 
dram[20]:      4100      4236      4172      4132      4232      4276      4272      4400      4452      4292      4360      4512      4808      4828      5696      6120 
dram[21]:      4064      4300      4176      4260      4224      4236      4240      4280      4368      4236      4524      4552      4772      4820      5788      6120 
dram[22]:      4104      4312      4148      4320      4276      4268      4388      4308      4344      4376      4536      4696      4888      4904      5828      6244 
dram[23]:      4144      4292      4200      4276      4272      4284      4368      4328      4460      4400      4516      4640      4940      5132      5796      6264 
dram[24]:      4176      4364      4072      4396      4312      4240      4384      4316      4420      4392      4444      4648      4900      5152      5796      6264 
dram[25]:      4252      4360      4148      4420      4368      4352      4344      4456      4384      4464      4488      4704      4908      5256      5904      6252 
dram[26]:      4156      4412      4196      4464      4268      4480      4476      4404      4316      4476      4568      4704      4924      5204      5812      6300 
dram[27]:      4148      4416      4124      4484      4252      4440      4404      4396      4320      4512      4548      4624      4960      5152      5828      6204 
dram[28]:      4168      4360      4232      4424      4332      4416      4500      4512      4596      4672      4632      4640      4812      5240      5888      6268 
dram[29]:      4116      4356      4208      4368      4420      4416      4516      4520      4612      4568      4672      4656      4780      5232      5920      6160 
dram[30]:      4236      4512      4224      4488      4508      4392      4520      4508      4628      4644      4728      4824      4780      5332      5844      6264 
dram[31]:      4344      4936      4236      4692      4456      4372      4516      4476      4572      4720      4628      5076      4856      5568      5944      6572 
total dram writes = 2378788
bank skew: 6572/4028 = 1.63
chip skew: 77964/71524 = 1.09
average mf latency per bank:
dram[0]:       6607      6774      1286      1217      1139      1181      1123      1130      1117      1102      1165      1109      1073      1122      1066       996
dram[1]:       6324      6548      1194      1123      1161      1111      1100      1129      1049      1117      1052      1060      1019      1097       927       928
dram[2]:       6483      6046      1208      1091      1154      1024      1130      1035      1103      1013      1121       971      1080      1014       947       890
dram[3]:       6483      6285      1205      1123      1141      1077      1153      1070      1105      1037      1099      1002      1062      1060       981       889
dram[4]:       6535      6261      1274      1111      1184      1111      1081      1131      1048      1084      1064      1013      1053      1042      1001       905
dram[5]:       6460      6175      1261      1115      1185      1115      1110      1124      1073      1070      1055       998      1028      1007       971       899
dram[6]:       6336      6447      1181      1133      1111      1128      1069      1157      1028      1099      1033      1055       997      1038       960       938
dram[7]:       6539      6341      1191      1106      1125      1077      1126      1082      1085      1048      1110      1020      1055      1011       993       915
dram[8]:       6334      6279      1195      1135      1154      1078      1121      1083      1078      1047      1075      1019      1046      1030       935       899
dram[9]:       6433      6212      1248      1158      1132      1096      1102      1081      1041      1011      1000       977       996      1009      1000       921
dram[10]:       6437      6305      1230      1179      1143      1116      1089      1105      1031      1035      1042       967       993       985       985       906
dram[11]:       6450      6440      1264      1202      1167      1130      1089      1120      1026      1054      1084      1024      1023      1036       964       923
dram[12]:       6301      6056      1203      1123      1105      1019      1092      1070      1065      1051      1046       992      1087       989       973       898
dram[13]:       6253      6191      1201      1149      1089      1094      1060      1135      1074      1101      1031       991      1066       998       996       950
dram[14]:       6372      6233      1224      1175      1124      1100      1049      1108      1028      1075      1014       978      1010      1006       959       940
dram[15]:       6436      6182      1266      1165      1115      1102      1040      1121      1034      1100      1023       990      1024      1011       987       938
dram[16]:       6389      6044      1246      1093      1106      1059      1064      1139      1046      1118      1009      1036      1008       994       964       911
dram[17]:       6452      6276      1282      1148      1126      1067      1073      1160      1019      1156      1026      1092       998      1010       933       929
dram[18]:       6495      6147      1282      1122      1161      1077      1108      1156      1016      1167      1017      1094      1028      1025       939       901
dram[19]:       6595      6003      1252      1152      1154      1058      1095      1097      1060      1094      1074      1042      1078      1016       960       933
dram[20]:       6433      6122      1187      1159      1147      1067      1106      1090      1043      1129      1051      1012      1066      1016       965       912
dram[21]:       6552      6119      1184      1153      1164      1099      1148      1119      1074      1133      1024      1004      1065      1017       960       918
dram[22]:       6451      6103      1235      1097      1152      1082      1096      1136      1043      1126       998      1011      1040      1019       944       912
dram[23]:       6566      6214      1248      1109      1182      1082      1128      1138      1073      1160      1061      1054      1063      1003       963       903
dram[24]:       6404      6263      1232      1140      1139      1126      1087      1160      1062      1165      1034      1064      1034      1021       953       937
dram[25]:       6492      6326      1316      1204      1189      1119      1152      1140      1061      1108      1028      1044      1032      1002       973       985
dram[26]:       6400      6247      1232      1183      1187      1083      1122      1138      1068      1113      1014      1043      1015       990       981       958
dram[27]:       6487      6122      1280      1141      1200      1070      1127      1122      1088      1089      1049      1038      1031       997       981       924
dram[28]:       6630      6373      1174      1237      1175      1118      1154      1103      1115      1056      1112      1096      1099       996       977       975
dram[29]:       6733      6358      1196      1242      1159      1104      1146      1088      1116      1063      1100      1070      1094       955       971      1005
dram[30]:       6732      6339      1233      1280      1156      1124      1175      1083      1141      1062      1116      1103      1134       997      1019      1058
dram[31]:       6570      6514      1250      1324      1183      1168      1167      1151      1123      1148      1078      1161      1058      1046       962      1120
maximum mf latency per bank:
dram[0]:       8086      7634     10216      9924     10275     10280     10292     10302     10307     10352     10311     10313      8381      8357      8690      8627
dram[1]:       8156      7283      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9149      9589      9079      8747
dram[2]:       7265      7299     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9721      9602      9784      9483
dram[3]:       7583      7315     10227     10231     10250     10256     10276     10331     10279     10282      9597      9706      9712      9720      9879      9619
dram[4]:       9152      9159     10099     10103     10243     10128     10258     10269     10291     10350     10304     10287      9508      9789      6491      7690
dram[5]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10359     10328     10312      8708      8867      6709      7471
dram[6]:       7826      7833     10281     10285     10296     10302     10316     10358     10313     10371     10321     10316      8810      9086      7676      7848
dram[7]:       7699      7703      9411      9409     10276     10282     10292     10301     10310     10361     10313     10316      9691      9811      7626      7823
dram[8]:       8621      8628      9283      9287      9595      9312     10020      9690     10155      9946     10151     10134     10057     10188      7212      7696
dram[9]:       8923      8927     10277     10275     10295     10297     10321     10354     10306     10308     10020      9830      7217      7212      8901      8902
dram[10]:       8786      8790     10283     10284     10299     10306     10317     10358     10305     10306     10130      9945      7520      7501      8763      8765
dram[11]:       7964      7968     10282     10283     10298     10305     10315     10359     10304     10305     10231      9947      7814      8178      8090      7617
dram[12]:       7261      7905     10286     10287     10300     10307     10335     10372     10310     10397     10314     10316      9094      8210      9024      8358
dram[13]:       8387      8391      9589     10143     10273     10276     10290     10296     10310     10349     10314     10315      9114      8335      8929      8459
dram[14]:       8255      8259      9702     10161     10276     10281     10293     10303     10308     10353     10312     10314      9017      8432      8991      8551
dram[15]:       7590      7883      9811     10188     10273     10276     10290     10296     10310     10349     10313     10315      9255      8559      9161      8658
dram[16]:       7458      7888      9924     10218     10275     10280     10292     10302     10307     10352     10312     10313      8714      8394      9078      8345
dram[17]:       7349      7891      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9092      9626      9039      8532
dram[18]:       7429      7894     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9699      9663      9753      9365
dram[19]:       7251      7896     10227     10231     10250     10256     10276     10331     10279     10282      9711      9857      9935      9786     10006      9523
dram[20]:       9152      9159     10099     10103     10243     10128     10258     10269     10291     10350     10304     10287      9388      9767      6563      6985
dram[21]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10359     10328     10312      8603      9060      6715      6454
dram[22]:       7826      7933     10281     10285     10296     10302     10316     10357     10313     10371     10321     10316      8697      9341      7863      7493
dram[23]:       7699      7905      9411      9409     10276     10282     10292     10301     10310     10361     10313     10316      9564      9879      7971      7644
dram[24]:       8621      8628      9283      9287      9976      9312     10116      9692     10180      9918     10177     10151      9785     10173      7236      7068
dram[25]:       8923      8927     10277     10275     10295     10297     10321     10354     10306     10308     10040      9826      7090      7113      8901      8902
dram[26]:       8786      8790     10283     10284     10299     10306     10317     10358     10305     10306     10102      9906      7780      7274      8763      8765
dram[27]:       7964      7968     10282     10283     10298     10305     10315     10359     10304     10305     10193      9985      7809      8249      8044      7495
dram[28]:       7284      7915     10280     10284     10295     10302     10326     10372     10319     10354     10311     10314      8291      8830      8482      8745
dram[29]:       8387      8391      9589     10175     10274     10276     10292     10296     10308     10344     10309     10312      8432      9046      8539      8970
dram[30]:       8255      8442      9702     10212     10276     10280     10291     10297     10307     10345     10308     10311      8513      8818      8732      8984
dram[31]:       7590      9459      9811     10224     10273     10274     10290     10294     10306     10342     10308     10311      8605      9022      8817      9124
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=165720 n_act=3001 n_pre=2985 n_ref_event=0 n_req=39748 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=76016 bw_util=0.365
n_activity=162435 dram_eff=0.5957
bk0: 1280a 244358i bk1: 1280a 243542i bk2: 1280a 243347i bk3: 1280a 243823i bk4: 1280a 243020i bk5: 1280a 242145i bk6: 1280a 245017i bk7: 1280a 241004i bk8: 1296a 245151i bk9: 1304a 240560i bk10: 1344a 243544i bk11: 1344a 240359i bk12: 1328a 240803i bk13: 1328a 239908i bk14: 1280a 235740i bk15: 1280a 233683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924499
Row_Buffer_Locality_read = 0.970015
Row_Buffer_Locality_write = 0.874816
Bank_Level_Parallism = 2.772926
Bank_Level_Parallism_Col = 2.525236
Bank_Level_Parallism_Ready = 1.559322
write_to_read_ratio_blp_rw_average = 0.692374
GrpLevelPara = 2.083919 

BW Util details:
bwutil = 0.364956 
total_CMD = 265128 
util_bw = 96760 
Wasted_Col = 45749 
Wasted_Row = 7438 
Idle = 115181 

BW Util Bottlenecks: 
RCDc_limit = 3687 
RCDWRc_limit = 9554 
WTRc_limit = 16251 
RTWc_limit = 23147 
CCDLc_limit = 33805 
rwq = 0 
CCDLc_limit_alone = 30128 
WTRc_limit_alone = 13955 
RTWc_limit_alone = 21766 

Commands details: 
total_CMD = 265128 
n_nop = 165720 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 76016 
n_act = 3001 
n_pre = 2985 
n_ref = 0 
n_req = 39748 
total_req = 96760 

Dual Bus Interface Util: 
issued_total_row = 5986 
issued_total_col = 96760 
Row_Bus_Util =  0.022578 
CoL_Bus_Util = 0.364956 
Either_Row_CoL_Bus_Util = 0.374943 
Issued_on_Two_Bus_Simul_Util = 0.012590 
issued_two_Eff = 0.033579 
queue_avg = 5.081870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.08187
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167236 n_act=2946 n_pre=2930 n_ref_event=0 n_req=39375 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74492 bw_util=0.3592
n_activity=161169 dram_eff=0.591
bk0: 1280a 246179i bk1: 1280a 244227i bk2: 1280a 244131i bk3: 1280a 244064i bk4: 1280a 244343i bk5: 1280a 243205i bk6: 1280a 244423i bk7: 1280a 242726i bk8: 1304a 244027i bk9: 1304a 241053i bk10: 1344a 243725i bk11: 1344a 242433i bk12: 1328a 243447i bk13: 1328a 243182i bk14: 1280a 234094i bk15: 1280a 233086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925181
Row_Buffer_Locality_read = 0.970075
Row_Buffer_Locality_write = 0.875154
Bank_Level_Parallism = 2.725010
Bank_Level_Parallism_Col = 2.489809
Bank_Level_Parallism_Ready = 1.567185
write_to_read_ratio_blp_rw_average = 0.693997
GrpLevelPara = 2.070263 

BW Util details:
bwutil = 0.359238 
total_CMD = 265128 
util_bw = 95244 
Wasted_Col = 44944 
Wasted_Row = 7730 
Idle = 117210 

BW Util Bottlenecks: 
RCDc_limit = 3982 
RCDWRc_limit = 9262 
WTRc_limit = 14639 
RTWc_limit = 22065 
CCDLc_limit = 32883 
rwq = 0 
CCDLc_limit_alone = 29415 
WTRc_limit_alone = 12480 
RTWc_limit_alone = 20756 

Commands details: 
total_CMD = 265128 
n_nop = 167236 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74492 
n_act = 2946 
n_pre = 2930 
n_ref = 0 
n_req = 39375 
total_req = 95244 

Dual Bus Interface Util: 
issued_total_row = 5876 
issued_total_col = 95244 
Row_Bus_Util =  0.022163 
CoL_Bus_Util = 0.359238 
Either_Row_CoL_Bus_Util = 0.369225 
Issued_on_Two_Bus_Simul_Util = 0.012175 
issued_two_Eff = 0.032975 
queue_avg = 4.654088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65409
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167447 n_act=2923 n_pre=2907 n_ref_event=0 n_req=39336 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74336 bw_util=0.3586
n_activity=159985 dram_eff=0.5944
bk0: 1280a 244920i bk1: 1280a 243572i bk2: 1280a 243286i bk3: 1280a 243286i bk4: 1280a 243080i bk5: 1280a 242497i bk6: 1280a 245612i bk7: 1280a 244064i bk8: 1304a 244225i bk9: 1304a 243383i bk10: 1344a 243732i bk11: 1344a 242640i bk12: 1328a 243096i bk13: 1328a 242307i bk14: 1280a 235641i bk15: 1280a 232232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925691
Row_Buffer_Locality_read = 0.971424
Row_Buffer_Locality_write = 0.874623
Bank_Level_Parallism = 2.746434
Bank_Level_Parallism_Col = 2.515193
Bank_Level_Parallism_Ready = 1.570955
write_to_read_ratio_blp_rw_average = 0.689136
GrpLevelPara = 2.075602 

BW Util details:
bwutil = 0.358649 
total_CMD = 265128 
util_bw = 95088 
Wasted_Col = 44305 
Wasted_Row = 7638 
Idle = 118097 

BW Util Bottlenecks: 
RCDc_limit = 3630 
RCDWRc_limit = 9066 
WTRc_limit = 15330 
RTWc_limit = 20537 
CCDLc_limit = 33226 
rwq = 0 
CCDLc_limit_alone = 29588 
WTRc_limit_alone = 12880 
RTWc_limit_alone = 19349 

Commands details: 
total_CMD = 265128 
n_nop = 167447 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74336 
n_act = 2923 
n_pre = 2907 
n_ref = 0 
n_req = 39336 
total_req = 95088 

Dual Bus Interface Util: 
issued_total_row = 5830 
issued_total_col = 95088 
Row_Bus_Util =  0.021989 
CoL_Bus_Util = 0.358649 
Either_Row_CoL_Bus_Util = 0.368430 
Issued_on_Two_Bus_Simul_Util = 0.012209 
issued_two_Eff = 0.033138 
queue_avg = 4.657807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.65781
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=168041 n_act=2989 n_pre=2973 n_ref_event=0 n_req=39128 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=73504 bw_util=0.3555
n_activity=161190 dram_eff=0.5848
bk0: 1280a 245471i bk1: 1280a 244404i bk2: 1280a 243953i bk3: 1280a 242967i bk4: 1280a 244457i bk5: 1280a 242711i bk6: 1280a 246598i bk7: 1280a 243558i bk8: 1304a 245213i bk9: 1304a 243845i bk10: 1344a 244498i bk11: 1344a 244152i bk12: 1328a 242767i bk13: 1328a 242953i bk14: 1280a 234675i bk15: 1280a 232706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923610
Row_Buffer_Locality_read = 0.969882
Row_Buffer_Locality_write = 0.871354
Bank_Level_Parallism = 2.677297
Bank_Level_Parallism_Col = 2.451728
Bank_Level_Parallism_Ready = 1.565195
write_to_read_ratio_blp_rw_average = 0.700819
GrpLevelPara = 2.052618 

BW Util details:
bwutil = 0.355511 
total_CMD = 265128 
util_bw = 94256 
Wasted_Col = 45219 
Wasted_Row = 8528 
Idle = 117125 

BW Util Bottlenecks: 
RCDc_limit = 3993 
RCDWRc_limit = 9840 
WTRc_limit = 14136 
RTWc_limit = 20971 
CCDLc_limit = 33151 
rwq = 0 
CCDLc_limit_alone = 29700 
WTRc_limit_alone = 11991 
RTWc_limit_alone = 19665 

Commands details: 
total_CMD = 265128 
n_nop = 168041 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 73504 
n_act = 2989 
n_pre = 2973 
n_ref = 0 
n_req = 39128 
total_req = 94256 

Dual Bus Interface Util: 
issued_total_row = 5962 
issued_total_col = 94256 
Row_Bus_Util =  0.022487 
CoL_Bus_Util = 0.355511 
Either_Row_CoL_Bus_Util = 0.366189 
Issued_on_Two_Bus_Simul_Util = 0.011809 
issued_two_Eff = 0.032249 
queue_avg = 4.503300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5033
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=169552 n_act=2933 n_pre=2917 n_ref_event=0 n_req=38777 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=72100 bw_util=0.3502
n_activity=160276 dram_eff=0.5793
bk0: 1280a 246151i bk1: 1280a 244717i bk2: 1280a 245330i bk3: 1280a 243692i bk4: 1280a 245336i bk5: 1280a 244340i bk6: 1280a 246304i bk7: 1280a 243827i bk8: 1304a 244161i bk9: 1304a 243940i bk10: 1344a 244772i bk11: 1344a 245191i bk12: 1328a 243543i bk13: 1328a 242083i bk14: 1280a 236897i bk15: 1280a 234332i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924362
Row_Buffer_Locality_read = 0.966606
Row_Buffer_Locality_write = 0.875728
Bank_Level_Parallism = 2.622740
Bank_Level_Parallism_Col = 2.391418
Bank_Level_Parallism_Ready = 1.517727
write_to_read_ratio_blp_rw_average = 0.681240
GrpLevelPara = 2.012055 

BW Util details:
bwutil = 0.350216 
total_CMD = 265128 
util_bw = 92852 
Wasted_Col = 46522 
Wasted_Row = 7880 
Idle = 117874 

BW Util Bottlenecks: 
RCDc_limit = 4614 
RCDWRc_limit = 9166 
WTRc_limit = 14721 
RTWc_limit = 20354 
CCDLc_limit = 33543 
rwq = 0 
CCDLc_limit_alone = 30140 
WTRc_limit_alone = 12558 
RTWc_limit_alone = 19114 

Commands details: 
total_CMD = 265128 
n_nop = 169552 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 72100 
n_act = 2933 
n_pre = 2917 
n_ref = 0 
n_req = 38777 
total_req = 92852 

Dual Bus Interface Util: 
issued_total_row = 5850 
issued_total_col = 92852 
Row_Bus_Util =  0.022065 
CoL_Bus_Util = 0.350216 
Either_Row_CoL_Bus_Util = 0.360490 
Issued_on_Two_Bus_Simul_Util = 0.011791 
issued_two_Eff = 0.032707 
queue_avg = 4.414634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41463
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=170023 n_act=2982 n_pre=2966 n_ref_event=0 n_req=38633 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=71524 bw_util=0.348
n_activity=160318 dram_eff=0.5756
bk0: 1280a 246958i bk1: 1280a 245136i bk2: 1280a 245244i bk3: 1280a 244783i bk4: 1280a 244760i bk5: 1280a 243793i bk6: 1280a 247268i bk7: 1280a 244736i bk8: 1304a 245300i bk9: 1304a 244228i bk10: 1344a 245495i bk11: 1344a 245629i bk12: 1328a 244198i bk13: 1328a 242240i bk14: 1280a 234725i bk15: 1280a 233099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922812
Row_Buffer_Locality_read = 0.964919
Row_Buffer_Locality_write = 0.873944
Bank_Level_Parallism = 2.600052
Bank_Level_Parallism_Col = 2.364801
Bank_Level_Parallism_Ready = 1.516310
write_to_read_ratio_blp_rw_average = 0.682974
GrpLevelPara = 1.998445 

BW Util details:
bwutil = 0.348043 
total_CMD = 265128 
util_bw = 92276 
Wasted_Col = 47228 
Wasted_Row = 7835 
Idle = 117789 

BW Util Bottlenecks: 
RCDc_limit = 4817 
RCDWRc_limit = 9620 
WTRc_limit = 14972 
RTWc_limit = 21476 
CCDLc_limit = 33981 
rwq = 0 
CCDLc_limit_alone = 30614 
WTRc_limit_alone = 12863 
RTWc_limit_alone = 20218 

Commands details: 
total_CMD = 265128 
n_nop = 170023 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 71524 
n_act = 2982 
n_pre = 2966 
n_ref = 0 
n_req = 38633 
total_req = 92276 

Dual Bus Interface Util: 
issued_total_row = 5948 
issued_total_col = 92276 
Row_Bus_Util =  0.022434 
CoL_Bus_Util = 0.348043 
Either_Row_CoL_Bus_Util = 0.358714 
Issued_on_Two_Bus_Simul_Util = 0.011764 
issued_two_Eff = 0.032795 
queue_avg = 4.282354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.28235
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=168504 n_act=2936 n_pre=2920 n_ref_event=0 n_req=39051 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=73196 bw_util=0.3543
n_activity=160474 dram_eff=0.5854
bk0: 1280a 246134i bk1: 1280a 243794i bk2: 1280a 243739i bk3: 1280a 244835i bk4: 1280a 244046i bk5: 1280a 243537i bk6: 1280a 246737i bk7: 1280a 243867i bk8: 1304a 244470i bk9: 1304a 243794i bk10: 1344a 243686i bk11: 1344a 244294i bk12: 1328a 242529i bk13: 1328a 241899i bk14: 1280a 235564i bk15: 1280a 233678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924816
Row_Buffer_Locality_read = 0.967762
Row_Buffer_Locality_write = 0.876113
Bank_Level_Parallism = 2.679090
Bank_Level_Parallism_Col = 2.442310
Bank_Level_Parallism_Ready = 1.556201
write_to_read_ratio_blp_rw_average = 0.691346
GrpLevelPara = 2.040253 

BW Util details:
bwutil = 0.354350 
total_CMD = 265128 
util_bw = 93948 
Wasted_Col = 45866 
Wasted_Row = 7436 
Idle = 117878 

BW Util Bottlenecks: 
RCDc_limit = 4371 
RCDWRc_limit = 9125 
WTRc_limit = 14328 
RTWc_limit = 21555 
CCDLc_limit = 33049 
rwq = 0 
CCDLc_limit_alone = 29812 
WTRc_limit_alone = 12331 
RTWc_limit_alone = 20315 

Commands details: 
total_CMD = 265128 
n_nop = 168504 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 73196 
n_act = 2936 
n_pre = 2920 
n_ref = 0 
n_req = 39051 
total_req = 93948 

Dual Bus Interface Util: 
issued_total_row = 5856 
issued_total_col = 93948 
Row_Bus_Util =  0.022087 
CoL_Bus_Util = 0.354350 
Either_Row_CoL_Bus_Util = 0.364443 
Issued_on_Two_Bus_Simul_Util = 0.011994 
issued_two_Eff = 0.032911 
queue_avg = 4.376513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.37651
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=168386 n_act=2976 n_pre=2960 n_ref_event=0 n_req=39065 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=73252 bw_util=0.3546
n_activity=161876 dram_eff=0.5807
bk0: 1280a 246173i bk1: 1280a 243937i bk2: 1280a 244040i bk3: 1280a 244206i bk4: 1280a 244406i bk5: 1280a 243062i bk6: 1280a 245425i bk7: 1280a 244169i bk8: 1304a 245039i bk9: 1304a 242821i bk10: 1344a 245299i bk11: 1344a 244222i bk12: 1328a 242823i bk13: 1328a 241731i bk14: 1280a 235716i bk15: 1280a 232808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923819
Row_Buffer_Locality_read = 0.968003
Row_Buffer_Locality_write = 0.873751
Bank_Level_Parallism = 2.659140
Bank_Level_Parallism_Col = 2.422601
Bank_Level_Parallism_Ready = 1.536116
write_to_read_ratio_blp_rw_average = 0.688968
GrpLevelPara = 2.030030 

BW Util details:
bwutil = 0.354561 
total_CMD = 265128 
util_bw = 94004 
Wasted_Col = 46860 
Wasted_Row = 7769 
Idle = 116495 

BW Util Bottlenecks: 
RCDc_limit = 4537 
RCDWRc_limit = 9432 
WTRc_limit = 14353 
RTWc_limit = 22431 
CCDLc_limit = 34096 
rwq = 0 
CCDLc_limit_alone = 30658 
WTRc_limit_alone = 12272 
RTWc_limit_alone = 21074 

Commands details: 
total_CMD = 265128 
n_nop = 168386 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 73252 
n_act = 2976 
n_pre = 2960 
n_ref = 0 
n_req = 39065 
total_req = 94004 

Dual Bus Interface Util: 
issued_total_row = 5936 
issued_total_col = 94004 
Row_Bus_Util =  0.022389 
CoL_Bus_Util = 0.354561 
Either_Row_CoL_Bus_Util = 0.364888 
Issued_on_Two_Bus_Simul_Util = 0.012062 
issued_two_Eff = 0.033057 
queue_avg = 4.416063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41606
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=168168 n_act=2889 n_pre=2873 n_ref_event=0 n_req=39136 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=73536 bw_util=0.3556
n_activity=161863 dram_eff=0.5825
bk0: 1280a 245156i bk1: 1280a 245144i bk2: 1280a 242875i bk3: 1280a 243454i bk4: 1280a 244723i bk5: 1280a 243170i bk6: 1280a 246648i bk7: 1280a 243387i bk8: 1304a 243883i bk9: 1304a 243220i bk10: 1344a 244670i bk11: 1344a 243580i bk12: 1328a 242902i bk13: 1328a 240898i bk14: 1280a 236590i bk15: 1280a 234152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926180
Row_Buffer_Locality_read = 0.969160
Row_Buffer_Locality_write = 0.877665
Bank_Level_Parallism = 2.671254
Bank_Level_Parallism_Col = 2.448772
Bank_Level_Parallism_Ready = 1.541723
write_to_read_ratio_blp_rw_average = 0.684724
GrpLevelPara = 2.046753 

BW Util details:
bwutil = 0.355632 
total_CMD = 265128 
util_bw = 94288 
Wasted_Col = 46400 
Wasted_Row = 7831 
Idle = 116609 

BW Util Bottlenecks: 
RCDc_limit = 4208 
RCDWRc_limit = 9235 
WTRc_limit = 15755 
RTWc_limit = 21446 
CCDLc_limit = 33950 
rwq = 0 
CCDLc_limit_alone = 30400 
WTRc_limit_alone = 13510 
RTWc_limit_alone = 20141 

Commands details: 
total_CMD = 265128 
n_nop = 168168 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 73536 
n_act = 2889 
n_pre = 2873 
n_ref = 0 
n_req = 39136 
total_req = 94288 

Dual Bus Interface Util: 
issued_total_row = 5762 
issued_total_col = 94288 
Row_Bus_Util =  0.021733 
CoL_Bus_Util = 0.355632 
Either_Row_CoL_Bus_Util = 0.365710 
Issued_on_Two_Bus_Simul_Util = 0.011655 
issued_two_Eff = 0.031869 
queue_avg = 4.700929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.70093
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167549 n_act=2870 n_pre=2854 n_ref_event=0 n_req=39341 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74356 bw_util=0.3587
n_activity=160072 dram_eff=0.5942
bk0: 1280a 244531i bk1: 1280a 244231i bk2: 1280a 243667i bk3: 1280a 242925i bk4: 1280a 243840i bk5: 1280a 242712i bk6: 1280a 245774i bk7: 1280a 242845i bk8: 1304a 245026i bk9: 1304a 243679i bk10: 1344a 243920i bk11: 1344a 243372i bk12: 1328a 242255i bk13: 1328a 242682i bk14: 1280a 233118i bk15: 1280a 233979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927048
Row_Buffer_Locality_read = 0.970750
Row_Buffer_Locality_write = 0.878261
Bank_Level_Parallism = 2.745328
Bank_Level_Parallism_Col = 2.521225
Bank_Level_Parallism_Ready = 1.576219
write_to_read_ratio_blp_rw_average = 0.684990
GrpLevelPara = 2.087741 

BW Util details:
bwutil = 0.358725 
total_CMD = 265128 
util_bw = 95108 
Wasted_Col = 44088 
Wasted_Row = 7538 
Idle = 118394 

BW Util Bottlenecks: 
RCDc_limit = 3724 
RCDWRc_limit = 8652 
WTRc_limit = 15138 
RTWc_limit = 19776 
CCDLc_limit = 32899 
rwq = 0 
CCDLc_limit_alone = 29441 
WTRc_limit_alone = 12843 
RTWc_limit_alone = 18613 

Commands details: 
total_CMD = 265128 
n_nop = 167549 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74356 
n_act = 2870 
n_pre = 2854 
n_ref = 0 
n_req = 39341 
total_req = 95108 

Dual Bus Interface Util: 
issued_total_row = 5724 
issued_total_col = 95108 
Row_Bus_Util =  0.021590 
CoL_Bus_Util = 0.358725 
Either_Row_CoL_Bus_Util = 0.368045 
Issued_on_Two_Bus_Simul_Util = 0.012270 
issued_two_Eff = 0.033337 
queue_avg = 4.793315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.79331
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167110 n_act=2852 n_pre=2836 n_ref_event=0 n_req=39442 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74760 bw_util=0.3602
n_activity=160323 dram_eff=0.5957
bk0: 1280a 244107i bk1: 1280a 244018i bk2: 1280a 243997i bk3: 1280a 243570i bk4: 1280a 243742i bk5: 1280a 242582i bk6: 1280a 245168i bk7: 1280a 244267i bk8: 1304a 244068i bk9: 1304a 242114i bk10: 1344a 243380i bk11: 1344a 244012i bk12: 1328a 242586i bk13: 1328a 242557i bk14: 1280a 234535i bk15: 1280a 233808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.927691
Row_Buffer_Locality_read = 0.970846
Row_Buffer_Locality_write = 0.879775
Bank_Level_Parallism = 2.730451
Bank_Level_Parallism_Col = 2.497728
Bank_Level_Parallism_Ready = 1.570818
write_to_read_ratio_blp_rw_average = 0.693251
GrpLevelPara = 2.076653 

BW Util details:
bwutil = 0.360249 
total_CMD = 265128 
util_bw = 95512 
Wasted_Col = 44953 
Wasted_Row = 7122 
Idle = 117541 

BW Util Bottlenecks: 
RCDc_limit = 3736 
RCDWRc_limit = 8742 
WTRc_limit = 14765 
RTWc_limit = 22454 
CCDLc_limit = 33358 
rwq = 0 
CCDLc_limit_alone = 29851 
WTRc_limit_alone = 12533 
RTWc_limit_alone = 21179 

Commands details: 
total_CMD = 265128 
n_nop = 167110 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74760 
n_act = 2852 
n_pre = 2836 
n_ref = 0 
n_req = 39442 
total_req = 95512 

Dual Bus Interface Util: 
issued_total_row = 5688 
issued_total_col = 95512 
Row_Bus_Util =  0.021454 
CoL_Bus_Util = 0.360249 
Either_Row_CoL_Bus_Util = 0.369701 
Issued_on_Two_Bus_Simul_Util = 0.012002 
issued_two_Eff = 0.032463 
queue_avg = 4.783369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78337
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=166986 n_act=2927 n_pre=2911 n_ref_event=0 n_req=39443 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74764 bw_util=0.3603
n_activity=160151 dram_eff=0.5964
bk0: 1280a 244542i bk1: 1280a 243959i bk2: 1280a 244089i bk3: 1280a 243734i bk4: 1280a 243838i bk5: 1280a 242612i bk6: 1280a 245607i bk7: 1280a 243577i bk8: 1304a 243898i bk9: 1304a 242118i bk10: 1344a 243176i bk11: 1344a 244647i bk12: 1328a 241672i bk13: 1328a 241540i bk14: 1280a 234960i bk15: 1280a 231700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925792
Row_Buffer_Locality_read = 0.970461
Row_Buffer_Locality_write = 0.876197
Bank_Level_Parallism = 2.746513
Bank_Level_Parallism_Col = 2.506594
Bank_Level_Parallism_Ready = 1.567371
write_to_read_ratio_blp_rw_average = 0.691821
GrpLevelPara = 2.088521 

BW Util details:
bwutil = 0.360264 
total_CMD = 265128 
util_bw = 95516 
Wasted_Col = 45003 
Wasted_Row = 7240 
Idle = 117369 

BW Util Bottlenecks: 
RCDc_limit = 3777 
RCDWRc_limit = 9304 
WTRc_limit = 15352 
RTWc_limit = 22031 
CCDLc_limit = 32991 
rwq = 0 
CCDLc_limit_alone = 29346 
WTRc_limit_alone = 12965 
RTWc_limit_alone = 20773 

Commands details: 
total_CMD = 265128 
n_nop = 166986 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74764 
n_act = 2927 
n_pre = 2911 
n_ref = 0 
n_req = 39443 
total_req = 95516 

Dual Bus Interface Util: 
issued_total_row = 5838 
issued_total_col = 95516 
Row_Bus_Util =  0.022020 
CoL_Bus_Util = 0.360264 
Either_Row_CoL_Bus_Util = 0.370168 
Issued_on_Two_Bus_Simul_Util = 0.012115 
issued_two_Eff = 0.032728 
queue_avg = 4.722161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72216
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=168083 n_act=2987 n_pre=2971 n_ref_event=0 n_req=39139 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=73548 bw_util=0.3557
n_activity=161710 dram_eff=0.5831
bk0: 1280a 245010i bk1: 1280a 244294i bk2: 1280a 244330i bk3: 1280a 242474i bk4: 1280a 244613i bk5: 1280a 243800i bk6: 1280a 244645i bk7: 1280a 245196i bk8: 1304a 245159i bk9: 1304a 243868i bk10: 1344a 244555i bk11: 1344a 244064i bk12: 1328a 244394i bk13: 1328a 242430i bk14: 1280a 236996i bk15: 1280a 233349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923682
Row_Buffer_Locality_read = 0.970991
Row_Buffer_Locality_write = 0.870289
Bank_Level_Parallism = 2.641007
Bank_Level_Parallism_Col = 2.415152
Bank_Level_Parallism_Ready = 1.535673
write_to_read_ratio_blp_rw_average = 0.697830
GrpLevelPara = 2.032683 

BW Util details:
bwutil = 0.355677 
total_CMD = 265128 
util_bw = 94300 
Wasted_Col = 45335 
Wasted_Row = 8797 
Idle = 116696 

BW Util Bottlenecks: 
RCDc_limit = 3739 
RCDWRc_limit = 10010 
WTRc_limit = 14147 
RTWc_limit = 21334 
CCDLc_limit = 32574 
rwq = 0 
CCDLc_limit_alone = 29158 
WTRc_limit_alone = 12025 
RTWc_limit_alone = 20040 

Commands details: 
total_CMD = 265128 
n_nop = 168083 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 73548 
n_act = 2987 
n_pre = 2971 
n_ref = 0 
n_req = 39139 
total_req = 94300 

Dual Bus Interface Util: 
issued_total_row = 5958 
issued_total_col = 94300 
Row_Bus_Util =  0.022472 
CoL_Bus_Util = 0.355677 
Either_Row_CoL_Bus_Util = 0.366031 
Issued_on_Two_Bus_Simul_Util = 0.012119 
issued_two_Eff = 0.033108 
queue_avg = 4.417908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41791
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167820 n_act=2918 n_pre=2902 n_ref_event=0 n_req=39234 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=73928 bw_util=0.3571
n_activity=160271 dram_eff=0.5907
bk0: 1280a 245356i bk1: 1280a 244203i bk2: 1280a 243928i bk3: 1280a 243302i bk4: 1280a 243912i bk5: 1280a 243780i bk6: 1280a 245361i bk7: 1280a 243250i bk8: 1304a 244803i bk9: 1304a 244283i bk10: 1344a 243059i bk11: 1344a 243490i bk12: 1328a 242503i bk13: 1328a 242431i bk14: 1280a 235449i bk15: 1280a 231943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925626
Row_Buffer_Locality_read = 0.970894
Row_Buffer_Locality_write = 0.874797
Bank_Level_Parallism = 2.713730
Bank_Level_Parallism_Col = 2.485563
Bank_Level_Parallism_Ready = 1.547814
write_to_read_ratio_blp_rw_average = 0.689601
GrpLevelPara = 2.069641 

BW Util details:
bwutil = 0.357111 
total_CMD = 265128 
util_bw = 94680 
Wasted_Col = 44967 
Wasted_Row = 7836 
Idle = 117645 

BW Util Bottlenecks: 
RCDc_limit = 3719 
RCDWRc_limit = 9414 
WTRc_limit = 15679 
RTWc_limit = 21570 
CCDLc_limit = 33418 
rwq = 0 
CCDLc_limit_alone = 29722 
WTRc_limit_alone = 13267 
RTWc_limit_alone = 20286 

Commands details: 
total_CMD = 265128 
n_nop = 167820 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 73928 
n_act = 2918 
n_pre = 2902 
n_ref = 0 
n_req = 39234 
total_req = 94680 

Dual Bus Interface Util: 
issued_total_row = 5820 
issued_total_col = 94680 
Row_Bus_Util =  0.021952 
CoL_Bus_Util = 0.357111 
Either_Row_CoL_Bus_Util = 0.367023 
Issued_on_Two_Bus_Simul_Util = 0.012039 
issued_two_Eff = 0.032803 
queue_avg = 4.605402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.6054
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167242 n_act=2939 n_pre=2923 n_ref_event=0 n_req=39365 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74452 bw_util=0.3591
n_activity=161658 dram_eff=0.5889
bk0: 1280a 245752i bk1: 1280a 245110i bk2: 1280a 243550i bk3: 1280a 242691i bk4: 1280a 243676i bk5: 1280a 243269i bk6: 1280a 245146i bk7: 1280a 243018i bk8: 1304a 245066i bk9: 1304a 243056i bk10: 1344a 244021i bk11: 1344a 243502i bk12: 1328a 242435i bk13: 1328a 240834i bk14: 1280a 235872i bk15: 1280a 232541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925340
Row_Buffer_Locality_read = 0.971473
Row_Buffer_Locality_write = 0.873905
Bank_Level_Parallism = 2.701819
Bank_Level_Parallism_Col = 2.475911
Bank_Level_Parallism_Ready = 1.552666
write_to_read_ratio_blp_rw_average = 0.691480
GrpLevelPara = 2.065762 

BW Util details:
bwutil = 0.359087 
total_CMD = 265128 
util_bw = 95204 
Wasted_Col = 45399 
Wasted_Row = 8139 
Idle = 116386 

BW Util Bottlenecks: 
RCDc_limit = 3669 
RCDWRc_limit = 9610 
WTRc_limit = 15250 
RTWc_limit = 21795 
CCDLc_limit = 33842 
rwq = 0 
CCDLc_limit_alone = 30052 
WTRc_limit_alone = 12745 
RTWc_limit_alone = 20510 

Commands details: 
total_CMD = 265128 
n_nop = 167242 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74452 
n_act = 2939 
n_pre = 2923 
n_ref = 0 
n_req = 39365 
total_req = 95204 

Dual Bus Interface Util: 
issued_total_row = 5862 
issued_total_col = 95204 
Row_Bus_Util =  0.022110 
CoL_Bus_Util = 0.359087 
Either_Row_CoL_Bus_Util = 0.369203 
Issued_on_Two_Bus_Simul_Util = 0.011994 
issued_two_Eff = 0.032487 
queue_avg = 4.551051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.55105
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167352 n_act=2992 n_pre=2976 n_ref_event=0 n_req=39339 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74348 bw_util=0.3587
n_activity=160953 dram_eff=0.5909
bk0: 1280a 245055i bk1: 1280a 243999i bk2: 1280a 244208i bk3: 1280a 242661i bk4: 1280a 244711i bk5: 1280a 242935i bk6: 1280a 245371i bk7: 1280a 244909i bk8: 1304a 246087i bk9: 1304a 242994i bk10: 1344a 243636i bk11: 1344a 243321i bk12: 1328a 242040i bk13: 1328a 241832i bk14: 1280a 234947i bk15: 1280a 233419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923943
Row_Buffer_Locality_read = 0.972774
Row_Buffer_Locality_write = 0.869425
Bank_Level_Parallism = 2.694694
Bank_Level_Parallism_Col = 2.447400
Bank_Level_Parallism_Ready = 1.532808
write_to_read_ratio_blp_rw_average = 0.692477
GrpLevelPara = 2.053883 

BW Util details:
bwutil = 0.358695 
total_CMD = 265128 
util_bw = 95100 
Wasted_Col = 45388 
Wasted_Row = 7678 
Idle = 116962 

BW Util Bottlenecks: 
RCDc_limit = 3363 
RCDWRc_limit = 10139 
WTRc_limit = 15476 
RTWc_limit = 20666 
CCDLc_limit = 33281 
rwq = 0 
CCDLc_limit_alone = 29763 
WTRc_limit_alone = 13168 
RTWc_limit_alone = 19456 

Commands details: 
total_CMD = 265128 
n_nop = 167352 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74348 
n_act = 2992 
n_pre = 2976 
n_ref = 0 
n_req = 39339 
total_req = 95100 

Dual Bus Interface Util: 
issued_total_row = 5968 
issued_total_col = 95100 
Row_Bus_Util =  0.022510 
CoL_Bus_Util = 0.358695 
Either_Row_CoL_Bus_Util = 0.368788 
Issued_on_Two_Bus_Simul_Util = 0.012417 
issued_two_Eff = 0.033669 
queue_avg = 4.645703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.6457
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167542 n_act=3012 n_pre=2996 n_ref_event=0 n_req=39273 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74084 bw_util=0.3577
n_activity=161396 dram_eff=0.5876
bk0: 1280a 245631i bk1: 1280a 243461i bk2: 1280a 244135i bk3: 1280a 242277i bk4: 1280a 244050i bk5: 1280a 244101i bk6: 1280a 245592i bk7: 1280a 244165i bk8: 1304a 245500i bk9: 1304a 244140i bk10: 1344a 243234i bk11: 1344a 244465i bk12: 1328a 242933i bk13: 1328a 242894i bk14: 1280a 236762i bk15: 1280a 233825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923306
Row_Buffer_Locality_read = 0.971328
Row_Buffer_Locality_write = 0.869500
Bank_Level_Parallism = 2.654571
Bank_Level_Parallism_Col = 2.415080
Bank_Level_Parallism_Ready = 1.518864
write_to_read_ratio_blp_rw_average = 0.694347
GrpLevelPara = 2.033367 

BW Util details:
bwutil = 0.357699 
total_CMD = 265128 
util_bw = 94836 
Wasted_Col = 45632 
Wasted_Row = 8014 
Idle = 116646 

BW Util Bottlenecks: 
RCDc_limit = 3830 
RCDWRc_limit = 9710 
WTRc_limit = 14766 
RTWc_limit = 20724 
CCDLc_limit = 33465 
rwq = 0 
CCDLc_limit_alone = 30151 
WTRc_limit_alone = 12614 
RTWc_limit_alone = 19562 

Commands details: 
total_CMD = 265128 
n_nop = 167542 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74084 
n_act = 3012 
n_pre = 2996 
n_ref = 0 
n_req = 39273 
total_req = 94836 

Dual Bus Interface Util: 
issued_total_row = 6008 
issued_total_col = 94836 
Row_Bus_Util =  0.022661 
CoL_Bus_Util = 0.357699 
Either_Row_CoL_Bus_Util = 0.368071 
Issued_on_Two_Bus_Simul_Util = 0.012288 
issued_two_Eff = 0.033386 
queue_avg = 4.442590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44259
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167124 n_act=2895 n_pre=2879 n_ref_event=0 n_req=39428 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74704 bw_util=0.36
n_activity=160257 dram_eff=0.5956
bk0: 1280a 246239i bk1: 1280a 244558i bk2: 1280a 245613i bk3: 1280a 242973i bk4: 1280a 243056i bk5: 1280a 242471i bk6: 1280a 243680i bk7: 1280a 243358i bk8: 1304a 245041i bk9: 1304a 242027i bk10: 1344a 243908i bk11: 1344a 243233i bk12: 1328a 242120i bk13: 1328a 241206i bk14: 1280a 235794i bk15: 1280a 234865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926575
Row_Buffer_Locality_read = 0.970268
Row_Buffer_Locality_write = 0.878025
Bank_Level_Parallism = 2.723752
Bank_Level_Parallism_Col = 2.494706
Bank_Level_Parallism_Ready = 1.575040
write_to_read_ratio_blp_rw_average = 0.689755
GrpLevelPara = 2.080762 

BW Util details:
bwutil = 0.360037 
total_CMD = 265128 
util_bw = 95456 
Wasted_Col = 44308 
Wasted_Row = 7582 
Idle = 117782 

BW Util Bottlenecks: 
RCDc_limit = 3987 
RCDWRc_limit = 8880 
WTRc_limit = 15545 
RTWc_limit = 20183 
CCDLc_limit = 32847 
rwq = 0 
CCDLc_limit_alone = 29125 
WTRc_limit_alone = 12999 
RTWc_limit_alone = 19007 

Commands details: 
total_CMD = 265128 
n_nop = 167124 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74704 
n_act = 2895 
n_pre = 2879 
n_ref = 0 
n_req = 39428 
total_req = 95456 

Dual Bus Interface Util: 
issued_total_row = 5774 
issued_total_col = 95456 
Row_Bus_Util =  0.021778 
CoL_Bus_Util = 0.360037 
Either_Row_CoL_Bus_Util = 0.369648 
Issued_on_Two_Bus_Simul_Util = 0.012168 
issued_two_Eff = 0.032917 
queue_avg = 4.641581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.64158
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167187 n_act=3006 n_pre=2990 n_ref_event=0 n_req=39389 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74548 bw_util=0.3594
n_activity=161842 dram_eff=0.5888
bk0: 1280a 245536i bk1: 1280a 244882i bk2: 1280a 246774i bk3: 1280a 243347i bk4: 1280a 244952i bk5: 1280a 243266i bk6: 1280a 244865i bk7: 1280a 243103i bk8: 1304a 244268i bk9: 1304a 242414i bk10: 1344a 243357i bk11: 1344a 243511i bk12: 1328a 242154i bk13: 1328a 241028i bk14: 1280a 235258i bk15: 1280a 232111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923684
Row_Buffer_Locality_read = 0.969497
Row_Buffer_Locality_write = 0.872673
Bank_Level_Parallism = 2.689224
Bank_Level_Parallism_Col = 2.447623
Bank_Level_Parallism_Ready = 1.518248
write_to_read_ratio_blp_rw_average = 0.693023
GrpLevelPara = 2.051592 

BW Util details:
bwutil = 0.359449 
total_CMD = 265128 
util_bw = 95300 
Wasted_Col = 46006 
Wasted_Row = 7663 
Idle = 116159 

BW Util Bottlenecks: 
RCDc_limit = 3819 
RCDWRc_limit = 9496 
WTRc_limit = 15325 
RTWc_limit = 22343 
CCDLc_limit = 33429 
rwq = 0 
CCDLc_limit_alone = 29779 
WTRc_limit_alone = 13032 
RTWc_limit_alone = 20986 

Commands details: 
total_CMD = 265128 
n_nop = 167187 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74548 
n_act = 3006 
n_pre = 2990 
n_ref = 0 
n_req = 39389 
total_req = 95300 

Dual Bus Interface Util: 
issued_total_row = 5996 
issued_total_col = 95300 
Row_Bus_Util =  0.022615 
CoL_Bus_Util = 0.359449 
Either_Row_CoL_Bus_Util = 0.369410 
Issued_on_Two_Bus_Simul_Util = 0.012654 
issued_two_Eff = 0.034255 
queue_avg = 4.502784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50278
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167419 n_act=2956 n_pre=2940 n_ref_event=0 n_req=39333 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=74324 bw_util=0.3586
n_activity=159461 dram_eff=0.5962
bk0: 1280a 246620i bk1: 1280a 245356i bk2: 1280a 245355i bk3: 1280a 243642i bk4: 1280a 244608i bk5: 1280a 243138i bk6: 1280a 243234i bk7: 1280a 243463i bk8: 1304a 244199i bk9: 1304a 242362i bk10: 1344a 244755i bk11: 1344a 243491i bk12: 1328a 242103i bk13: 1328a 241243i bk14: 1280a 237543i bk15: 1280a 233058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924847
Row_Buffer_Locality_read = 0.971424
Row_Buffer_Locality_write = 0.872827
Bank_Level_Parallism = 2.697052
Bank_Level_Parallism_Col = 2.460741
Bank_Level_Parallism_Ready = 1.529271
write_to_read_ratio_blp_rw_average = 0.696906
GrpLevelPara = 2.062618 

BW Util details:
bwutil = 0.358604 
total_CMD = 265128 
util_bw = 95076 
Wasted_Col = 44404 
Wasted_Row = 7796 
Idle = 117852 

BW Util Bottlenecks: 
RCDc_limit = 3793 
RCDWRc_limit = 9296 
WTRc_limit = 15109 
RTWc_limit = 20640 
CCDLc_limit = 32644 
rwq = 0 
CCDLc_limit_alone = 29206 
WTRc_limit_alone = 12877 
RTWc_limit_alone = 19434 

Commands details: 
total_CMD = 265128 
n_nop = 167419 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 74324 
n_act = 2956 
n_pre = 2940 
n_ref = 0 
n_req = 39333 
total_req = 95076 

Dual Bus Interface Util: 
issued_total_row = 5896 
issued_total_col = 95076 
Row_Bus_Util =  0.022238 
CoL_Bus_Util = 0.358604 
Either_Row_CoL_Bus_Util = 0.368535 
Issued_on_Two_Bus_Simul_Util = 0.012307 
issued_two_Eff = 0.033395 
queue_avg = 4.573908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57391
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=168687 n_act=3066 n_pre=3050 n_ref_event=0 n_req=38974 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=72888 bw_util=0.3532
n_activity=162101 dram_eff=0.5777
bk0: 1280a 245852i bk1: 1280a 244659i bk2: 1280a 244843i bk3: 1280a 244062i bk4: 1280a 244383i bk5: 1280a 244338i bk6: 1280a 244179i bk7: 1280a 244756i bk8: 1304a 243984i bk9: 1304a 242965i bk10: 1344a 244620i bk11: 1344a 244766i bk12: 1328a 243707i bk13: 1328a 240349i bk14: 1280a 235479i bk15: 1280a 232672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921332
Row_Buffer_Locality_read = 0.966606
Row_Buffer_Locality_write = 0.869773
Bank_Level_Parallism = 2.646622
Bank_Level_Parallism_Col = 2.412195
Bank_Level_Parallism_Ready = 1.501100
write_to_read_ratio_blp_rw_average = 0.688622
GrpLevelPara = 2.035529 

BW Util details:
bwutil = 0.353188 
total_CMD = 265128 
util_bw = 93640 
Wasted_Col = 47179 
Wasted_Row = 8582 
Idle = 115727 

BW Util Bottlenecks: 
RCDc_limit = 4429 
RCDWRc_limit = 9716 
WTRc_limit = 15644 
RTWc_limit = 23232 
CCDLc_limit = 33617 
rwq = 0 
CCDLc_limit_alone = 29843 
WTRc_limit_alone = 13170 
RTWc_limit_alone = 21932 

Commands details: 
total_CMD = 265128 
n_nop = 168687 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 72888 
n_act = 3066 
n_pre = 3050 
n_ref = 0 
n_req = 38974 
total_req = 93640 

Dual Bus Interface Util: 
issued_total_row = 6116 
issued_total_col = 93640 
Row_Bus_Util =  0.023068 
CoL_Bus_Util = 0.353188 
Either_Row_CoL_Bus_Util = 0.363753 
Issued_on_Two_Bus_Simul_Util = 0.012503 
issued_two_Eff = 0.034373 
queue_avg = 4.513194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51319
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=168723 n_act=2945 n_pre=2929 n_ref_event=0 n_req=38992 n_rd=20752 n_rd_L2_A=0 n_write=0 n_wr_bk=72960 bw_util=0.3535
n_activity=161584 dram_eff=0.58
bk0: 1280a 245127i bk1: 1280a 244024i bk2: 1280a 244701i bk3: 1280a 242941i bk4: 1280a 245503i bk5: 1280a 244272i bk6: 1280a 244131i bk7: 1280a 244278i bk8: 1304a 245428i bk9: 1304a 244288i bk10: 1344a 245236i bk11: 1344a 244504i bk12: 1328a 244266i bk13: 1328a 241032i bk14: 1280a 235039i bk15: 1280a 233534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924472
Row_Buffer_Locality_read = 0.967280
Row_Buffer_Locality_write = 0.875768
Bank_Level_Parallism = 2.644099
Bank_Level_Parallism_Col = 2.412568
Bank_Level_Parallism_Ready = 1.523562
write_to_read_ratio_blp_rw_average = 0.683631
GrpLevelPara = 2.034676 

BW Util details:
bwutil = 0.353459 
total_CMD = 265128 
util_bw = 93712 
Wasted_Col = 46979 
Wasted_Row = 7842 
Idle = 116595 

BW Util Bottlenecks: 
RCDc_limit = 4334 
RCDWRc_limit = 9295 
WTRc_limit = 15610 
RTWc_limit = 21797 
CCDLc_limit = 34228 
rwq = 0 
CCDLc_limit_alone = 30744 
WTRc_limit_alone = 13330 
RTWc_limit_alone = 20593 

Commands details: 
total_CMD = 265128 
n_nop = 168723 
Read = 20752 
Write = 0 
L2_Alloc = 0 
L2_WB = 72960 
n_act = 2945 
n_pre = 2929 
n_ref = 0 
n_req = 38992 
total_req = 93712 

Dual Bus Interface Util: 
issued_total_row = 5874 
issued_total_col = 93712 
Row_Bus_Util =  0.022155 
CoL_Bus_Util = 0.353459 
Either_Row_CoL_Bus_Util = 0.363617 
Issued_on_Two_Bus_Simul_Util = 0.011998 
issued_two_Eff = 0.032996 
queue_avg = 4.588222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.58822
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167609 n_act=3076 n_pre=3060 n_ref_event=0 n_req=39234 n_rd=20749 n_rd_L2_A=0 n_write=0 n_wr_bk=73940 bw_util=0.3571
n_activity=162535 dram_eff=0.5826
bk0: 1280a 245426i bk1: 1280a 244633i bk2: 1280a 244110i bk3: 1280a 243714i bk4: 1280a 245442i bk5: 1280a 244634i bk6: 1280a 243760i bk7: 1280a 244233i bk8: 1304a 244335i bk9: 1304a 243883i bk10: 1344a 244418i bk11: 1344a 244125i bk12: 1328a 242701i bk13: 1325a 239560i bk14: 1280a 233783i bk15: 1280a 231199i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921599
Row_Buffer_Locality_read = 0.967950
Row_Buffer_Locality_write = 0.869570
Bank_Level_Parallism = 2.688789
Bank_Level_Parallism_Col = 2.445092
Bank_Level_Parallism_Ready = 1.536324
write_to_read_ratio_blp_rw_average = 0.689319
GrpLevelPara = 2.056255 

BW Util details:
bwutil = 0.357144 
total_CMD = 265128 
util_bw = 94689 
Wasted_Col = 46598 
Wasted_Row = 7972 
Idle = 115869 

BW Util Bottlenecks: 
RCDc_limit = 4300 
RCDWRc_limit = 10058 
WTRc_limit = 15687 
RTWc_limit = 22587 
CCDLc_limit = 34025 
rwq = 0 
CCDLc_limit_alone = 30262 
WTRc_limit_alone = 13271 
RTWc_limit_alone = 21240 

Commands details: 
total_CMD = 265128 
n_nop = 167609 
Read = 20749 
Write = 0 
L2_Alloc = 0 
L2_WB = 73940 
n_act = 3076 
n_pre = 3060 
n_ref = 0 
n_req = 39234 
total_req = 94689 

Dual Bus Interface Util: 
issued_total_row = 6136 
issued_total_col = 94689 
Row_Bus_Util =  0.023144 
CoL_Bus_Util = 0.357144 
Either_Row_CoL_Bus_Util = 0.367819 
Issued_on_Two_Bus_Simul_Util = 0.012469 
issued_two_Eff = 0.033901 
queue_avg = 4.564218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56422
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167295 n_act=2971 n_pre=2955 n_ref_event=0 n_req=39322 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=74312 bw_util=0.3585
n_activity=162222 dram_eff=0.586
bk0: 1280a 245627i bk1: 1280a 244742i bk2: 1280a 243826i bk3: 1280a 242411i bk4: 1280a 244762i bk5: 1280a 243017i bk6: 1280a 243938i bk7: 1280a 244864i bk8: 1304a 244201i bk9: 1304a 243412i bk10: 1344a 245462i bk11: 1344a 244162i bk12: 1328a 241843i bk13: 1320a 238806i bk14: 1280a 236469i bk15: 1280a 233576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924444
Row_Buffer_Locality_read = 0.970112
Row_Buffer_Locality_write = 0.873452
Bank_Level_Parallism = 2.685985
Bank_Level_Parallism_Col = 2.454318
Bank_Level_Parallism_Ready = 1.542091
write_to_read_ratio_blp_rw_average = 0.688746
GrpLevelPara = 2.057744 

BW Util details:
bwutil = 0.358529 
total_CMD = 265128 
util_bw = 95056 
Wasted_Col = 46056 
Wasted_Row = 7903 
Idle = 116113 

BW Util Bottlenecks: 
RCDc_limit = 4151 
RCDWRc_limit = 9685 
WTRc_limit = 15331 
RTWc_limit = 21968 
CCDLc_limit = 33298 
rwq = 0 
CCDLc_limit_alone = 29512 
WTRc_limit_alone = 12923 
RTWc_limit_alone = 20590 

Commands details: 
total_CMD = 265128 
n_nop = 167295 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 74312 
n_act = 2971 
n_pre = 2955 
n_ref = 0 
n_req = 39322 
total_req = 95056 

Dual Bus Interface Util: 
issued_total_row = 5926 
issued_total_col = 95056 
Row_Bus_Util =  0.022351 
CoL_Bus_Util = 0.358529 
Either_Row_CoL_Bus_Util = 0.369003 
Issued_on_Two_Bus_Simul_Util = 0.011877 
issued_two_Eff = 0.032188 
queue_avg = 4.759064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75906
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=167424 n_act=2916 n_pre=2900 n_ref_event=0 n_req=39313 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=74276 bw_util=0.3584
n_activity=161798 dram_eff=0.5873
bk0: 1280a 244830i bk1: 1280a 244835i bk2: 1280a 244496i bk3: 1280a 242614i bk4: 1280a 243901i bk5: 1280a 244537i bk6: 1280a 244179i bk7: 1280a 244142i bk8: 1304a 244629i bk9: 1304a 243781i bk10: 1344a 244551i bk11: 1344a 244218i bk12: 1328a 242711i bk13: 1320a 240340i bk14: 1280a 236496i bk15: 1280a 232947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925826
Row_Buffer_Locality_read = 0.969774
Row_Buffer_Locality_write = 0.876730
Bank_Level_Parallism = 2.679277
Bank_Level_Parallism_Col = 2.447314
Bank_Level_Parallism_Ready = 1.529436
write_to_read_ratio_blp_rw_average = 0.683327
GrpLevelPara = 2.060416 

BW Util details:
bwutil = 0.358393 
total_CMD = 265128 
util_bw = 95020 
Wasted_Col = 46003 
Wasted_Row = 7582 
Idle = 116523 

BW Util Bottlenecks: 
RCDc_limit = 4054 
RCDWRc_limit = 9362 
WTRc_limit = 16100 
RTWc_limit = 21270 
CCDLc_limit = 33344 
rwq = 0 
CCDLc_limit_alone = 29805 
WTRc_limit_alone = 13808 
RTWc_limit_alone = 20023 

Commands details: 
total_CMD = 265128 
n_nop = 167424 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 74276 
n_act = 2916 
n_pre = 2900 
n_ref = 0 
n_req = 39313 
total_req = 95020 

Dual Bus Interface Util: 
issued_total_row = 5816 
issued_total_col = 95020 
Row_Bus_Util =  0.021937 
CoL_Bus_Util = 0.358393 
Either_Row_CoL_Bus_Util = 0.368516 
Issued_on_Two_Bus_Simul_Util = 0.011813 
issued_two_Eff = 0.032056 
queue_avg = 4.683387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.68339
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=166726 n_act=2902 n_pre=2886 n_ref_event=0 n_req=39509 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=75060 bw_util=0.3613
n_activity=161073 dram_eff=0.5948
bk0: 1280a 244967i bk1: 1280a 244212i bk2: 1280a 244906i bk3: 1280a 243520i bk4: 1280a 243699i bk5: 1280a 243069i bk6: 1280a 244573i bk7: 1280a 243568i bk8: 1304a 245044i bk9: 1304a 242165i bk10: 1344a 244414i bk11: 1344a 242499i bk12: 1328a 242799i bk13: 1320a 238065i bk14: 1280a 235238i bk15: 1280a 233534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.926548
Row_Buffer_Locality_read = 0.970835
Row_Buffer_Locality_write = 0.877591
Bank_Level_Parallism = 2.732559
Bank_Level_Parallism_Col = 2.505303
Bank_Level_Parallism_Ready = 1.572554
write_to_read_ratio_blp_rw_average = 0.685182
GrpLevelPara = 2.080188 

BW Util details:
bwutil = 0.361350 
total_CMD = 265128 
util_bw = 95804 
Wasted_Col = 45029 
Wasted_Row = 7484 
Idle = 116811 

BW Util Bottlenecks: 
RCDc_limit = 3780 
RCDWRc_limit = 9158 
WTRc_limit = 16039 
RTWc_limit = 21249 
CCDLc_limit = 33457 
rwq = 0 
CCDLc_limit_alone = 29933 
WTRc_limit_alone = 13807 
RTWc_limit_alone = 19957 

Commands details: 
total_CMD = 265128 
n_nop = 166726 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 75060 
n_act = 2902 
n_pre = 2886 
n_ref = 0 
n_req = 39509 
total_req = 95804 

Dual Bus Interface Util: 
issued_total_row = 5788 
issued_total_col = 95804 
Row_Bus_Util =  0.021831 
CoL_Bus_Util = 0.361350 
Either_Row_CoL_Bus_Util = 0.371149 
Issued_on_Two_Bus_Simul_Util = 0.012032 
issued_two_Eff = 0.032418 
queue_avg = 4.862131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.86213
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=166583 n_act=2972 n_pre=2956 n_ref_event=0 n_req=39534 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=75160 bw_util=0.3617
n_activity=161574 dram_eff=0.5936
bk0: 1280a 244765i bk1: 1280a 243506i bk2: 1280a 244773i bk3: 1280a 243194i bk4: 1280a 243369i bk5: 1280a 242713i bk6: 1280a 244372i bk7: 1280a 243431i bk8: 1304a 244247i bk9: 1304a 241847i bk10: 1344a 243725i bk11: 1344a 242147i bk12: 1328a 241711i bk13: 1320a 237489i bk14: 1280a 233751i bk15: 1280a 231747i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924824
Row_Buffer_Locality_read = 0.970690
Row_Buffer_Locality_write = 0.874188
Bank_Level_Parallism = 2.778619
Bank_Level_Parallism_Col = 2.548347
Bank_Level_Parallism_Ready = 1.576441
write_to_read_ratio_blp_rw_average = 0.690153
GrpLevelPara = 2.095531 

BW Util details:
bwutil = 0.361727 
total_CMD = 265128 
util_bw = 95904 
Wasted_Col = 45481 
Wasted_Row = 7896 
Idle = 115847 

BW Util Bottlenecks: 
RCDc_limit = 3689 
RCDWRc_limit = 9416 
WTRc_limit = 16534 
RTWc_limit = 23347 
CCDLc_limit = 33798 
rwq = 0 
CCDLc_limit_alone = 29690 
WTRc_limit_alone = 13818 
RTWc_limit_alone = 21955 

Commands details: 
total_CMD = 265128 
n_nop = 166583 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 75160 
n_act = 2972 
n_pre = 2956 
n_ref = 0 
n_req = 39534 
total_req = 95904 

Dual Bus Interface Util: 
issued_total_row = 5928 
issued_total_col = 95904 
Row_Bus_Util =  0.022359 
CoL_Bus_Util = 0.361727 
Either_Row_CoL_Bus_Util = 0.371688 
Issued_on_Two_Bus_Simul_Util = 0.012398 
issued_two_Eff = 0.033355 
queue_avg = 4.964866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96487
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=166951 n_act=2971 n_pre=2955 n_ref_event=0 n_req=39444 n_rd=20741 n_rd_L2_A=0 n_write=0 n_wr_bk=74812 bw_util=0.3604
n_activity=161456 dram_eff=0.5918
bk0: 1280a 244838i bk1: 1280a 243939i bk2: 1280a 245227i bk3: 1280a 242319i bk4: 1280a 243290i bk5: 1280a 243371i bk6: 1280a 244660i bk7: 1280a 244583i bk8: 1304a 245431i bk9: 1304a 242526i bk10: 1341a 245087i bk11: 1344a 243001i bk12: 1328a 242804i bk13: 1320a 239077i bk14: 1280a 234740i bk15: 1280a 234443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.924678
Row_Buffer_Locality_read = 0.970783
Row_Buffer_Locality_write = 0.873550
Bank_Level_Parallism = 2.699577
Bank_Level_Parallism_Col = 2.461361
Bank_Level_Parallism_Ready = 1.548973
write_to_read_ratio_blp_rw_average = 0.699670
GrpLevelPara = 2.062613 

BW Util details:
bwutil = 0.360403 
total_CMD = 265128 
util_bw = 95553 
Wasted_Col = 45633 
Wasted_Row = 7784 
Idle = 116158 

BW Util Bottlenecks: 
RCDc_limit = 3694 
RCDWRc_limit = 9579 
WTRc_limit = 15772 
RTWc_limit = 22092 
CCDLc_limit = 33768 
rwq = 0 
CCDLc_limit_alone = 29858 
WTRc_limit_alone = 13279 
RTWc_limit_alone = 20675 

Commands details: 
total_CMD = 265128 
n_nop = 166951 
Read = 20741 
Write = 0 
L2_Alloc = 0 
L2_WB = 74812 
n_act = 2971 
n_pre = 2955 
n_ref = 0 
n_req = 39444 
total_req = 95553 

Dual Bus Interface Util: 
issued_total_row = 5926 
issued_total_col = 95553 
Row_Bus_Util =  0.022351 
CoL_Bus_Util = 0.360403 
Either_Row_CoL_Bus_Util = 0.370300 
Issued_on_Two_Bus_Simul_Util = 0.012454 
issued_two_Eff = 0.033633 
queue_avg = 4.778854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77885
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=165949 n_act=3102 n_pre=3086 n_ref_event=0 n_req=39667 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=75692 bw_util=0.3637
n_activity=161581 dram_eff=0.5968
bk0: 1280a 245412i bk1: 1280a 243644i bk2: 1280a 243549i bk3: 1280a 242281i bk4: 1280a 243927i bk5: 1280a 243023i bk6: 1280a 243491i bk7: 1280a 242787i bk8: 1304a 243677i bk9: 1304a 242036i bk10: 1344a 243971i bk11: 1344a 243368i bk12: 1328a 241839i bk13: 1320a 237800i bk14: 1280a 234398i bk15: 1280a 234175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921799
Row_Buffer_Locality_read = 0.970594
Row_Buffer_Locality_write = 0.868308
Bank_Level_Parallism = 2.759122
Bank_Level_Parallism_Col = 2.500315
Bank_Level_Parallism_Ready = 1.550438
write_to_read_ratio_blp_rw_average = 0.693589
GrpLevelPara = 2.091792 

BW Util details:
bwutil = 0.363734 
total_CMD = 265128 
util_bw = 96436 
Wasted_Col = 45343 
Wasted_Row = 7666 
Idle = 115683 

BW Util Bottlenecks: 
RCDc_limit = 3769 
RCDWRc_limit = 10012 
WTRc_limit = 16119 
RTWc_limit = 22209 
CCDLc_limit = 33225 
rwq = 0 
CCDLc_limit_alone = 29336 
WTRc_limit_alone = 13562 
RTWc_limit_alone = 20877 

Commands details: 
total_CMD = 265128 
n_nop = 165949 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 75692 
n_act = 3102 
n_pre = 3086 
n_ref = 0 
n_req = 39667 
total_req = 96436 

Dual Bus Interface Util: 
issued_total_row = 6188 
issued_total_col = 96436 
Row_Bus_Util =  0.023340 
CoL_Bus_Util = 0.363734 
Either_Row_CoL_Bus_Util = 0.374080 
Issued_on_Two_Bus_Simul_Util = 0.012994 
issued_two_Eff = 0.034735 
queue_avg = 4.892724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.89272
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=166014 n_act=3106 n_pre=3090 n_ref_event=0 n_req=39624 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=75520 bw_util=0.3631
n_activity=163191 dram_eff=0.5899
bk0: 1280a 246234i bk1: 1280a 244472i bk2: 1280a 244422i bk3: 1280a 242588i bk4: 1280a 242817i bk5: 1280a 242998i bk6: 1280a 243937i bk7: 1280a 243416i bk8: 1304a 244154i bk9: 1304a 242201i bk10: 1344a 244415i bk11: 1344a 242891i bk12: 1328a 243607i bk13: 1320a 238997i bk14: 1280a 234953i bk15: 1280a 232794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921613
Row_Buffer_Locality_read = 0.969774
Row_Buffer_Locality_write = 0.868697
Bank_Level_Parallism = 2.702848
Bank_Level_Parallism_Col = 2.470186
Bank_Level_Parallism_Ready = 1.544887
write_to_read_ratio_blp_rw_average = 0.695650
GrpLevelPara = 2.068215 

BW Util details:
bwutil = 0.363085 
total_CMD = 265128 
util_bw = 96264 
Wasted_Col = 45620 
Wasted_Row = 8615 
Idle = 114629 

BW Util Bottlenecks: 
RCDc_limit = 3897 
RCDWRc_limit = 9939 
WTRc_limit = 15687 
RTWc_limit = 21132 
CCDLc_limit = 34151 
rwq = 0 
CCDLc_limit_alone = 30191 
WTRc_limit_alone = 13169 
RTWc_limit_alone = 19690 

Commands details: 
total_CMD = 265128 
n_nop = 166014 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 75520 
n_act = 3106 
n_pre = 3090 
n_ref = 0 
n_req = 39624 
total_req = 96264 

Dual Bus Interface Util: 
issued_total_row = 6196 
issued_total_col = 96264 
Row_Bus_Util =  0.023370 
CoL_Bus_Util = 0.363085 
Either_Row_CoL_Bus_Util = 0.373835 
Issued_on_Two_Bus_Simul_Util = 0.012620 
issued_two_Eff = 0.033759 
queue_avg = 4.871451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.87145
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=165209 n_act=3139 n_pre=3123 n_ref_event=0 n_req=39852 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=76432 bw_util=0.3665
n_activity=163540 dram_eff=0.5942
bk0: 1280a 245113i bk1: 1280a 242478i bk2: 1280a 243633i bk3: 1280a 240183i bk4: 1280a 242831i bk5: 1280a 241897i bk6: 1280a 242282i bk7: 1280a 241587i bk8: 1304a 242942i bk9: 1304a 241573i bk10: 1344a 243134i bk11: 1344a 241420i bk12: 1328a 243487i bk13: 1320a 238119i bk14: 1280a 233291i bk15: 1280a 230376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.921234
Row_Buffer_Locality_read = 0.969437
Row_Buffer_Locality_write = 0.868903
Bank_Level_Parallism = 2.821357
Bank_Level_Parallism_Col = 2.575224
Bank_Level_Parallism_Ready = 1.573259
write_to_read_ratio_blp_rw_average = 0.698048
GrpLevelPara = 2.122725 

BW Util details:
bwutil = 0.366525 
total_CMD = 265128 
util_bw = 97176 
Wasted_Col = 46460 
Wasted_Row = 7906 
Idle = 113586 

BW Util Bottlenecks: 
RCDc_limit = 3929 
RCDWRc_limit = 10027 
WTRc_limit = 16365 
RTWc_limit = 26872 
CCDLc_limit = 33760 
rwq = 0 
CCDLc_limit_alone = 29441 
WTRc_limit_alone = 13820 
RTWc_limit_alone = 25098 

Commands details: 
total_CMD = 265128 
n_nop = 165209 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 76432 
n_act = 3139 
n_pre = 3123 
n_ref = 0 
n_req = 39852 
total_req = 97176 

Dual Bus Interface Util: 
issued_total_row = 6262 
issued_total_col = 97176 
Row_Bus_Util =  0.023619 
CoL_Bus_Util = 0.366525 
Either_Row_CoL_Bus_Util = 0.376871 
Issued_on_Two_Bus_Simul_Util = 0.013273 
issued_two_Eff = 0.035219 
queue_avg = 5.138171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.13817
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=265128 n_nop=163575 n_act=3279 n_pre=3263 n_ref_event=0 n_req=40235 n_rd=20744 n_rd_L2_A=0 n_write=0 n_wr_bk=77964 bw_util=0.3723
n_activity=164969 dram_eff=0.5983
bk0: 1280a 244712i bk1: 1280a 241884i bk2: 1280a 244444i bk3: 1280a 238493i bk4: 1280a 243132i bk5: 1280a 242302i bk6: 1280a 241599i bk7: 1280a 241973i bk8: 1304a 241437i bk9: 1304a 240116i bk10: 1344a 243045i bk11: 1344a 239613i bk12: 1328a 242989i bk13: 1320a 234657i bk14: 1280a 234605i bk15: 1280a 229583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918504
Row_Buffer_Locality_read = 0.967509
Row_Buffer_Locality_write = 0.866349
Bank_Level_Parallism = 2.859395
Bank_Level_Parallism_Col = 2.584848
Bank_Level_Parallism_Ready = 1.568495
write_to_read_ratio_blp_rw_average = 0.697658
GrpLevelPara = 2.104494 

BW Util details:
bwutil = 0.372303 
total_CMD = 265128 
util_bw = 98708 
Wasted_Col = 46700 
Wasted_Row = 7666 
Idle = 112054 

BW Util Bottlenecks: 
RCDc_limit = 3859 
RCDWRc_limit = 10424 
WTRc_limit = 17561 
RTWc_limit = 25337 
CCDLc_limit = 34686 
rwq = 0 
CCDLc_limit_alone = 30232 
WTRc_limit_alone = 14641 
RTWc_limit_alone = 23803 

Commands details: 
total_CMD = 265128 
n_nop = 163575 
Read = 20744 
Write = 0 
L2_Alloc = 0 
L2_WB = 77964 
n_act = 3279 
n_pre = 3263 
n_ref = 0 
n_req = 40235 
total_req = 98708 

Dual Bus Interface Util: 
issued_total_row = 6542 
issued_total_col = 98708 
Row_Bus_Util =  0.024675 
CoL_Bus_Util = 0.372303 
Either_Row_CoL_Bus_Util = 0.383034 
Issued_on_Two_Bus_Simul_Util = 0.013944 
issued_two_Eff = 0.036405 
queue_avg = 5.347236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.34724

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52480, Miss = 11878, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 52520, Miss = 12053, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 52520, Miss = 11771, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52520, Miss = 11675, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 52520, Miss = 11739, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52520, Miss = 11717, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 52520, Miss = 11830, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52520, Miss = 11813, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 52520, Miss = 11849, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 52520, Miss = 11833, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52520, Miss = 11951, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52520, Miss = 11936, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 52520, Miss = 11989, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52520, Miss = 11764, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 52520, Miss = 11924, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52520, Miss = 11717, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52520, Miss = 11994, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 52520, Miss = 11653, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[18]: Access = 52520, Miss = 11692, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 52520, Miss = 11625, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 52520, Miss = 11739, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 52520, Miss = 11586, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 52520, Miss = 11904, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 52520, Miss = 11675, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 52520, Miss = 11852, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[25]: Access = 52520, Miss = 11789, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 52520, Miss = 11884, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 52520, Miss = 11812, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 52520, Miss = 11914, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 52520, Miss = 11899, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 52520, Miss = 11856, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52520, Miss = 11896, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 52520, Miss = 11778, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 12
L2_cache_bank[33]: Access = 52520, Miss = 11955, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 52520, Miss = 11795, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 52520, Miss = 11925, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 52520, Miss = 11862, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 52520, Miss = 11944, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 52520, Miss = 11915, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 52520, Miss = 12017, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 52520, Miss = 11983, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 52520, Miss = 11950, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 60
L2_cache_bank[42]: Access = 52520, Miss = 11880, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 52520, Miss = 12008, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 52520, Miss = 11922, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 52505, Miss = 12191, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 52520, Miss = 11818, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 52544, Miss = 12078, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 307
L2_cache_bank[48]: Access = 52520, Miss = 11936, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 52544, Miss = 12112, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52520, Miss = 11854, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[51]: Access = 52544, Miss = 11790, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 311
L2_cache_bank[52]: Access = 52520, Miss = 11808, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[53]: Access = 52544, Miss = 11735, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 52505, Miss = 11843, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 52544, Miss = 11951, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 52520, Miss = 11773, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 52544, Miss = 11668, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 52520, Miss = 11908, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 80
L2_cache_bank[59]: Access = 52544, Miss = 11618, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[60]: Access = 52520, Miss = 12029, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 52544, Miss = 11622, Miss_rate = 0.221, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 52520, Miss = 12048, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 52512, Miss = 11705, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3361394
L2_total_cache_misses = 758630
L2_total_cache_miss_rate = 0.2257
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 862
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 165996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 862
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 497982
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2602764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 82919
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 663978
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2697416
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 862
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.029

icnt_total_pkts_mem_to_simt=4855346
icnt_total_pkts_simt_to_mem=4855346
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4855346
Req_Network_cycles = 353088
Req_Network_injected_packets_per_cycle =      13.7511 
Req_Network_conflicts_per_cycle =      10.5626
Req_Network_conflicts_per_cycle_util =      12.3986
Req_Bank_Level_Parallism =      16.1413
Req_Network_in_buffer_full_per_cycle =       5.4788
Req_Network_in_buffer_avg_util =      65.5943
Req_Network_out_buffer_full_per_cycle =       0.1447
Req_Network_out_buffer_avg_util =      19.0117

Reply_Network_injected_packets_num = 4855346
Reply_Network_cycles = 353088
Reply_Network_injected_packets_per_cycle =       13.7511
Reply_Network_conflicts_per_cycle =       27.0574
Reply_Network_conflicts_per_cycle_util =      31.8729
Reply_Bank_Level_Parallism =      16.1984
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      16.4994
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1719
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 39 sec (3699 sec)
gpgpu_simulation_rate = 262604 (inst/sec)
gpgpu_simulation_rate = 95 (cycle/sec)
gpgpu_silicon_slowdown = 11915789x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcdaa3b5c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcdaa3b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcdaa3b50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcdaa3b48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcdaa3b40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcdaa3b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcdaa3bf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x408ca9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvm2iiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xcf08 (mri-gridding.4.sm_70.ptx:5310) @%p1 bra BB16_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf58 (mri-gridding.4.sm_70.ptx:5323) mov.u32 %r101, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xcf80 (mri-gridding.4.sm_70.ptx:5328) @%p2 bra BB16_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfc0 (mri-gridding.4.sm_70.ptx:5339) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd0d0 (mri-gridding.4.sm_70.ptx:5373) @%p3 bra BB16_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd120 (mri-gridding.4.sm_70.ptx:5388) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xd0f8 (mri-gridding.4.sm_70.ptx:5380) @%p4 bra BB16_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd120 (mri-gridding.4.sm_70.ptx:5388) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd118 (mri-gridding.4.sm_70.ptx:5385) @%p5 bra BB16_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd120 (mri-gridding.4.sm_70.ptx:5388) cvta.to.global.u64 %rd1, %rd6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd178 (mri-gridding.4.sm_70.ptx:5399) @%p2 bra BB16_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd290 (mri-gridding.4.sm_70.ptx:5441) membar.gl;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd270 (mri-gridding.4.sm_70.ptx:5431) @%p10 bra BB16_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd290 (mri-gridding.4.sm_70.ptx:5441) membar.gl;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvm2iiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvm2iiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvm2iiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvm2iiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 677237
gpu_sim_insn = 2780309332
gpu_ipc =    4105.3711
gpu_tot_sim_cycle = 1030325
gpu_tot_sim_insn = 3751682190
gpu_tot_ipc =    3641.2610
gpu_tot_issued_cta = 5188
gpu_occupancy = 93.2201% 
gpu_tot_occupancy = 81.5828% 
max_total_param_size = 0
gpu_stall_dramfull = 2579784
gpu_stall_icnt2sh    = 47
partiton_level_parallism =       7.2817
partiton_level_parallism_total  =       9.4987
partiton_level_parallism_util =       7.9130
partiton_level_parallism_util_total  =      10.5955
L2_BW  =     263.7719 GB/Sec
L2_BW_total  =     344.0819 GB/Sec
gpu_total_sim_rate=296622
############## bottleneck_stats #############
cycles: core 677237, icnt 677237, l2 677237, dram 508526
gpu_ipc	4105.371
gpu_tot_issued_cta = 5188, average cycles = 131
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669166 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 80337 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.504	80
L1D data util	0.254	80	0.260	70
L1D tag util	0.069	80	0.074	75
L2 data util	0.069	64	0.086	21
L2 tag util	0.103	64	0.173	28
n_l2_access	 4450822
icnt s2m util	0.000	0	0.000	28	flits per packet: -nan
icnt m2s util	0.000	0	0.000	28	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.061	32	0.097	10

latency_l2_hit:	148144342, num_l2_reqs:	305729
L2 hit latency:	484
latency_dram:	1906288536, num_dram_reqs:	3131749
DRAM latency:	608

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.117	80	1.137	2

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.229	80	0.233	2
sp pipe util	0.000	0	0.000	2
sfu pipe util	0.000	0	0.000	2
ldst mem cycle	0.028	80	0.028	2

smem port	0.806	80

n_reg_bank	16
reg port	0.222	16	0.580	12
L1D tag util	0.069	80	0.074	75
L1D fill util	0.013	80	0.013	2
n_l1d_mshr	4096
L1D mshr util	0.004	80
n_l1d_missq	16
L1D missq util	0.012	80
L1D hit rate	0.000
L1D miss rate	0.915
L1D rsfail rate	0.085
L2 tag util	0.103	64	0.173	28
L2 fill util	0.015	64	0.015	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.043	64	0.045	8
L2 missq util	0.001	64	0.001	19
L2 hit rate	0.069
L2 miss rate	0.704
L2 rsfail rate	0.228

dram activity	0.120	32	0.197	10

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.257

run 0.065, fetch 0.001, sync 0.469, control 0.007, data 0.456, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 83824, Miss = 83568, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20603
	L1D_cache_core[1]: Access = 85072, Miss = 84816, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23162
	L1D_cache_core[2]: Access = 85216, Miss = 84832, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 21525
	L1D_cache_core[3]: Access = 85232, Miss = 84848, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 22417
	L1D_cache_core[4]: Access = 85328, Miss = 85072, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21289
	L1D_cache_core[5]: Access = 85104, Miss = 84720, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 20067
	L1D_cache_core[6]: Access = 85264, Miss = 84848, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 22768
	L1D_cache_core[7]: Access = 83760, Miss = 83504, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 26880
	L1D_cache_core[8]: Access = 86608, Miss = 86352, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 16078
	L1D_cache_core[9]: Access = 85232, Miss = 84976, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 19674
	L1D_cache_core[10]: Access = 83808, Miss = 83552, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25129
	L1D_cache_core[11]: Access = 83968, Miss = 83584, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 29402
	L1D_cache_core[12]: Access = 85072, Miss = 84696, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 22797
	L1D_cache_core[13]: Access = 85088, Miss = 84832, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23777
	L1D_cache_core[14]: Access = 83936, Miss = 83680, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23060
	L1D_cache_core[15]: Access = 86528, Miss = 86144, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 22529
	L1D_cache_core[16]: Access = 85136, Miss = 84773, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 19886
	L1D_cache_core[17]: Access = 86118, Miss = 85734, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 22603
	L1D_cache_core[18]: Access = 85184, Miss = 84928, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22005
	L1D_cache_core[19]: Access = 85120, Miss = 84736, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 27047
	L1D_cache_core[20]: Access = 85296, Miss = 85040, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 17838
	L1D_cache_core[21]: Access = 83904, Miss = 83520, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 25262
	L1D_cache_core[22]: Access = 85200, Miss = 84816, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 21548
	L1D_cache_core[23]: Access = 83888, Miss = 83529, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 29159
	L1D_cache_core[24]: Access = 85152, Miss = 84896, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23236
	L1D_cache_core[25]: Access = 86352, Miss = 85968, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 21489
	L1D_cache_core[26]: Access = 83936, Miss = 83680, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 29226
	L1D_cache_core[27]: Access = 83984, Miss = 83728, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25643
	L1D_cache_core[28]: Access = 83936, Miss = 83552, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 25455
	L1D_cache_core[29]: Access = 86576, Miss = 86320, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20370
	L1D_cache_core[30]: Access = 85216, Miss = 84832, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 23042
	L1D_cache_core[31]: Access = 85200, Miss = 84816, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 25633
	L1D_cache_core[32]: Access = 85986, Miss = 85730, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 15014
	L1D_cache_core[33]: Access = 83952, Miss = 83606, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 23703
	L1D_cache_core[34]: Access = 84000, Miss = 83744, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20972
	L1D_cache_core[35]: Access = 83888, Miss = 83504, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 26706
	L1D_cache_core[36]: Access = 86464, Miss = 86047, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 21281
	L1D_cache_core[37]: Access = 83904, Miss = 83648, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22976
	L1D_cache_core[38]: Access = 83840, Miss = 83584, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 27784
	L1D_cache_core[39]: Access = 83824, Miss = 83440, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 31120
	L1D_cache_core[40]: Access = 85040, Miss = 84784, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23116
	L1D_cache_core[41]: Access = 85280, Miss = 85024, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25014
	L1D_cache_core[42]: Access = 86480, Miss = 86224, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21585
	L1D_cache_core[43]: Access = 86592, Miss = 86336, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22538
	L1D_cache_core[44]: Access = 86464, Miss = 86080, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 23370
	L1D_cache_core[45]: Access = 85200, Miss = 84944, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20217
	L1D_cache_core[46]: Access = 83744, Miss = 83488, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22080
	L1D_cache_core[47]: Access = 85248, Miss = 84992, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 27503
	L1D_cache_core[48]: Access = 86480, Miss = 85984, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 18685
	L1D_cache_core[49]: Access = 83888, Miss = 83632, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23571
	L1D_cache_core[50]: Access = 85184, Miss = 84892, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22787
	L1D_cache_core[51]: Access = 83968, Miss = 83712, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 29963
	L1D_cache_core[52]: Access = 83888, Miss = 83632, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24034
	L1D_cache_core[53]: Access = 83888, Miss = 83380, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 23089
	L1D_cache_core[54]: Access = 85136, Miss = 84752, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 20633
	L1D_cache_core[55]: Access = 83888, Miss = 83504, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 28528
	L1D_cache_core[56]: Access = 83888, Miss = 83504, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 22947
	L1D_cache_core[57]: Access = 85152, Miss = 84640, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 24243
	L1D_cache_core[58]: Access = 86640, Miss = 86384, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 18964
	L1D_cache_core[59]: Access = 85072, Miss = 84816, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21136
	L1D_cache_core[60]: Access = 85056, Miss = 84544, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 22676
	L1D_cache_core[61]: Access = 85360, Miss = 84976, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 24297
	L1D_cache_core[62]: Access = 86544, Miss = 86288, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 22628
	L1D_cache_core[63]: Access = 85056, Miss = 84800, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 23306
	L1D_cache_core[64]: Access = 85408, Miss = 85068, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 23360
	L1D_cache_core[65]: Access = 83696, Miss = 83440, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 26589
	L1D_cache_core[66]: Access = 85360, Miss = 85104, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21482
	L1D_cache_core[67]: Access = 83840, Miss = 83456, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 28584
	L1D_cache_core[68]: Access = 86480, Miss = 86224, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 17839
	L1D_cache_core[69]: Access = 85168, Miss = 84899, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 21705
	L1D_cache_core[70]: Access = 85424, Miss = 85151, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 24700
	L1D_cache_core[71]: Access = 84944, Miss = 84688, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25246
	L1D_cache_core[72]: Access = 86528, Miss = 86144, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 17675
	L1D_cache_core[73]: Access = 83712, Miss = 83200, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 30063
	L1D_cache_core[74]: Access = 85296, Miss = 85040, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 20948
	L1D_cache_core[75]: Access = 83984, Miss = 83600, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 30946
	L1D_cache_core[76]: Access = 85248, Miss = 84868, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 19533
	L1D_cache_core[77]: Access = 85152, Miss = 84676, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 24303
	L1D_cache_core[78]: Access = 85184, Miss = 84928, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 25050
	L1D_cache_core[79]: Access = 85216, Miss = 84714, Miss_rate = 0.994, Pending_hits = 0, Reservation_fails = 27576
	L1D_total_cache_accesses = 6798872
	L1D_total_cache_misses = 6772707
	L1D_total_cache_miss_rate = 0.9962
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1872664
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1338658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5403247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 534006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5429412

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1338658
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 534006
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
24703, 21290, 24610, 29218, 32538, 37146, 41754, 46362, 24703, 21290, 24610, 29218, 32538, 37146, 41754, 46362, 21882, 19608, 23112, 27720, 31224, 35832, 40440, 45048, 21882, 19608, 23112, 27720, 31224, 35832, 40440, 45048, 21882, 19608, 23112, 27720, 31224, 35832, 40440, 45048, 4956, 9516, 14124, 18732, 23340, 27948, 32556, 37164, 4956, 9516, 14124, 18732, 23340, 27948, 32556, 37164, 4956, 9516, 14124, 18732, 23340, 27948, 32556, 37164, 
gpgpu_n_tot_thrd_icount = 4551655872
gpgpu_n_tot_w_icount = 142239246
gpgpu_n_stall_shd_mem = 58226571
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1369460
gpgpu_n_mem_write_global = 8417316
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2697416
gpgpu_n_store_insn = 11998276
gpgpu_n_shmem_insn = 456226570
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8137410
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2941218
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88791496	W0_Idle:14397688	W0_Scoreboard:76439582	W1:1302188	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752084	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1268466	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:116566604
single_issue_nums: WS0:29076146	WS1:32066236	WS2:37560144	WS3:43536720	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10955680 {8:1369460,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241079712 {8:2987904,40:5429412,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54778400 {40:1369460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 67338528 {8:8417316,}
maxmflatency = 10397 
max_icnt2mem_latency = 9663 
maxmrqlatency = 2833 
max_icnt2sh_latency = 1250 
averagemflatency = 897 
avg_icnt2mem_latency = 376 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 58 
mrq_lat_table:360440 	279743 	211751 	256897 	194324 	359774 	215462 	100642 	25032 	3717 	379 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1891245 	2232048 	3716320 	1072965 	666845 	174451 	32902 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1175849 	392559 	144784 	2318226 	1330649 	1093095 	1094914 	838421 	402111 	407546 	472187 	89086 	27349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3154393 	870171 	914053 	1098645 	1233683 	1145002 	840454 	434642 	94080 	1653 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	451 	374 	889 	80 	110 	13 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       293        64        64       147        64        64        64        64        64        64        64        64        66        64        64        64 
dram[1]:       307        64        64       242        64        64        68        64        64        64        64        66        95        64        64        64 
dram[2]:       202        64        64       186        68        64        64        83        64        64        64        64        90        64        64        64 
dram[3]:       287        64        64       279        64        64        64        89        64        64        64        64        72        64        64        64 
dram[4]:       326        64        64       264        64        64        68        64        64        64        64        64        64        64        64        64 
dram[5]:       287        64        64       309        64        64        68        64        64        64        64        64        92        64        64        64 
dram[6]:       222        64        64       269        64        64        68        64        64        64        64        64        89        64        64        65 
dram[7]:       159        64        64       303        64        64        69        64        64        64        64        64        96        64        64        64 
dram[8]:       272        64        64       297        64        64        68        64        64        64        64        64        64        64        64        64 
dram[9]:       261        64        64       378        64        64        68        64        64        64        64        64        64        92        64        72 
dram[10]:       307        64        64       372        64        64        70        64        64        64        64        64        64       104        64        64 
dram[11]:       279        64        64       177        64        64        70        64        64        64        64        64        64       100        67        64 
dram[12]:       335        64        64        64        64        64        84        89        64        64        64        64        64        65        64        64 
dram[13]:       307        64        64        64        64        64        84        88        64        64        64        64        64        97        64        64 
dram[14]:       375        64        64        64        64        64        84        88        64        64        64        64        64        94        69        64 
dram[15]:       360        64        64        64        64        64        82        83        64        64        64        64        64        99        64        64 
dram[16]:       175        64        64        64        64        64        83        88        64        64        64        64        64        76        67        64 
dram[17]:        64        64        64        64        64        64        64        66        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        76        76        64        64        64        64        64        64        80        64 
dram[19]:        64        64        64        64        64        64        82        72        64        64        64        64        78        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        87        64        64        64 
dram[21]:        64        71        64        64        64        64        64        64        64        64        64        64        69        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        73        89        65 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        74 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        77        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        98        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        96        64        64        68 
dram[27]:        64        64       286        64        64        64        64        64        64        64        64        64        64        64        64        81 
dram[28]:        64        64       288        64        64        64        66        64        64        64        64        64        78        64        64        64 
dram[29]:        64        64       291        64        64        64        66        64        64        64        64        64        93        64        64        64 
dram[30]:        64        64       212        64        64        64        64        64        64        64        64        64        93        64        64        68 
dram[31]:        64        64       251        64        64        64        64        64        64        64        64        64        65        64        64        79 
maximum service time to same row:
dram[0]:    111706    135415    122191    112689    117804    117547    124926    123902    126894    123818    127282    126895    132107    127434    123473    135137 
dram[1]:    111193    134540    114182    111193    116584    117173    124082    123985    125327    124672    125778    126433    112768    129349    129193    113590 
dram[2]:    111044    134998    114035    111198    116656    117489    123803    123991    125632    124651    125994    127173    121803    130416    134072    122672 
dram[3]:    111654    136353    117316    112939    117495    118841    124366    125216    125581    125518    126512    127674    127703    131308    134551    113458 
dram[4]:    111891    135595    117827    112066    117912    117491    124789    124355    125232    124035    126194    126635    131955    129768    134462    121531 
dram[5]:    111786    136550    118323    111921    118093    117049    125896    124363    126089    124084    126692    126538    132034    129797    114101    126657 
dram[6]:    111753    136589    117696    112318    117729    118184    124508    124041    127013    123682    127867    126812    131749    129884    121923    134549 
dram[7]:    111544    135602    117812    112648    117486    117861    125121    124298    125801    123886    126430    126985    131550    130016    126421    113232 
dram[8]:    111638    135657    117502    112640    118031    117910    125110    124793    125882    124496    126566    128313    131980    131033    134075    121726 
dram[9]:    112001    135913    116741    112647    118155    118643    124754    125467    125641    125092    126480    127619    132285    115689    134192    125694 
dram[10]:    112284    137525    117244    112475    118716    120045    125110    126287    126378    127891    127211    129085    132725    122258    135123    134147 
dram[11]:    111601    136736    117930    112619    118116    118681    124140    124907    125593    125045    126450    128097    131845    124642    115112    135459 
dram[12]:    110891     97909    115830    115548    122111    123204    123897    124007    126677    125636    116573    126691    131561    130251    118772    136105 
dram[13]:    110865     98056    116215    115762    122196    123240    123337    124383    126549    125634    117506    126690    131800    130358    123642    114099 
dram[14]:    111678    136505    117982    117281    120811    118878    123539    123882    124416    126022    126104    127688    129713    131584    131664    117000 
dram[15]:    111950    136140    119251    117046    120984    118381    124445    123587    125359    125340    126706    127593    130457    131107    134367    123488 
dram[16]:    111811    137634    118183    117182    122158    118562    124086    123794    124901    126056    126896    127560    129961    131498    115084    131387 
dram[17]:    135045    135647    122534    114659    122175    117624    123494    123101    124091    125261    126595    126286    129509    131157    123143    134921 
dram[18]:    136315    136642    122797    114998    121925    122446    123747    123626    124942    125406    126820    126420    114231    131742    128031    135501 
dram[19]:    114329    136666    118075    120647    122239    123040    123407    124009    124442    125633    128126    127328    121815    132037    134578    135387 
dram[20]:    135723    135981    117759    120890    119528    117950    122815    124023    123911    125452    126021    127297    127113    131600    134130    114505 
dram[21]:    135848    136061    117833    120907    119256    117801    122774    123805    123793    125307    125882    127577    129808    131458    133925    122130 
dram[22]:    135737    135979    117536    120576    120616    118115    123768    123450    124970    125331    126496    126827    130237    131150    114913    126700 
dram[23]:    135691    136560    120445    121654    121326    117878    123701    122883    124504    125079    127571    126537    130145    130909    122268    134392 
dram[24]:    114743    135808    120233    121601    122492    117762    123500    123127    124580    125513    126388    126500    130160    131232    126592    114354 
dram[25]:    114071    114542    116993    120646    122396    118465    123589    123512    124973    126817    126488    127342    130214    131694    134591    121509 
dram[26]:    113979    114898    116767    121253    122030    123492    122822    124512    124946    126597    126548    128009    131758    115207    135718    125347 
dram[27]:    114305    137982    112497    120468    122173    122992    123386    123900    124205    126835    127172    127516    131735    119758    135683    131767 
dram[28]:    114184    113892    111395    118653    123812    122307    124469    124026    125263    126452    128657    128603    127835    123970    114062    135156 
dram[29]:    114281    114955    111427    120018    123838    123198    125315    124154    125422    126248    128687    128641    127890    130891    119233    135442 
dram[30]:    114361    115820    112931    122028    117609    117748    124526    124414    124033    125854    126803    127002    129920    131773    124134    114510 
dram[31]:    115227    135558    113130    121958    117877    117265    124483    124749    124299    125420    126569    126837    127897    131783    131616    116194 
average row accesses per activate:
dram[0]: 21.161404 20.324022 18.617348 19.365854 19.386244 17.283018 20.287292 15.855319 19.460733 17.924528 19.163366 16.297071 14.597015 16.131687 12.647975 10.874346 
dram[1]: 20.821306 19.872929 17.514423 18.042402 18.348484 18.158417 20.620111 18.118227 19.798943 20.983240 19.871134 18.204762 17.605505 19.497461 10.124378 11.096256 
dram[2]: 18.494661 19.765028 17.032711 17.169291 16.981482 18.173267 21.283237 18.270000 19.020409 21.382856 19.692308 20.333334 17.700460 18.584541 11.048649 10.225806 
dram[3]: 24.040178 19.988890 16.557077 17.290802 15.559829 17.023365 19.708109 16.595455 19.139175 20.921349 19.598986 18.871286 14.062044 18.071091  9.902439 10.144608 
dram[4]: 22.832001 19.247313 17.743843 15.918768 16.688372 16.607306 21.245613 17.497585 19.025774 18.938776 19.813471 17.671362 15.483871 15.912500 11.770349 10.946524 
dram[5]: 23.759825 18.458763 18.115578 17.571428 16.730232 17.094788 19.792349 17.388350 20.723164 19.223959 18.485437 18.884422 18.028170 18.502415  9.801932 10.346835 
dram[6]: 22.475983 20.531429 17.421053 18.678787 16.646790 17.589373 21.382353 18.272728 19.041237 19.951872 19.240000 18.805969 17.884260 17.328829 11.178082 10.570333 
dram[7]: 20.603773 19.900000 17.660194 19.639534 17.150944 18.014778 20.625000 18.154228 19.940861 19.680628 20.569893 19.238579 15.456000 16.747826 10.352041  9.800000 
dram[8]: 20.304794 20.145252 17.643902 19.751534 16.211712 17.921568 22.165644 17.430622 18.903061 19.712042 20.661291 19.572165 17.026548 15.156863 11.439775 11.484764 
dram[9]: 20.566309 20.787355 17.255924 23.976261 16.358744 18.270000 22.987421 19.457447 18.846939 20.568306 18.466667 18.955446 16.132780 18.323809  9.418982 12.652439 
dram[10]: 22.690971 18.355330 16.574661 24.140673 16.008772 15.378151 20.181318 17.169014 17.956730 18.408867 17.897675 18.103773 16.004116 18.366667 11.426184 10.452261 
dram[11]: 23.253731 18.070000 16.084070 17.718750 16.414415 16.430492 18.897436 17.117371 17.361111 19.564766 17.864487 18.731707 13.550523 18.056074 10.618182 10.312808 
dram[12]: 21.801916 18.211056 17.023474 16.623854 15.735930 18.938145 17.319048 17.690821 16.118422 16.200872 15.557377 18.152382 15.642277 13.843416 10.884409 10.601522 
dram[13]: 22.003389 18.671795 18.074627 17.018518 15.787879 18.678572 18.396984 18.658163 16.733946 16.849316 16.075949 18.746342 15.285714 17.488789 10.527273 11.469613 
dram[14]: 24.352381 20.959538 19.195766 19.505320 17.028170 20.430168 19.636364 20.270718 19.202072 19.397905 17.575342 20.005209 16.904348 18.645933 10.765171 10.639386 
dram[15]: 22.528358 20.488764 20.011049 19.257895 17.009346 19.661291 18.452261 20.553072 19.397905 19.544973 17.242153 18.995050 14.768061 18.583733 10.134664 11.789773 
dram[16]: 17.655949 20.500000 19.895605 19.041451 17.309525 18.968912 18.268656 19.242105 18.197044 19.924324 16.986725 18.762377 15.183594 16.583691 12.097633 10.430731 
dram[17]: 19.785715 20.615820 21.118343 18.804123 19.629032 20.392265 17.009216 20.043957 20.453552 18.106796 17.795349 19.835052 15.617530 18.073732 11.449153 12.425150 
dram[18]: 19.063492 21.570589 18.873016 18.742268 18.670103 19.098446 16.299107 20.170330 20.331522 18.974489 17.538813 19.798969 15.798388 17.269911 10.887400 10.131068 
dram[19]: 19.170214 21.242775 17.347826 18.507692 17.408653 17.848780 16.048035 18.472363 17.942308 17.641510 19.070000 18.198112 14.950000 16.705128 10.544271 11.175202 
dram[20]: 20.140450 20.680000 18.668394 18.910526 16.596331 18.328283 15.438298 18.578680 17.803827 16.963133 19.177666 21.805714 16.209206 15.034883 10.624672 10.033816 
dram[21]: 20.670521 21.011560 18.968422 18.216080 17.301435 18.464285 15.404255 19.308510 19.270834 18.427135 19.190954 20.031414 16.587982 16.856522 10.914209 12.146199 
dram[22]: 21.602409 21.526627 17.806931 18.291458 17.117924 19.292553 16.253334 18.844559 18.751268 18.417910 18.375000 20.010363 17.154184 15.143969 10.202500  9.847059 
dram[23]: 22.475000 21.625000 19.835165 18.515306 17.871922 18.911459 16.675798 20.576271 17.077982 18.727272 19.474489 19.835052 14.855514 14.146954 11.909357 11.416894 
dram[24]: 20.953489 20.982759 19.133690 18.024630 17.406698 19.358290 16.770641 19.253969 18.381187 19.505262 19.284264 20.370371 16.443037 14.583026 13.012779 11.114058 
dram[25]: 20.127777 20.277779 18.075377 18.604061 16.907408 19.508022 17.528847 19.647058 18.156862 18.713568 20.374332 19.815384 19.019512 14.678967 10.933333 13.084375 
dram[26]: 18.551546 19.484043 17.604877 17.844660 15.907895 18.400000 16.351110 18.583755 17.557142 16.134199 18.238094 18.226416 17.821918 14.470803  9.753589 11.050000 
dram[27]: 18.541237 18.049261 18.864079 17.200935 15.820961 18.629442 16.640909 19.057291 17.561905 16.904978 17.845795 18.046947 15.523809 15.258687 10.627604 11.133333 
dram[28]: 17.831684 18.527918 17.452381 16.972221 16.484163 17.201878 15.614407 17.153488 16.772322 16.707964 17.324324 17.255606 14.516854 12.115853 10.422392 11.000000 
dram[29]: 17.855721 18.906736 17.502995 16.986046 16.509008 18.320000 15.057143 18.267326 16.281385 15.957447 17.447964 17.669725 17.423424 12.146789 10.550129 11.045093 
dram[30]: 18.848959 19.010309 20.484497 16.736364 16.386667 19.052084 14.584980 17.641148 18.455883 18.844999 18.341232 18.367924 18.414286 14.534546 10.693717 11.026316 
dram[31]: 18.793814 19.065327 21.221804 17.123854 17.009260 17.478470 15.118853 18.303482 18.754999 18.478048 17.477272 16.283951 19.053921 12.180181 10.352645 10.551980 
average row locality = 2008178/120212 = 16.705303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2560      2560      2560      2560      2560      2560      2560      2560      2592      2608      2688      2688      2672      2672      2624      2624 
dram[1]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[2]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[3]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[4]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[5]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[6]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[7]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[8]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[9]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[10]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[11]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[12]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[13]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[14]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[15]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[16]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[17]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[18]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[19]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[20]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[21]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2672      2624      2624 
dram[22]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2666      2624      2624 
dram[23]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[24]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[25]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[26]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[27]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2682      2688      2672      2664      2624      2624 
dram[28]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[29]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[30]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2624 
dram[31]:      2560      2560      2560      2560      2560      2560      2560      2560      2608      2608      2688      2688      2672      2664      2624      2620 
total dram reads = 1333144
bank skew: 2688/2560 = 1.05
chip skew: 41664/41648 = 1.00
number of total write accesses:
dram[0]:     13884      4312      4356      8816      4416      4416      4448      4664      4500      4768      4732      4828      4960      4992      5744      6120 
dram[1]:     13996      4148      4332     10184      4292      4432      4524      4472      4536      4592      4668      4540      4664      4676      5784      6104 
dram[2]:     10548      4228      4340      7204      4432      4444      4488      4376      4480      4536      4608      4620      4676      4700      5856      5988 
dram[3]:     11300      4152      4264     13068      4324      4332      4344      4364      4420      4464      4692      4496      4724      4564      5744      6060 
dram[4]:     12592      4080      4168     12492      4112      4308      4292      4248      4332      4416      4544      4304      4672      4588      5700      5880 
dram[5]:     11524      4084      4180     15836      4148      4188      4248      4088      4240      4332      4480      4280      4672      4632      5736      5852 
dram[6]:     10348      4132      4324     14416      4276      4324      4300      4232      4344      4492      4640      4368      4764      4700      5824      6036 
dram[7]:      7232      4088      4312     16784      4304      4388      4280      4356      4404      4604      4552      4408      4768      4720      5736      5968 
dram[8]:     13476      4184      4228     15516      4156      4384      4212      4332      4388      4628      4620      4436      4704      4772      5840      6088 
dram[9]:     12712      4228      4324     22080      4352      4376      4380      4392      4344      4624      4760      4564      4864      4704      5780      6104 
dram[10]:     15900      4224      4412     21336      4360      4400      4452      4388      4508      4516      4640      4600      4868      4740      5912      6144 
dram[11]:     14688      4216      4300     12440      4336      4416      4500      4344      4568      4672      4540      4608      4868      4768      5856      6252 
dram[12]:     17056      4256      4264      4256      4300      4456      4308      4408      4268      4408      4432      4496      4704      4872      5700      6212 
dram[13]:     15724      4324      4292      4464      4348      4404      4404      4388      4160      4328      4488      4620      4720      4912      5716      6112 
dram[14]:     20444      4264      4272      4428      4268      4388      4448      4436      4392      4388      4644      4612      4864      4900      5824      6144 
dram[15]:     19948      4348      4248      4396      4320      4388      4448      4476      4388      4344      4628      4596      4848      4848      5760      6104 
dram[16]:     11724      4356      4244      4460      4300      4404      4448      4384      4344      4312      4604      4408      4860      4768      5860      6068 
dram[17]:      4164      4356      4036      4352      4364      4524      4524      4352      4540      4488      4552      4640      4992      5000      5716      6104 
dram[18]:      4172      4428      4028      4304      4248      4504      4364      4444      4532      4444      4612      4612      4984      4924      5748      6200 
dram[19]:      4176      4460      4124      4196      4244      4396      4460      4464      4496      4528      4504      4680      4860      4948      5700      6088 
dram[20]:      4100      4236      4172      4132      4232      4276      4272      4400      4452      4292      4360      4512      4808      4828      5696      6120 
dram[21]:      4064      4300      4176      4260      4224      4236      4240      4280      4368      4236      4524      4552      4772      4820      5788      6120 
dram[22]:      4104      4312      4148      4320      4276      4268      4388      4308      4344      4376      4536      4696      4888      4904      5828      6244 
dram[23]:      4144      4292      4200      4276      4272      4284      4368      4328      4460      4400      4516      4640      4940      5132      5796      6264 
dram[24]:      4176      4364      4072      4396      4312      4240      4384      4316      4420      4392      4444      4648      4900      5152      5796      6264 
dram[25]:      4252      4360      4148      4420      4368      4352      4344      4456      4384      4464      4488      4704      4908      5256      5904      6252 
dram[26]:      4156      4412      4196      4464      4268      4480      4476      4404      4316      4476      4568      4704      4924      5204      5812      6300 
dram[27]:      4148      4416     13076      4484      4252      4440      4404      4396      4320      4512      4548      4624      4960      5152      5828      6204 
dram[28]:      4168      4360     13216      4424      4332      4416      4500      4512      4596      4672      4632      4640      4816      5240      5888      6268 
dram[29]:      4116      4356     13144      4368      4420      4416      4516      4520      4612      4568      4672      4656      4784      5232      5920      6160 
dram[30]:      4236      4512     10900      4488      4508      4392      4520      4508      4628      4644      4728      4824      4780      5332      5844      6264 
dram[31]:      4344      4936     12340      4692      4456      4372      4516      4476      4572      4720      4628      5076      4858      5568      5944      6572 
total dram writes = 2700134
bank skew: 22080/4028 = 5.48
chip skew: 103400/72888 = 1.42
average mf latency per bank:
dram[0]:       6135      9408      1281      3440      1171      1218      1181      1178      1159      1144      1185      1159      1129      1177      1144      1126
dram[1]:       6238      9090      1200      2691      1177      1119      1132      1150      1098      1133      1081      1087      1087      1111      1017      1015
dram[2]:       6998      8648      1197      3224      1155      1047      1148      1072      1133      1048      1128      1015      1118      1051      1003       978
dram[3]:       6390      9072      1243      2600      1196      1140      1204      1128      1157      1086      1157      1054      1135      1122      1097      1002
dram[4]:       5941      9263      1281      2809      1237      1205      1155      1217      1117      1164      1129      1114      1133      1166      1114      1060
dram[5]:       6274      9326      1261      2508      1222      1208      1159      1210      1113      1150      1103      1103      1091      1145      1061      1072
dram[6]:       6523      9502      1200      2591      1163      1193      1135      1209      1099      1149      1091      1117      1062      1138      1057      1066
dram[7]:       8431      9495      1206      2438      1169      1144      1177      1138      1137      1096      1154      1070      1118      1084      1095      1018
dram[8]:       5688      9473      1222      2671      1191      1153      1166      1155      1124      1120      1127      1088      1123      1108      1059      1024
dram[9]:       6095      9757      1284      2773      1204      1181      1168      1165      1106      1092      1076      1057      1074      1106      1116      1052
dram[10]:       5246      9897      1245      2887      1187      1218      1142      1185      1101      1121      1118      1059      1072      1125      1092      1039
dram[11]:       5598      8978      1259       979      1198      1178      1134      1167      1066      1096      1117      1072      1082      1087      1063       999
dram[12]:       5239      8602      1222      1128      1161      1060      1114      1088      1099      1079      1087      1038      1115      1051      1068       990
dram[13]:       5319      8649      1201      1148      1119      1112      1082      1133      1106      1110      1069      1029      1103      1036      1066      1022
dram[14]:       4810      8751      1263      1197      1196      1147      1122      1143      1097      1110      1087      1027      1123      1055      1113      1036
dram[15]:       4920      8666      1274      1184      1185      1148      1108      1162      1078      1141      1076      1046      1109      1068      1090      1029
dram[16]:       4576      8612      1246      1117      1154      1103      1107      1165      1090      1145      1058      1081      1070      1064      1060      1029
dram[17]:       8973      8691      1244      1133      1128      1068      1091      1150      1053      1142      1045      1091      1053      1031      1010       981
dram[18]:       9015      8607      1239      1112      1149      1077      1108      1146      1043      1158      1035      1091      1073      1038      1012       967
dram[19]:       9111      8484      1261      1169      1200      1113      1139      1129      1103      1120      1123      1085      1142      1079      1056      1042
dram[20]:       9038      8671      1217      1185      1198      1127      1155      1136      1097      1149      1112      1062      1137      1091      1081      1024
dram[21]:       9133      8641      1208      1183      1205      1145      1193      1168      1122      1162      1081      1061      1133      1097      1079      1028
dram[22]:       9009      8632      1236      1124      1185      1124      1131      1172      1075      1153      1042      1060      1090      1086      1034      1015
dram[23]:       9095      8730      1245      1146      1206      1127      1168      1174      1109      1179      1091      1098      1103      1089      1056      1018
dram[24]:       8950      8726      1236      1164      1171      1157      1127      1184      1098      1177      1080      1102      1087      1093      1049      1031
dram[25]:       8993      8819      1318      1221      1234      1167      1188      1179      1102      1141      1086      1090      1095      1084      1091      1079
dram[26]:       8967      8699      1260      1183      1232      1119      1168      1159      1118      1123      1086      1079      1089      1062      1096      1028
dram[27]:       9351      8591      3506      1160      1236      1119      1170      1144      1127      1107      1104      1072      1090      1079      1088      1015
dram[28]:       9444      8812      3715      1229      1196      1142      1157      1110      1116      1070      1144      1110      1119      1051      1049      1025
dram[29]:       9398      8769      2912      1226      1165      1114      1142      1089      1112      1076      1126      1086      1104      1011      1049      1051
dram[30]:       9407      8732      3049      1275      1195      1162      1233      1132      1187      1089      1159      1130      1186      1063      1135      1127
dram[31]:       9215      8741      2778      1307      1205      1200      1203      1187      1157      1165      1129      1182      1126      1103      1100      1180
maximum mf latency per bank:
dram[0]:       8086      7634     10216      9924     10275     10280     10292     10302     10307     10352     10311     10313      8381      8357      8690      8627
dram[1]:       8156      7283      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9149      9589      9079      8747
dram[2]:       7265      7544     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9721      9602      9784      9483
dram[3]:       7583      7315     10227     10231     10250     10256     10276     10331     10279     10282      9597      9706      9712      9720      9879      9619
dram[4]:       9152      9159     10099     10103     10243     10128     10258     10269     10291     10350     10304     10287      9508      9789      6491      7690
dram[5]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10359     10328     10312      8708      8867      6709      7471
dram[6]:       7976      7833     10281     10285     10296     10302     10316     10358     10313     10371     10321     10316      8810      9086      7676      7848
dram[7]:       7699      7703      9411      9409     10276     10282     10292     10301     10310     10361     10313     10316      9691      9811      7626      7823
dram[8]:       8621      8628      9283      9287      9595      9312     10020      9690     10155      9946     10151     10134     10057     10188      7212      7696
dram[9]:       8923      8927     10277     10275     10295     10297     10321     10354     10306     10308     10020      9830      7217      7212      8901      8902
dram[10]:       8786      8791     10283     10284     10299     10306     10317     10358     10305     10306     10130      9945      7520      7501      8763      8765
dram[11]:       7964      7968     10282     10283     10298     10305     10315     10359     10304     10305     10231      9947      7814      8178      8090      7617
dram[12]:       7898      7905     10286     10287     10300     10307     10335     10372     10310     10397     10314     10316      9094      8210      9024      8358
dram[13]:       8387      8391      9589     10143     10273     10276     10290     10296     10310     10349     10314     10315      9114      8335      8929      8459
dram[14]:       8255      8259      9702     10161     10276     10281     10293     10303     10308     10353     10312     10314      9017      8432      8991      8551
dram[15]:       7912      7883      9811     10188     10273     10276     10290     10296     10310     10349     10313     10315      9255      8559      9161      8658
dram[16]:       7458      7888      9924     10218     10275     10280     10292     10302     10307     10352     10312     10313      8714      8394      9078      8345
dram[17]:       7349      7891      9962      9961     10281     10284     10301     10304     10316     10367     10322     10319      9092      9626      9039      8532
dram[18]:       7429      7894     10102     10103     10124     10128     10160     10204     10140     10143      9732      9771      9699      9663      9753      9365
dram[19]:       7785      7896     10227     10231     10250     10256     10276     10331     10279     10282      9711      9857      9935      9786     10006      9523
dram[20]:       9152      9159     10099     10103     10243     10128     10258     10269     10291     10350     10304     10287      9388      9767      6563      6985
dram[21]:       9026      9030     10276     10275     10295     10296     10323     10353     10306     10359     10328     10312      8603      9060      6715      6454
dram[22]:       7826      7933     10281     10285     10296     10302     10316     10357     10313     10371     10321     10316      8697      9341      7863      7493
dram[23]:       7850      7905      9411      9409     10276     10282     10292     10301     10310     10361     10313     10316      9564      9879      7971      7644
dram[24]:       8621      8628      9283      9287      9976      9312     10116      9692     10180      9918     10177     10151      9785     10173      7236      7068
dram[25]:       8923      8927     10277     10275     10295     10297     10321     10354     10306     10308     10040      9826      7090      7113      8901      8902
dram[26]:       8786      8790     10283     10284     10299     10306     10317     10358     10305     10306     10102      9906      7780      7274      8763      8765
dram[27]:       7964      7968     10282     10283     10298     10305     10315     10359     10304     10305     10193      9985      7809      8249      8044      7495
dram[28]:       7284      7915     10280     10284     10295     10302     10326     10372     10319     10354     10311     10314      8291      8830      8482      8745
dram[29]:       8387      8391      9589     10175     10274     10276     10292     10296     10308     10344     10309     10312      8432      9046      8539      8970
dram[30]:       8255      8442      9702     10212     10276     10280     10291     10297     10307     10345     10308     10311      8513      8818      8732      8984
dram[31]:       7590      9459      9811     10224     10273     10274     10290     10294     10306     10342     10308     10311      8605      9022      8817      9124
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=638476 n_act=3781 n_pre=3765 n_ref_event=0 n_req=64137 n_rd=41648 n_rd_L2_A=0 n_write=0 n_wr_bk=89956 bw_util=0.1701
n_activity=257089 dram_eff=0.5119
bk0: 2560a 729224i bk1: 2560a 749156i bk2: 2560a 748935i bk3: 2560a 739722i bk4: 2560a 748620i bk5: 2560a 748085i bk6: 2560a 750760i bk7: 2560a 746841i bk8: 2592a 750995i bk9: 2608a 746617i bk10: 2688a 749125i bk11: 2688a 746174i bk12: 2672a 746273i bk13: 2672a 745250i bk14: 2624a 740661i bk15: 2624a 738422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941048
Row_Buffer_Locality_read = 0.968786
Row_Buffer_Locality_write = 0.889679
Bank_Level_Parallism = 2.368884
Bank_Level_Parallism_Col = 2.184209
Bank_Level_Parallism_Ready = 1.486991
write_to_read_ratio_blp_rw_average = 0.611183
GrpLevelPara = 1.837862 

BW Util details:
bwutil = 0.170107 
total_CMD = 773654 
util_bw = 131604 
Wasted_Col = 74688 
Wasted_Row = 12267 
Idle = 555095 

BW Util Bottlenecks: 
RCDc_limit = 8160 
RCDWRc_limit = 10389 
WTRc_limit = 18315 
RTWc_limit = 26304 
CCDLc_limit = 55344 
rwq = 0 
CCDLc_limit_alone = 51349 
WTRc_limit_alone = 15822 
RTWc_limit_alone = 24802 

Commands details: 
total_CMD = 773654 
n_nop = 638476 
Read = 41648 
Write = 0 
L2_Alloc = 0 
L2_WB = 89956 
n_act = 3781 
n_pre = 3765 
n_ref = 0 
n_req = 64137 
total_req = 131604 

Dual Bus Interface Util: 
issued_total_row = 7546 
issued_total_col = 131604 
Row_Bus_Util =  0.009754 
CoL_Bus_Util = 0.170107 
Either_Row_CoL_Bus_Util = 0.174727 
Issued_on_Two_Bus_Simul_Util = 0.005134 
issued_two_Eff = 0.029383 
queue_avg = 2.252246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.25225
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=638438 n_act=3708 n_pre=3692 n_ref_event=0 n_req=64150 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=89944 bw_util=0.1701
n_activity=259379 dram_eff=0.5074
bk0: 2560a 730746i bk1: 2560a 749790i bk2: 2560a 749900i bk3: 2560a 736361i bk4: 2560a 750319i bk5: 2560a 749460i bk6: 2560a 750539i bk7: 2560a 748603i bk8: 2608a 750086i bk9: 2608a 747204i bk10: 2688a 749538i bk11: 2688a 748063i bk12: 2672a 749471i bk13: 2672a 748659i bk14: 2624a 739230i bk15: 2624a 738107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942198
Row_Buffer_Locality_read = 0.969782
Row_Buffer_Locality_write = 0.891088
Bank_Level_Parallism = 2.301347
Bank_Level_Parallism_Col = 2.128792
Bank_Level_Parallism_Ready = 1.473581
write_to_read_ratio_blp_rw_average = 0.616299
GrpLevelPara = 1.806524 

BW Util details:
bwutil = 0.170112 
total_CMD = 773654 
util_bw = 131608 
Wasted_Col = 75848 
Wasted_Row = 12649 
Idle = 553549 

BW Util Bottlenecks: 
RCDc_limit = 8588 
RCDWRc_limit = 10275 
WTRc_limit = 17072 
RTWc_limit = 25459 
CCDLc_limit = 56199 
rwq = 0 
CCDLc_limit_alone = 52379 
WTRc_limit_alone = 14673 
RTWc_limit_alone = 24038 

Commands details: 
total_CMD = 773654 
n_nop = 638438 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 89944 
n_act = 3708 
n_pre = 3692 
n_ref = 0 
n_req = 64150 
total_req = 131608 

Dual Bus Interface Util: 
issued_total_row = 7400 
issued_total_col = 131608 
Row_Bus_Util =  0.009565 
CoL_Bus_Util = 0.170112 
Either_Row_CoL_Bus_Util = 0.174776 
Issued_on_Two_Bus_Simul_Util = 0.004901 
issued_two_Eff = 0.028044 
queue_avg = 2.001415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00142
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=644929 n_act=3675 n_pre=3659 n_ref_event=0 n_req=62545 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=83524 bw_util=0.1618
n_activity=244555 dram_eff=0.5119
bk0: 2560a 735504i bk1: 2560a 749104i bk2: 2560a 748906i bk3: 2560a 742165i bk4: 2560a 749055i bk5: 2560a 748520i bk6: 2560a 751775i bk7: 2560a 750219i bk8: 2608a 750198i bk9: 2608a 749527i bk10: 2688a 749628i bk11: 2688a 748574i bk12: 2672a 749127i bk13: 2672a 748132i bk14: 2624a 740566i bk15: 2624a 736945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941242
Row_Buffer_Locality_read = 0.970166
Row_Buffer_Locality_write = 0.883530
Bank_Level_Parallism = 2.386795
Bank_Level_Parallism_Col = 2.209925
Bank_Level_Parallism_Ready = 1.505536
write_to_read_ratio_blp_rw_average = 0.593207
GrpLevelPara = 1.853309 

BW Util details:
bwutil = 0.161814 
total_CMD = 773654 
util_bw = 125188 
Wasted_Col = 69003 
Wasted_Row = 12389 
Idle = 567074 

BW Util Bottlenecks: 
RCDc_limit = 8176 
RCDWRc_limit = 9896 
WTRc_limit = 16809 
RTWc_limit = 23187 
CCDLc_limit = 51136 
rwq = 0 
CCDLc_limit_alone = 47264 
WTRc_limit_alone = 14190 
RTWc_limit_alone = 21934 

Commands details: 
total_CMD = 773654 
n_nop = 644929 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 83524 
n_act = 3675 
n_pre = 3659 
n_ref = 0 
n_req = 62545 
total_req = 125188 

Dual Bus Interface Util: 
issued_total_row = 7334 
issued_total_col = 125188 
Row_Bus_Util =  0.009480 
CoL_Bus_Util = 0.161814 
Either_Row_CoL_Bus_Util = 0.166386 
Issued_on_Two_Bus_Simul_Util = 0.004908 
issued_two_Eff = 0.029497 
queue_avg = 2.010214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01021
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=638713 n_act=3887 n_pre=3871 n_ref_event=0 n_req=63992 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=89312 bw_util=0.1693
n_activity=259718 dram_eff=0.5043
bk0: 2560a 736114i bk1: 2560a 749980i bk2: 2560a 749497i bk3: 2560a 728187i bk4: 2560a 750115i bk5: 2560a 748309i bk6: 2560a 752149i bk7: 2560a 749034i bk8: 2608a 750783i bk9: 2608a 749527i bk10: 2688a 750382i bk11: 2688a 749704i bk12: 2672a 748034i bk13: 2672a 748200i bk14: 2624a 739468i bk15: 2624a 736974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939258
Row_Buffer_Locality_read = 0.966086
Row_Buffer_Locality_write = 0.889197
Bank_Level_Parallism = 2.273356
Bank_Level_Parallism_Col = 2.105588
Bank_Level_Parallism_Ready = 1.476507
write_to_read_ratio_blp_rw_average = 0.618517
GrpLevelPara = 1.800535 

BW Util details:
bwutil = 0.169295 
total_CMD = 773654 
util_bw = 130976 
Wasted_Col = 77615 
Wasted_Row = 13987 
Idle = 551076 

BW Util Bottlenecks: 
RCDc_limit = 9892 
RCDWRc_limit = 10721 
WTRc_limit = 16960 
RTWc_limit = 24857 
CCDLc_limit = 56424 
rwq = 0 
CCDLc_limit_alone = 52491 
WTRc_limit_alone = 14519 
RTWc_limit_alone = 23365 

Commands details: 
total_CMD = 773654 
n_nop = 638713 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 89312 
n_act = 3887 
n_pre = 3871 
n_ref = 0 
n_req = 63992 
total_req = 130976 

Dual Bus Interface Util: 
issued_total_row = 7758 
issued_total_col = 130976 
Row_Bus_Util =  0.010028 
CoL_Bus_Util = 0.169295 
Either_Row_CoL_Bus_Util = 0.174420 
Issued_on_Two_Bus_Simul_Util = 0.004903 
issued_two_Eff = 0.028109 
queue_avg = 2.172556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17256
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=639567 n_act=3810 n_pre=3794 n_ref_event=0 n_req=63846 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=88728 bw_util=0.1685
n_activity=254613 dram_eff=0.5121
bk0: 2560a 732789i bk1: 2560a 750225i bk2: 2560a 750794i bk3: 2560a 729489i bk4: 2560a 751008i bk5: 2560a 749896i bk6: 2560a 751858i bk7: 2560a 749195i bk8: 2608a 749723i bk9: 2608a 749595i bk10: 2688a 750535i bk11: 2688a 750426i bk12: 2672a 748731i bk13: 2672a 747411i bk14: 2624a 741203i bk15: 2624a 738425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940325
Row_Buffer_Locality_read = 0.965462
Row_Buffer_Locality_write = 0.893112
Bank_Level_Parallism = 2.277305
Bank_Level_Parallism_Col = 2.091280
Bank_Level_Parallism_Ready = 1.454368
write_to_read_ratio_blp_rw_average = 0.617052
GrpLevelPara = 1.790785 

BW Util details:
bwutil = 0.168540 
total_CMD = 773654 
util_bw = 130392 
Wasted_Col = 77509 
Wasted_Row = 12099 
Idle = 553654 

BW Util Bottlenecks: 
RCDc_limit = 9175 
RCDWRc_limit = 10208 
WTRc_limit = 17838 
RTWc_limit = 25029 
CCDLc_limit = 56157 
rwq = 0 
CCDLc_limit_alone = 52240 
WTRc_limit_alone = 15321 
RTWc_limit_alone = 23629 

Commands details: 
total_CMD = 773654 
n_nop = 639567 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 88728 
n_act = 3810 
n_pre = 3794 
n_ref = 0 
n_req = 63846 
total_req = 130392 

Dual Bus Interface Util: 
issued_total_row = 7604 
issued_total_col = 130392 
Row_Bus_Util =  0.009829 
CoL_Bus_Util = 0.168540 
Either_Row_CoL_Bus_Util = 0.173316 
Issued_on_Two_Bus_Simul_Util = 0.005053 
issued_two_Eff = 0.029153 
queue_avg = 2.066678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06668
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=637646 n_act=3811 n_pre=3795 n_ref_event=0 n_req=64294 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=90520 bw_util=0.1709
n_activity=263810 dram_eff=0.5011
bk0: 2560a 736402i bk1: 2560a 750508i bk2: 2560a 750950i bk3: 2560a 723654i bk4: 2560a 750418i bk5: 2560a 749598i bk6: 2560a 753020i bk7: 2560a 750578i bk8: 2608a 751193i bk9: 2608a 749985i bk10: 2688a 751277i bk11: 2688a 751213i bk12: 2672a 749635i bk13: 2672a 747769i bk14: 2624a 739146i bk15: 2624a 737670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940725
Row_Buffer_Locality_read = 0.965870
Row_Buffer_Locality_write = 0.894432
Bank_Level_Parallism = 2.210563
Bank_Level_Parallism_Col = 2.036567
Bank_Level_Parallism_Ready = 1.430756
write_to_read_ratio_blp_rw_average = 0.620613
GrpLevelPara = 1.753310 

BW Util details:
bwutil = 0.170857 
total_CMD = 773654 
util_bw = 132184 
Wasted_Col = 80783 
Wasted_Row = 13103 
Idle = 547584 

BW Util Bottlenecks: 
RCDc_limit = 9444 
RCDWRc_limit = 10687 
WTRc_limit = 18058 
RTWc_limit = 26154 
CCDLc_limit = 58939 
rwq = 0 
CCDLc_limit_alone = 55032 
WTRc_limit_alone = 15621 
RTWc_limit_alone = 24684 

Commands details: 
total_CMD = 773654 
n_nop = 637646 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 90520 
n_act = 3811 
n_pre = 3795 
n_ref = 0 
n_req = 64294 
total_req = 132184 

Dual Bus Interface Util: 
issued_total_row = 7606 
issued_total_col = 132184 
Row_Bus_Util =  0.009831 
CoL_Bus_Util = 0.170857 
Either_Row_CoL_Bus_Util = 0.175800 
Issued_on_Two_Bus_Simul_Util = 0.004888 
issued_two_Eff = 0.027807 
queue_avg = 1.996915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99691
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=638854 n_act=3712 n_pre=3696 n_ref_event=0 n_req=64044 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=89520 bw_util=0.1696
n_activity=256835 dram_eff=0.5108
bk0: 2560a 737371i bk1: 2560a 749655i bk2: 2560a 749586i bk3: 2560a 728254i bk4: 2560a 749966i bk5: 2560a 749307i bk6: 2560a 752640i bk7: 2560a 749736i bk8: 2608a 750353i bk9: 2608a 749752i bk10: 2688a 749623i bk11: 2688a 750022i bk12: 2672a 748020i bk13: 2672a 747605i bk14: 2624a 740611i bk15: 2624a 738302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942040
Row_Buffer_Locality_read = 0.968270
Row_Buffer_Locality_write = 0.893208
Bank_Level_Parallism = 2.284818
Bank_Level_Parallism_Col = 2.109088
Bank_Level_Parallism_Ready = 1.473160
write_to_read_ratio_blp_rw_average = 0.624845
GrpLevelPara = 1.800871 

BW Util details:
bwutil = 0.169564 
total_CMD = 773654 
util_bw = 131184 
Wasted_Col = 76257 
Wasted_Row = 12141 
Idle = 554072 

BW Util Bottlenecks: 
RCDc_limit = 8743 
RCDWRc_limit = 10140 
WTRc_limit = 16581 
RTWc_limit = 25653 
CCDLc_limit = 55710 
rwq = 0 
CCDLc_limit_alone = 52004 
WTRc_limit_alone = 14300 
RTWc_limit_alone = 24228 

Commands details: 
total_CMD = 773654 
n_nop = 638854 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 89520 
n_act = 3712 
n_pre = 3696 
n_ref = 0 
n_req = 64044 
total_req = 131184 

Dual Bus Interface Util: 
issued_total_row = 7408 
issued_total_col = 131184 
Row_Bus_Util =  0.009575 
CoL_Bus_Util = 0.169564 
Either_Row_CoL_Bus_Util = 0.174238 
Issued_on_Two_Bus_Simul_Util = 0.004901 
issued_two_Eff = 0.028131 
queue_avg = 2.062793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06279
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=639354 n_act=3786 n_pre=3770 n_ref_event=0 n_req=63890 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=88904 bw_util=0.1688
n_activity=261651 dram_eff=0.499
bk0: 2560a 744747i bk1: 2560a 749548i bk2: 2560a 749842i bk3: 2560a 722524i bk4: 2560a 750171i bk5: 2560a 748765i bk6: 2560a 751664i bk7: 2560a 749750i bk8: 2608a 751089i bk9: 2608a 748378i bk10: 2688a 751238i bk11: 2688a 750077i bk12: 2672a 748168i bk13: 2672a 747279i bk14: 2624a 740373i bk15: 2624a 737307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940742
Row_Buffer_Locality_read = 0.967406
Row_Buffer_Locality_write = 0.890759
Bank_Level_Parallism = 2.256598
Bank_Level_Parallism_Col = 2.081848
Bank_Level_Parallism_Ready = 1.456207
write_to_read_ratio_blp_rw_average = 0.615475
GrpLevelPara = 1.781655 

BW Util details:
bwutil = 0.168768 
total_CMD = 773654 
util_bw = 130568 
Wasted_Col = 78631 
Wasted_Row = 13009 
Idle = 551446 

BW Util Bottlenecks: 
RCDc_limit = 9275 
RCDWRc_limit = 10396 
WTRc_limit = 16785 
RTWc_limit = 25751 
CCDLc_limit = 58087 
rwq = 0 
CCDLc_limit_alone = 54241 
WTRc_limit_alone = 14443 
RTWc_limit_alone = 24247 

Commands details: 
total_CMD = 773654 
n_nop = 639354 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 88904 
n_act = 3786 
n_pre = 3770 
n_ref = 0 
n_req = 63890 
total_req = 130568 

Dual Bus Interface Util: 
issued_total_row = 7556 
issued_total_col = 130568 
Row_Bus_Util =  0.009767 
CoL_Bus_Util = 0.168768 
Either_Row_CoL_Bus_Util = 0.173592 
Issued_on_Two_Bus_Simul_Util = 0.004943 
issued_two_Eff = 0.028474 
queue_avg = 2.075059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07506
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=634314 n_act=3766 n_pre=3750 n_ref_event=0 n_req=65155 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=93964 bw_util=0.1753
n_activity=268946 dram_eff=0.5043
bk0: 2560a 729588i bk1: 2560a 750750i bk2: 2560a 748416i bk3: 2560a 724975i bk4: 2560a 750311i bk5: 2560a 748563i bk6: 2560a 752802i bk7: 2560a 748899i bk8: 2608a 749501i bk9: 2608a 748624i bk10: 2688a 750426i bk11: 2688a 749116i bk12: 2672a 748443i bk13: 2672a 746165i bk14: 2624a 741152i bk15: 2624a 738760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942199
Row_Buffer_Locality_read = 0.967166
Row_Buffer_Locality_write = 0.897918
Bank_Level_Parallism = 2.244937
Bank_Level_Parallism_Col = 2.081452
Bank_Level_Parallism_Ready = 1.451337
write_to_read_ratio_blp_rw_average = 0.625312
GrpLevelPara = 1.781942 

BW Util details:
bwutil = 0.175308 
total_CMD = 773654 
util_bw = 135628 
Wasted_Col = 81624 
Wasted_Row = 13101 
Idle = 543301 

BW Util Bottlenecks: 
RCDc_limit = 9116 
RCDWRc_limit = 10376 
WTRc_limit = 18991 
RTWc_limit = 25757 
CCDLc_limit = 60438 
rwq = 0 
CCDLc_limit_alone = 56388 
WTRc_limit_alone = 16416 
RTWc_limit_alone = 24282 

Commands details: 
total_CMD = 773654 
n_nop = 634314 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 93964 
n_act = 3766 
n_pre = 3750 
n_ref = 0 
n_req = 65155 
total_req = 135628 

Dual Bus Interface Util: 
issued_total_row = 7516 
issued_total_col = 135628 
Row_Bus_Util =  0.009715 
CoL_Bus_Util = 0.175308 
Either_Row_CoL_Bus_Util = 0.180106 
Issued_on_Two_Bus_Simul_Util = 0.004917 
issued_two_Eff = 0.027300 
queue_avg = 2.216329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.21633
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=627802 n_act=3773 n_pre=3757 n_ref_event=0 n_req=66811 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=100588 bw_util=0.1839
n_activity=279882 dram_eff=0.5083
bk0: 2560a 729438i bk1: 2560a 749852i bk2: 2560a 748857i bk3: 2560a 710552i bk4: 2560a 749198i bk5: 2560a 748363i bk6: 2560a 751767i bk7: 2560a 748668i bk8: 2608a 750749i bk9: 2608a 749115i bk10: 2688a 749755i bk11: 2688a 748329i bk12: 2672a 747748i bk13: 2672a 747692i bk14: 2624a 737509i bk15: 2624a 738470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943527
Row_Buffer_Locality_read = 0.967622
Row_Buffer_Locality_write = 0.903607
Bank_Level_Parallism = 2.242796
Bank_Level_Parallism_Col = 2.085609
Bank_Level_Parallism_Ready = 1.455614
write_to_read_ratio_blp_rw_average = 0.641643
GrpLevelPara = 1.781211 

BW Util details:
bwutil = 0.183870 
total_CMD = 773654 
util_bw = 142252 
Wasted_Col = 85155 
Wasted_Row = 13013 
Idle = 533234 

BW Util Bottlenecks: 
RCDc_limit = 8976 
RCDWRc_limit = 9862 
WTRc_limit = 19598 
RTWc_limit = 26184 
CCDLc_limit = 63314 
rwq = 0 
CCDLc_limit_alone = 59131 
WTRc_limit_alone = 16848 
RTWc_limit_alone = 24751 

Commands details: 
total_CMD = 773654 
n_nop = 627802 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 100588 
n_act = 3773 
n_pre = 3757 
n_ref = 0 
n_req = 66811 
total_req = 142252 

Dual Bus Interface Util: 
issued_total_row = 7530 
issued_total_col = 142252 
Row_Bus_Util =  0.009733 
CoL_Bus_Util = 0.183870 
Either_Row_CoL_Bus_Util = 0.188524 
Issued_on_Two_Bus_Simul_Util = 0.005080 
issued_two_Eff = 0.026945 
queue_avg = 2.246244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.24624
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=624592 n_act=3942 n_pre=3926 n_ref_event=0 n_req=67514 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=103400 bw_util=0.1875
n_activity=287955 dram_eff=0.5038
bk0: 2560a 723785i bk1: 2560a 749094i bk2: 2560a 749128i bk3: 2560a 713611i bk4: 2560a 749127i bk5: 2560a 747289i bk6: 2560a 751069i bk7: 2560a 749010i bk8: 2608a 749420i bk9: 2608a 747112i bk10: 2688a 748859i bk11: 2688a 748369i bk12: 2672a 747455i bk13: 2672a 747700i bk14: 2624a 739058i bk15: 2624a 737974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941612
Row_Buffer_Locality_read = 0.962966
Row_Buffer_Locality_write = 0.907195
Bank_Level_Parallism = 2.210220
Bank_Level_Parallism_Col = 2.055032
Bank_Level_Parallism_Ready = 1.449608
write_to_read_ratio_blp_rw_average = 0.646092
GrpLevelPara = 1.762238 

BW Util details:
bwutil = 0.187505 
total_CMD = 773654 
util_bw = 145064 
Wasted_Col = 88704 
Wasted_Row = 14134 
Idle = 525752 

BW Util Bottlenecks: 
RCDc_limit = 11137 
RCDWRc_limit = 9927 
WTRc_limit = 19170 
RTWc_limit = 28408 
CCDLc_limit = 65072 
rwq = 0 
CCDLc_limit_alone = 60789 
WTRc_limit_alone = 16372 
RTWc_limit_alone = 26923 

Commands details: 
total_CMD = 773654 
n_nop = 624592 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 103400 
n_act = 3942 
n_pre = 3926 
n_ref = 0 
n_req = 67514 
total_req = 145064 

Dual Bus Interface Util: 
issued_total_row = 7868 
issued_total_col = 145064 
Row_Bus_Util =  0.010170 
CoL_Bus_Util = 0.187505 
Either_Row_CoL_Bus_Util = 0.192673 
Issued_on_Two_Bus_Simul_Util = 0.005002 
issued_two_Eff = 0.025962 
queue_avg = 2.319090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31909
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=634585 n_act=3987 n_pre=3971 n_ref_event=0 n_req=65007 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=93372 bw_util=0.1745
n_activity=270944 dram_eff=0.4984
bk0: 2560a 728458i bk1: 2560a 749150i bk2: 2560a 749234i bk3: 2560a 730314i bk4: 2560a 749422i bk5: 2560a 748022i bk6: 2560a 751355i bk7: 2560a 749048i bk8: 2608a 749232i bk9: 2608a 747608i bk10: 2688a 748604i bk11: 2688a 749801i bk12: 2672a 746575i bk13: 2672a 746770i bk14: 2624a 739319i bk15: 2624a 735619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938668
Row_Buffer_Locality_read = 0.962990
Row_Buffer_Locality_write = 0.895258
Bank_Level_Parallism = 2.280999
Bank_Level_Parallism_Col = 2.116686
Bank_Level_Parallism_Ready = 1.471933
write_to_read_ratio_blp_rw_average = 0.616817
GrpLevelPara = 1.808288 

BW Util details:
bwutil = 0.174543 
total_CMD = 773654 
util_bw = 135036 
Wasted_Col = 80723 
Wasted_Row = 14377 
Idle = 543518 

BW Util Bottlenecks: 
RCDc_limit = 10856 
RCDWRc_limit = 10339 
WTRc_limit = 18346 
RTWc_limit = 26532 
CCDLc_limit = 57673 
rwq = 0 
CCDLc_limit_alone = 53613 
WTRc_limit_alone = 15695 
RTWc_limit_alone = 25123 

Commands details: 
total_CMD = 773654 
n_nop = 634585 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 93372 
n_act = 3987 
n_pre = 3971 
n_ref = 0 
n_req = 65007 
total_req = 135036 

Dual Bus Interface Util: 
issued_total_row = 7958 
issued_total_col = 135036 
Row_Bus_Util =  0.010286 
CoL_Bus_Util = 0.174543 
Either_Row_CoL_Bus_Util = 0.179756 
Issued_on_Two_Bus_Simul_Util = 0.005073 
issued_two_Eff = 0.028223 
queue_avg = 2.228879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.22888
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=641466 n_act=3989 n_pre=3973 n_ref_event=0 n_req=63263 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=86396 bw_util=0.1655
n_activity=258035 dram_eff=0.4963
bk0: 2560a 723492i bk1: 2560a 749627i bk2: 2560a 749672i bk3: 2560a 747956i bk4: 2560a 750139i bk5: 2560a 749610i bk6: 2560a 750340i bk7: 2560a 750667i bk8: 2608a 750492i bk9: 2608a 748963i bk10: 2688a 749727i bk11: 2688a 749391i bk12: 2672a 749492i bk13: 2672a 747120i bk14: 2624a 741686i bk15: 2624a 737734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936946
Row_Buffer_Locality_read = 0.963206
Row_Buffer_Locality_write = 0.886291
Bank_Level_Parallism = 2.241302
Bank_Level_Parallism_Col = 2.076302
Bank_Level_Parallism_Ready = 1.462924
write_to_read_ratio_blp_rw_average = 0.603233
GrpLevelPara = 1.779132 

BW Util details:
bwutil = 0.165526 
total_CMD = 773654 
util_bw = 128060 
Wasted_Col = 77642 
Wasted_Row = 15428 
Idle = 552524 

BW Util Bottlenecks: 
RCDc_limit = 11309 
RCDWRc_limit = 10612 
WTRc_limit = 16294 
RTWc_limit = 24203 
CCDLc_limit = 55253 
rwq = 0 
CCDLc_limit_alone = 51545 
WTRc_limit_alone = 13962 
RTWc_limit_alone = 22827 

Commands details: 
total_CMD = 773654 
n_nop = 641466 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 86396 
n_act = 3989 
n_pre = 3973 
n_ref = 0 
n_req = 63263 
total_req = 128060 

Dual Bus Interface Util: 
issued_total_row = 7962 
issued_total_col = 128060 
Row_Bus_Util =  0.010291 
CoL_Bus_Util = 0.165526 
Either_Row_CoL_Bus_Util = 0.170862 
Issued_on_Two_Bus_Simul_Util = 0.004956 
issued_two_Eff = 0.029004 
queue_avg = 2.032441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03244
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=642776 n_act=3830 n_pre=3814 n_ref_event=0 n_req=63015 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=85404 bw_util=0.1642
n_activity=250800 dram_eff=0.5067
bk0: 2560a 727240i bk1: 2560a 749587i bk2: 2560a 749537i bk3: 2560a 748481i bk4: 2560a 749625i bk5: 2560a 749610i bk6: 2560a 751186i bk7: 2560a 748929i bk8: 2608a 750352i bk9: 2608a 749666i bk10: 2688a 748689i bk11: 2688a 749128i bk12: 2672a 747813i bk13: 2672a 747555i bk14: 2624a 740201i bk15: 2624a 736813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939221
Row_Buffer_Locality_read = 0.965174
Row_Buffer_Locality_write = 0.888577
Bank_Level_Parallism = 2.314502
Bank_Level_Parallism_Col = 2.146983
Bank_Level_Parallism_Ready = 1.475438
write_to_read_ratio_blp_rw_average = 0.595941
GrpLevelPara = 1.822540 

BW Util details:
bwutil = 0.164244 
total_CMD = 773654 
util_bw = 127068 
Wasted_Col = 73910 
Wasted_Row = 13784 
Idle = 558892 

BW Util Bottlenecks: 
RCDc_limit = 10260 
RCDWRc_limit = 9965 
WTRc_limit = 17327 
RTWc_limit = 23530 
CCDLc_limit = 54540 
rwq = 0 
CCDLc_limit_alone = 50646 
WTRc_limit_alone = 14768 
RTWc_limit_alone = 22195 

Commands details: 
total_CMD = 773654 
n_nop = 642776 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 85404 
n_act = 3830 
n_pre = 3814 
n_ref = 0 
n_req = 63015 
total_req = 127068 

Dual Bus Interface Util: 
issued_total_row = 7644 
issued_total_col = 127068 
Row_Bus_Util =  0.009880 
CoL_Bus_Util = 0.164244 
Either_Row_CoL_Bus_Util = 0.169169 
Issued_on_Two_Bus_Simul_Util = 0.004956 
issued_two_Eff = 0.029294 
queue_avg = 2.094353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09435
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=637759 n_act=3629 n_pre=3613 n_ref_event=0 n_req=64343 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=90716 bw_util=0.1711
n_activity=261522 dram_eff=0.5062
bk0: 2560a 716823i bk1: 2560a 750553i bk2: 2560a 749055i bk3: 2560a 748243i bk4: 2560a 749478i bk5: 2560a 749167i bk6: 2560a 750787i bk7: 2560a 748925i bk8: 2608a 750886i bk9: 2608a 749035i bk10: 2688a 749837i bk11: 2688a 749394i bk12: 2672a 748042i bk13: 2672a 746499i bk14: 2624a 740506i bk15: 2624a 737248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943599
Row_Buffer_Locality_read = 0.971222
Row_Buffer_Locality_write = 0.892852
Bank_Level_Parallism = 2.281016
Bank_Level_Parallism_Col = 2.116594
Bank_Level_Parallism_Ready = 1.477821
write_to_read_ratio_blp_rw_average = 0.622647
GrpLevelPara = 1.801357 

BW Util details:
bwutil = 0.171110 
total_CMD = 773654 
util_bw = 132380 
Wasted_Col = 77680 
Wasted_Row = 12792 
Idle = 550802 

BW Util Bottlenecks: 
RCDc_limit = 7798 
RCDWRc_limit = 10315 
WTRc_limit = 18000 
RTWc_limit = 25228 
CCDLc_limit = 58388 
rwq = 0 
CCDLc_limit_alone = 54205 
WTRc_limit_alone = 15215 
RTWc_limit_alone = 23830 

Commands details: 
total_CMD = 773654 
n_nop = 637759 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 90716 
n_act = 3629 
n_pre = 3613 
n_ref = 0 
n_req = 64343 
total_req = 132380 

Dual Bus Interface Util: 
issued_total_row = 7242 
issued_total_col = 132380 
Row_Bus_Util =  0.009361 
CoL_Bus_Util = 0.171110 
Either_Row_CoL_Bus_Util = 0.175653 
Issued_on_Two_Bus_Simul_Util = 0.004817 
issued_two_Eff = 0.027426 
queue_avg = 2.102489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10249
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=638392 n_act=3692 n_pre=3676 n_ref_event=0 n_req=64186 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=90088 bw_util=0.1703
n_activity=260254 dram_eff=0.5062
bk0: 2560a 717677i bk1: 2560a 749457i bk2: 2560a 749735i bk3: 2560a 748275i bk4: 2560a 750472i bk5: 2560a 748759i bk6: 2560a 751141i bk7: 2560a 750754i bk8: 2608a 751683i bk9: 2608a 748952i bk10: 2688a 749378i bk11: 2688a 749072i bk12: 2672a 747026i bk13: 2672a 747395i bk14: 2624a 739105i bk15: 2624a 738336i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942480
Row_Buffer_Locality_read = 0.971582
Row_Buffer_Locality_write = 0.888642
Bank_Level_Parallism = 2.282081
Bank_Level_Parallism_Col = 2.104221
Bank_Level_Parallism_Ready = 1.470323
write_to_read_ratio_blp_rw_average = 0.619266
GrpLevelPara = 1.792682 

BW Util details:
bwutil = 0.170298 
total_CMD = 773654 
util_bw = 131752 
Wasted_Col = 77361 
Wasted_Row = 12366 
Idle = 552175 

BW Util Bottlenecks: 
RCDc_limit = 7494 
RCDWRc_limit = 10794 
WTRc_limit = 18087 
RTWc_limit = 23796 
CCDLc_limit = 58334 
rwq = 0 
CCDLc_limit_alone = 54436 
WTRc_limit_alone = 15502 
RTWc_limit_alone = 22483 

Commands details: 
total_CMD = 773654 
n_nop = 638392 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 90088 
n_act = 3692 
n_pre = 3676 
n_ref = 0 
n_req = 64186 
total_req = 131752 

Dual Bus Interface Util: 
issued_total_row = 7368 
issued_total_col = 131752 
Row_Bus_Util =  0.009524 
CoL_Bus_Util = 0.170298 
Either_Row_CoL_Bus_Util = 0.174835 
Issued_on_Two_Bus_Simul_Util = 0.004987 
issued_two_Eff = 0.028522 
queue_avg = 2.130684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13068
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=646874 n_act=3698 n_pre=3682 n_ref_event=0 n_req=62050 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=81544 bw_util=0.1593
n_activity=243957 dram_eff=0.505
bk0: 2560a 733823i bk1: 2560a 749016i bk2: 2560a 749749i bk3: 2560a 747799i bk4: 2560a 749953i bk5: 2560a 750243i bk6: 2560a 751470i bk7: 2560a 750221i bk8: 2608a 751266i bk9: 2608a 750146i bk10: 2688a 749253i bk11: 2688a 750347i bk12: 2672a 748398i bk13: 2672a 748171i bk14: 2624a 741303i bk15: 2624a 738241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940403
Row_Buffer_Locality_read = 0.970958
Row_Buffer_Locality_write = 0.877955
Bank_Level_Parallism = 2.352284
Bank_Level_Parallism_Col = 2.168674
Bank_Level_Parallism_Ready = 1.496234
write_to_read_ratio_blp_rw_average = 0.590005
GrpLevelPara = 1.840832 

BW Util details:
bwutil = 0.159255 
total_CMD = 773654 
util_bw = 123208 
Wasted_Col = 68792 
Wasted_Row = 12531 
Idle = 569123 

BW Util Bottlenecks: 
RCDc_limit = 8062 
RCDWRc_limit = 10299 
WTRc_limit = 15902 
RTWc_limit = 23041 
CCDLc_limit = 50410 
rwq = 0 
CCDLc_limit_alone = 46906 
WTRc_limit_alone = 13652 
RTWc_limit_alone = 21787 

Commands details: 
total_CMD = 773654 
n_nop = 646874 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 81544 
n_act = 3698 
n_pre = 3682 
n_ref = 0 
n_req = 62050 
total_req = 123208 

Dual Bus Interface Util: 
issued_total_row = 7380 
issued_total_col = 123208 
Row_Bus_Util =  0.009539 
CoL_Bus_Util = 0.159255 
Either_Row_CoL_Bus_Util = 0.163872 
Issued_on_Two_Bus_Simul_Util = 0.004922 
issued_two_Eff = 0.030036 
queue_avg = 2.057466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05747
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=654207 n_act=3442 n_pre=3426 n_ref_event=0 n_req=60340 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=74704 bw_util=0.1504
n_activity=217260 dram_eff=0.5356
bk0: 2560a 751737i bk1: 2560a 750248i bk2: 2560a 751657i bk3: 2560a 748627i bk4: 2560a 749156i bk5: 2560a 748599i bk6: 2560a 749723i bk7: 2560a 749642i bk8: 2608a 751255i bk9: 2608a 748103i bk10: 2688a 749591i bk11: 2688a 749178i bk12: 2672a 747760i bk13: 2672a 747041i bk14: 2624a 740978i bk15: 2624a 739762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942957
Row_Buffer_Locality_read = 0.972062
Row_Buffer_Locality_write = 0.878025
Bank_Level_Parallism = 2.523389
Bank_Level_Parallism_Col = 2.328692
Bank_Level_Parallism_Ready = 1.565980
write_to_read_ratio_blp_rw_average = 0.553860
GrpLevelPara = 1.946092 

BW Util details:
bwutil = 0.150413 
total_CMD = 773654 
util_bw = 116368 
Wasted_Col = 57785 
Wasted_Row = 10419 
Idle = 589082 

BW Util Bottlenecks: 
RCDc_limit = 7214 
RCDWRc_limit = 8880 
WTRc_limit = 15545 
RTWc_limit = 20183 
CCDLc_limit = 43853 
rwq = 0 
CCDLc_limit_alone = 40131 
WTRc_limit_alone = 12999 
RTWc_limit_alone = 19007 

Commands details: 
total_CMD = 773654 
n_nop = 654207 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 74704 
n_act = 3442 
n_pre = 3426 
n_ref = 0 
n_req = 60340 
total_req = 116368 

Dual Bus Interface Util: 
issued_total_row = 6868 
issued_total_col = 116368 
Row_Bus_Util =  0.008877 
CoL_Bus_Util = 0.150413 
Either_Row_CoL_Bus_Util = 0.154393 
Issued_on_Two_Bus_Simul_Util = 0.004898 
issued_two_Eff = 0.031721 
queue_avg = 1.971037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97104
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=654191 n_act=3587 n_pre=3571 n_ref_event=0 n_req=60301 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=74548 bw_util=0.1502
n_activity=218595 dram_eff=0.5316
bk0: 2560a 751058i bk1: 2560a 750610i bk2: 2560a 752582i bk3: 2560a 748931i bk4: 2560a 750961i bk5: 2560a 749406i bk6: 2560a 750954i bk7: 2560a 749365i bk8: 2608a 750517i bk9: 2608a 748455i bk10: 2688a 749314i bk11: 2688a 749448i bk12: 2672a 747836i bk13: 2672a 746902i bk14: 2624a 740135i bk15: 2624a 736910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940515
Row_Buffer_Locality_read = 0.970862
Row_Buffer_Locality_write = 0.872673
Bank_Level_Parallism = 2.493522
Bank_Level_Parallism_Col = 2.288466
Bank_Level_Parallism_Ready = 1.515489
write_to_read_ratio_blp_rw_average = 0.557166
GrpLevelPara = 1.925863 

BW Util details:
bwutil = 0.150212 
total_CMD = 773654 
util_bw = 116212 
Wasted_Col = 59679 
Wasted_Row = 10745 
Idle = 587018 

BW Util Bottlenecks: 
RCDc_limit = 7490 
RCDWRc_limit = 9496 
WTRc_limit = 15325 
RTWc_limit = 22343 
CCDLc_limit = 44188 
rwq = 0 
CCDLc_limit_alone = 40538 
WTRc_limit_alone = 13032 
RTWc_limit_alone = 20986 

Commands details: 
total_CMD = 773654 
n_nop = 654191 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 74548 
n_act = 3587 
n_pre = 3571 
n_ref = 0 
n_req = 60301 
total_req = 116212 

Dual Bus Interface Util: 
issued_total_row = 7158 
issued_total_col = 116212 
Row_Bus_Util =  0.009252 
CoL_Bus_Util = 0.150212 
Either_Row_CoL_Bus_Util = 0.154414 
Issued_on_Two_Bus_Simul_Util = 0.005050 
issued_two_Eff = 0.032705 
queue_avg = 1.961749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96175
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=654181 n_act=3685 n_pre=3669 n_ref_event=0 n_req=60245 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=74324 bw_util=0.1499
n_activity=219268 dram_eff=0.529
bk0: 2560a 752123i bk1: 2560a 751006i bk2: 2560a 750933i bk3: 2560a 749535i bk4: 2560a 750536i bk5: 2560a 748963i bk6: 2560a 749315i bk7: 2560a 749456i bk8: 2608a 749929i bk9: 2608a 748117i bk10: 2688a 750913i bk11: 2688a 749108i bk12: 2672a 747749i bk13: 2672a 746548i bk14: 2624a 742297i bk15: 2624a 738246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938833
Row_Buffer_Locality_read = 0.968270
Row_Buffer_Locality_write = 0.872827
Bank_Level_Parallism = 2.473898
Bank_Level_Parallism_Col = 2.277601
Bank_Level_Parallism_Ready = 1.509708
write_to_read_ratio_blp_rw_average = 0.554436
GrpLevelPara = 1.923768 

BW Util details:
bwutil = 0.149922 
total_CMD = 773654 
util_bw = 115988 
Wasted_Col = 59558 
Wasted_Row = 11986 
Idle = 586122 

BW Util Bottlenecks: 
RCDc_limit = 8919 
RCDWRc_limit = 9296 
WTRc_limit = 15109 
RTWc_limit = 20640 
CCDLc_limit = 43462 
rwq = 0 
CCDLc_limit_alone = 40024 
WTRc_limit_alone = 12877 
RTWc_limit_alone = 19434 

Commands details: 
total_CMD = 773654 
n_nop = 654181 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 74324 
n_act = 3685 
n_pre = 3669 
n_ref = 0 
n_req = 60245 
total_req = 115988 

Dual Bus Interface Util: 
issued_total_row = 7354 
issued_total_col = 115988 
Row_Bus_Util =  0.009506 
CoL_Bus_Util = 0.149922 
Either_Row_CoL_Bus_Util = 0.154427 
Issued_on_Two_Bus_Simul_Util = 0.005001 
issued_two_Eff = 0.032384 
queue_avg = 2.073219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07322
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=655703 n_act=3674 n_pre=3658 n_ref_event=0 n_req=59886 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=72888 bw_util=0.1481
n_activity=215369 dram_eff=0.5319
bk0: 2560a 751443i bk1: 2560a 750370i bk2: 2560a 750801i bk3: 2560a 749669i bk4: 2560a 750318i bk5: 2560a 750084i bk6: 2560a 750149i bk7: 2560a 750545i bk8: 2608a 749934i bk9: 2608a 748918i bk10: 2688a 750737i bk11: 2688a 750839i bk12: 2672a 749232i bk13: 2672a 745682i bk14: 2624a 740536i bk15: 2624a 737160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938650
Row_Buffer_Locality_read = 0.968774
Row_Buffer_Locality_write = 0.869773
Bank_Level_Parallism = 2.489145
Bank_Level_Parallism_Col = 2.285240
Bank_Level_Parallism_Ready = 1.514709
write_to_read_ratio_blp_rw_average = 0.557614
GrpLevelPara = 1.932592 

BW Util details:
bwutil = 0.148066 
total_CMD = 773654 
util_bw = 114552 
Wasted_Col = 59458 
Wasted_Row = 11569 
Idle = 588075 

BW Util Bottlenecks: 
RCDc_limit = 8091 
RCDWRc_limit = 9716 
WTRc_limit = 15644 
RTWc_limit = 23232 
CCDLc_limit = 42928 
rwq = 0 
CCDLc_limit_alone = 39154 
WTRc_limit_alone = 13170 
RTWc_limit_alone = 21932 

Commands details: 
total_CMD = 773654 
n_nop = 655703 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 72888 
n_act = 3674 
n_pre = 3658 
n_ref = 0 
n_req = 59886 
total_req = 114552 

Dual Bus Interface Util: 
issued_total_row = 7332 
issued_total_col = 114552 
Row_Bus_Util =  0.009477 
CoL_Bus_Util = 0.148066 
Either_Row_CoL_Bus_Util = 0.152460 
Issued_on_Two_Bus_Simul_Util = 0.005084 
issued_two_Eff = 0.033344 
queue_avg = 2.041380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.04138
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=655784 n_act=3522 n_pre=3506 n_ref_event=0 n_req=59904 n_rd=41664 n_rd_L2_A=0 n_write=0 n_wr_bk=72960 bw_util=0.1482
n_activity=217805 dram_eff=0.5263
bk0: 2560a 751068i bk1: 2560a 749738i bk2: 2560a 750645i bk3: 2560a 748857i bk4: 2560a 751737i bk5: 2560a 749950i bk6: 2560a 750164i bk7: 2560a 750252i bk8: 2608a 751463i bk9: 2608a 750063i bk10: 2688a 751198i bk11: 2688a 750504i bk12: 2672a 749877i bk13: 2672a 746583i bk14: 2624a 740067i bk15: 2624a 738559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941206
Row_Buffer_Locality_read = 0.969854
Row_Buffer_Locality_write = 0.875768
Bank_Level_Parallism = 2.469834
Bank_Level_Parallism_Col = 2.267660
Bank_Level_Parallism_Ready = 1.521959
write_to_read_ratio_blp_rw_average = 0.551082
GrpLevelPara = 1.918893 

BW Util details:
bwutil = 0.148159 
total_CMD = 773654 
util_bw = 114624 
Wasted_Col = 60000 
Wasted_Row = 10669 
Idle = 588361 

BW Util Bottlenecks: 
RCDc_limit = 7665 
RCDWRc_limit = 9295 
WTRc_limit = 15610 
RTWc_limit = 21797 
CCDLc_limit = 44585 
rwq = 0 
CCDLc_limit_alone = 41101 
WTRc_limit_alone = 13330 
RTWc_limit_alone = 20593 

Commands details: 
total_CMD = 773654 
n_nop = 655784 
Read = 41664 
Write = 0 
L2_Alloc = 0 
L2_WB = 72960 
n_act = 3522 
n_pre = 3506 
n_ref = 0 
n_req = 59904 
total_req = 114624 

Dual Bus Interface Util: 
issued_total_row = 7028 
issued_total_col = 114624 
Row_Bus_Util =  0.009084 
CoL_Bus_Util = 0.148159 
Either_Row_CoL_Bus_Util = 0.152355 
Issued_on_Two_Bus_Simul_Util = 0.004888 
issued_two_Eff = 0.032086 
queue_avg = 2.057585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.05759
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=654652 n_act=3662 n_pre=3646 n_ref_event=0 n_req=60143 n_rd=41658 n_rd_L2_A=0 n_write=0 n_wr_bk=73940 bw_util=0.1494
n_activity=216483 dram_eff=0.534
bk0: 2560a 751111i bk1: 2560a 750441i bk2: 2560a 750032i bk3: 2560a 749679i bk4: 2560a 751528i bk5: 2560a 750862i bk6: 2560a 749782i bk7: 2560a 750123i bk8: 2608a 750375i bk9: 2608a 750013i bk10: 2688a 750416i bk11: 2688a 749957i bk12: 2672a 748598i bk13: 2666a 745136i bk14: 2624a 738712i bk15: 2624a 735807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939112
Row_Buffer_Locality_read = 0.969970
Row_Buffer_Locality_write = 0.869570
Bank_Level_Parallism = 2.511925
Bank_Level_Parallism_Col = 2.300657
Bank_Level_Parallism_Ready = 1.531402
write_to_read_ratio_blp_rw_average = 0.557784
GrpLevelPara = 1.944132 

BW Util details:
bwutil = 0.149418 
total_CMD = 773654 
util_bw = 115598 
Wasted_Col = 59088 
Wasted_Row = 10843 
Idle = 588125 

BW Util Bottlenecks: 
RCDc_limit = 7736 
RCDWRc_limit = 10058 
WTRc_limit = 15687 
RTWc_limit = 22587 
CCDLc_limit = 43755 
rwq = 0 
CCDLc_limit_alone = 39992 
WTRc_limit_alone = 13271 
RTWc_limit_alone = 21240 

Commands details: 
total_CMD = 773654 
n_nop = 654652 
Read = 41658 
Write = 0 
L2_Alloc = 0 
L2_WB = 73940 
n_act = 3662 
n_pre = 3646 
n_ref = 0 
n_req = 60143 
total_req = 115598 

Dual Bus Interface Util: 
issued_total_row = 7308 
issued_total_col = 115598 
Row_Bus_Util =  0.009446 
CoL_Bus_Util = 0.149418 
Either_Row_CoL_Bus_Util = 0.153818 
Issued_on_Two_Bus_Simul_Util = 0.005046 
issued_two_Eff = 0.032806 
queue_avg = 2.060090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06009
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=654312 n_act=3554 n_pre=3538 n_ref_event=0 n_req=60234 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=74312 bw_util=0.1499
n_activity=220081 dram_eff=0.5269
bk0: 2560a 751282i bk1: 2560a 750646i bk2: 2560a 749621i bk3: 2560a 748305i bk4: 2560a 750754i bk5: 2560a 749236i bk6: 2560a 749941i bk7: 2560a 750871i bk8: 2608a 750268i bk9: 2608a 749487i bk10: 2688a 751382i bk11: 2688a 749953i bk12: 2672a 747334i bk13: 2664a 744442i bk14: 2624a 741780i bk15: 2624a 738155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940997
Row_Buffer_Locality_read = 0.971121
Row_Buffer_Locality_write = 0.873452
Bank_Level_Parallism = 2.486710
Bank_Level_Parallism_Col = 2.289564
Bank_Level_Parallism_Ready = 1.532061
write_to_read_ratio_blp_rw_average = 0.552425
GrpLevelPara = 1.927953 

BW Util details:
bwutil = 0.149896 
total_CMD = 773654 
util_bw = 115968 
Wasted_Col = 60083 
Wasted_Row = 11040 
Idle = 586563 

BW Util Bottlenecks: 
RCDc_limit = 7700 
RCDWRc_limit = 9685 
WTRc_limit = 15331 
RTWc_limit = 21968 
CCDLc_limit = 44544 
rwq = 0 
CCDLc_limit_alone = 40758 
WTRc_limit_alone = 12923 
RTWc_limit_alone = 20590 

Commands details: 
total_CMD = 773654 
n_nop = 654312 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 74312 
n_act = 3554 
n_pre = 3538 
n_ref = 0 
n_req = 60234 
total_req = 115968 

Dual Bus Interface Util: 
issued_total_row = 7092 
issued_total_col = 115968 
Row_Bus_Util =  0.009167 
CoL_Bus_Util = 0.149896 
Either_Row_CoL_Bus_Util = 0.154258 
Issued_on_Two_Bus_Simul_Util = 0.004806 
issued_two_Eff = 0.031154 
queue_avg = 2.124441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12444
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=654406 n_act=3515 n_pre=3499 n_ref_event=0 n_req=60225 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=74276 bw_util=0.1498
n_activity=219860 dram_eff=0.5273
bk0: 2560a 750608i bk1: 2560a 750629i bk2: 2560a 750367i bk3: 2560a 748453i bk4: 2560a 750035i bk5: 2560a 750649i bk6: 2560a 750098i bk7: 2560a 750072i bk8: 2608a 750633i bk9: 2608a 749894i bk10: 2688a 750436i bk11: 2688a 749912i bk12: 2672a 748221i bk13: 2664a 745732i bk14: 2624a 741842i bk15: 2624a 737770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941636
Row_Buffer_Locality_read = 0.970568
Row_Buffer_Locality_write = 0.876730
Bank_Level_Parallism = 2.481818
Bank_Level_Parallism_Col = 2.285035
Bank_Level_Parallism_Ready = 1.521564
write_to_read_ratio_blp_rw_average = 0.548429
GrpLevelPara = 1.931302 

BW Util details:
bwutil = 0.149850 
total_CMD = 773654 
util_bw = 115932 
Wasted_Col = 59908 
Wasted_Row = 10853 
Idle = 586961 

BW Util Bottlenecks: 
RCDc_limit = 7820 
RCDWRc_limit = 9362 
WTRc_limit = 16100 
RTWc_limit = 21270 
CCDLc_limit = 44228 
rwq = 0 
CCDLc_limit_alone = 40689 
WTRc_limit_alone = 13808 
RTWc_limit_alone = 20023 

Commands details: 
total_CMD = 773654 
n_nop = 654406 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 74276 
n_act = 3515 
n_pre = 3499 
n_ref = 0 
n_req = 60225 
total_req = 115932 

Dual Bus Interface Util: 
issued_total_row = 7014 
issued_total_col = 115932 
Row_Bus_Util =  0.009066 
CoL_Bus_Util = 0.149850 
Either_Row_CoL_Bus_Util = 0.154136 
Issued_on_Two_Bus_Simul_Util = 0.004780 
issued_two_Eff = 0.031011 
queue_avg = 2.074328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07433
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=653694 n_act=3510 n_pre=3494 n_ref_event=0 n_req=60421 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=75060 bw_util=0.1509
n_activity=217744 dram_eff=0.536
bk0: 2560a 750713i bk1: 2560a 749945i bk2: 2560a 750488i bk3: 2560a 749191i bk4: 2560a 749488i bk5: 2560a 749138i bk6: 2560a 750483i bk7: 2560a 749598i bk8: 2608a 750924i bk9: 2608a 748013i bk10: 2688a 750390i bk11: 2688a 748395i bk12: 2672a 748676i bk13: 2664a 743393i bk14: 2624a 740119i bk15: 2624a 738719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941908
Row_Buffer_Locality_read = 0.970881
Row_Buffer_Locality_write = 0.877591
Bank_Level_Parallism = 2.531085
Bank_Level_Parallism_Col = 2.339622
Bank_Level_Parallism_Ready = 1.564987
write_to_read_ratio_blp_rw_average = 0.550563
GrpLevelPara = 1.952045 

BW Util details:
bwutil = 0.150863 
total_CMD = 773654 
util_bw = 116716 
Wasted_Col = 58704 
Wasted_Row = 10750 
Idle = 587484 

BW Util Bottlenecks: 
RCDc_limit = 7696 
RCDWRc_limit = 9158 
WTRc_limit = 16039 
RTWc_limit = 21249 
CCDLc_limit = 43794 
rwq = 0 
CCDLc_limit_alone = 40270 
WTRc_limit_alone = 13807 
RTWc_limit_alone = 19957 

Commands details: 
total_CMD = 773654 
n_nop = 653694 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 75060 
n_act = 3510 
n_pre = 3494 
n_ref = 0 
n_req = 60421 
total_req = 116716 

Dual Bus Interface Util: 
issued_total_row = 7004 
issued_total_col = 116716 
Row_Bus_Util =  0.009053 
CoL_Bus_Util = 0.150863 
Either_Row_CoL_Bus_Util = 0.155056 
Issued_on_Two_Bus_Simul_Util = 0.004860 
issued_two_Eff = 0.031344 
queue_avg = 2.155924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15592
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=653150 n_act=3797 n_pre=3781 n_ref_event=0 n_req=60446 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=75160 bw_util=0.151
n_activity=223029 dram_eff=0.5238
bk0: 2560a 749965i bk1: 2560a 748769i bk2: 2560a 750095i bk3: 2560a 748468i bk4: 2560a 749005i bk5: 2560a 748511i bk6: 2560a 750106i bk7: 2560a 749257i bk8: 2608a 750047i bk9: 2608a 747388i bk10: 2688a 749401i bk11: 2688a 747700i bk12: 2672a 747196i bk13: 2664a 742763i bk14: 2624a 738255i bk15: 2624a 736328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937184
Row_Buffer_Locality_read = 0.965599
Row_Buffer_Locality_write = 0.874188
Bank_Level_Parallism = 2.529999
Bank_Level_Parallism_Col = 2.348199
Bank_Level_Parallism_Ready = 1.556020
write_to_read_ratio_blp_rw_average = 0.546883
GrpLevelPara = 1.944622 

BW Util details:
bwutil = 0.150993 
total_CMD = 773654 
util_bw = 116816 
Wasted_Col = 61921 
Wasted_Row = 13222 
Idle = 581695 

BW Util Bottlenecks: 
RCDc_limit = 9916 
RCDWRc_limit = 9416 
WTRc_limit = 16534 
RTWc_limit = 23347 
CCDLc_limit = 44914 
rwq = 0 
CCDLc_limit_alone = 40806 
WTRc_limit_alone = 13818 
RTWc_limit_alone = 21955 

Commands details: 
total_CMD = 773654 
n_nop = 653150 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 75160 
n_act = 3797 
n_pre = 3781 
n_ref = 0 
n_req = 60446 
total_req = 116816 

Dual Bus Interface Util: 
issued_total_row = 7578 
issued_total_col = 116816 
Row_Bus_Util =  0.009795 
CoL_Bus_Util = 0.150993 
Either_Row_CoL_Bus_Util = 0.155760 
Issued_on_Two_Bus_Simul_Util = 0.005028 
issued_two_Eff = 0.032281 
queue_avg = 2.232682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.23268
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=644436 n_act=3886 n_pre=3870 n_ref_event=0 n_req=62591 n_rd=41650 n_rd_L2_A=0 n_write=0 n_wr_bk=83764 bw_util=0.1621
n_activity=246492 dram_eff=0.5088
bk0: 2560a 750003i bk1: 2560a 748926i bk2: 2560a 730821i bk3: 2560a 747484i bk4: 2560a 748692i bk5: 2560a 748912i bk6: 2560a 750514i bk7: 2560a 750199i bk8: 2608a 750977i bk9: 2608a 748144i bk10: 2682a 750704i bk11: 2688a 748330i bk12: 2672a 748122i bk13: 2664a 744264i bk14: 2624a 739327i bk15: 2624a 738901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937914
Row_Buffer_Locality_read = 0.965114
Row_Buffer_Locality_write = 0.883816
Bank_Level_Parallism = 2.339756
Bank_Level_Parallism_Col = 2.165588
Bank_Level_Parallism_Ready = 1.499370
write_to_read_ratio_blp_rw_average = 0.592952
GrpLevelPara = 1.840743 

BW Util details:
bwutil = 0.162106 
total_CMD = 773654 
util_bw = 125414 
Wasted_Col = 72963 
Wasted_Row = 13925 
Idle = 561352 

BW Util Bottlenecks: 
RCDc_limit = 10215 
RCDWRc_limit = 10152 
WTRc_limit = 17474 
RTWc_limit = 24152 
CCDLc_limit = 52855 
rwq = 0 
CCDLc_limit_alone = 48655 
WTRc_limit_alone = 14793 
RTWc_limit_alone = 22633 

Commands details: 
total_CMD = 773654 
n_nop = 644436 
Read = 41650 
Write = 0 
L2_Alloc = 0 
L2_WB = 83764 
n_act = 3886 
n_pre = 3870 
n_ref = 0 
n_req = 62591 
total_req = 125414 

Dual Bus Interface Util: 
issued_total_row = 7756 
issued_total_col = 125414 
Row_Bus_Util =  0.010025 
CoL_Bus_Util = 0.162106 
Either_Row_CoL_Bus_Util = 0.167023 
Issued_on_Two_Bus_Simul_Util = 0.005108 
issued_two_Eff = 0.030584 
queue_avg = 2.205859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.20586
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=643220 n_act=4100 n_pre=4084 n_ref_event=0 n_req=62826 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=84680 bw_util=0.1633
n_activity=247630 dram_eff=0.5102
bk0: 2560a 750992i bk1: 2560a 748896i bk2: 2560a 728937i bk3: 2560a 747627i bk4: 2560a 749586i bk5: 2560a 748638i bk6: 2560a 749392i bk7: 2560a 748649i bk8: 2608a 749189i bk9: 2608a 747531i bk10: 2688a 749365i bk11: 2688a 748751i bk12: 2672a 746854i bk13: 2664a 742610i bk14: 2624a 738966i bk15: 2624a 738353i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.934740
Row_Buffer_Locality_read = 0.963127
Row_Buffer_Locality_write = 0.878885
Bank_Level_Parallism = 2.373447
Bank_Level_Parallism_Col = 2.185641
Bank_Level_Parallism_Ready = 1.484977
write_to_read_ratio_blp_rw_average = 0.587710
GrpLevelPara = 1.856692 

BW Util details:
bwutil = 0.163298 
total_CMD = 773654 
util_bw = 126336 
Wasted_Col = 72946 
Wasted_Row = 14312 
Idle = 560060 

BW Util Bottlenecks: 
RCDc_limit = 11125 
RCDWRc_limit = 10607 
WTRc_limit = 17900 
RTWc_limit = 24199 
CCDLc_limit = 52432 
rwq = 0 
CCDLc_limit_alone = 48259 
WTRc_limit_alone = 15132 
RTWc_limit_alone = 22794 

Commands details: 
total_CMD = 773654 
n_nop = 643220 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 84680 
n_act = 4100 
n_pre = 4084 
n_ref = 0 
n_req = 62826 
total_req = 126336 

Dual Bus Interface Util: 
issued_total_row = 8184 
issued_total_col = 126336 
Row_Bus_Util =  0.010578 
CoL_Bus_Util = 0.163298 
Either_Row_CoL_Bus_Util = 0.168595 
Issued_on_Two_Bus_Simul_Util = 0.005281 
issued_two_Eff = 0.031326 
queue_avg = 2.170846 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.17085
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=643456 n_act=4032 n_pre=4016 n_ref_event=0 n_req=62771 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=84460 bw_util=0.163
n_activity=248965 dram_eff=0.5066
bk0: 2560a 751878i bk1: 2560a 749930i bk2: 2560a 729579i bk3: 2560a 748304i bk4: 2560a 748662i bk5: 2560a 748940i bk6: 2560a 749696i bk7: 2560a 749441i bk8: 2608a 749759i bk9: 2608a 748065i bk10: 2688a 750051i bk11: 2688a 748615i bk12: 2672a 749088i bk13: 2664a 744069i bk14: 2624a 739710i bk15: 2624a 737352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935767
Row_Buffer_Locality_read = 0.964471
Row_Buffer_Locality_write = 0.879138
Bank_Level_Parallism = 2.329729
Bank_Level_Parallism_Col = 2.158563
Bank_Level_Parallism_Ready = 1.473176
write_to_read_ratio_blp_rw_average = 0.593488
GrpLevelPara = 1.838279 

BW Util details:
bwutil = 0.163013 
total_CMD = 773654 
util_bw = 126116 
Wasted_Col = 72612 
Wasted_Row = 15072 
Idle = 559854 

BW Util Bottlenecks: 
RCDc_limit = 10463 
RCDWRc_limit = 10546 
WTRc_limit = 16963 
RTWc_limit = 23554 
CCDLc_limit = 52975 
rwq = 0 
CCDLc_limit_alone = 48782 
WTRc_limit_alone = 14329 
RTWc_limit_alone = 21995 

Commands details: 
total_CMD = 773654 
n_nop = 643456 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 84460 
n_act = 4032 
n_pre = 4016 
n_ref = 0 
n_req = 62771 
total_req = 126116 

Dual Bus Interface Util: 
issued_total_row = 8048 
issued_total_col = 126116 
Row_Bus_Util =  0.010403 
CoL_Bus_Util = 0.163013 
Either_Row_CoL_Bus_Util = 0.168290 
Issued_on_Two_Bus_Simul_Util = 0.005126 
issued_two_Eff = 0.030461 
queue_avg = 2.126913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12691
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=645435 n_act=3817 n_pre=3801 n_ref_event=0 n_req=62433 n_rd=41656 n_rd_L2_A=0 n_write=0 n_wr_bk=83108 bw_util=0.1613
n_activity=237928 dram_eff=0.5244
bk0: 2560a 750739i bk1: 2560a 747963i bk2: 2560a 735506i bk3: 2560a 745731i bk4: 2560a 748717i bk5: 2560a 747836i bk6: 2560a 748266i bk7: 2560a 747371i bk8: 2608a 748821i bk9: 2608a 747525i bk10: 2688a 748701i bk11: 2688a 747075i bk12: 2672a 749310i bk13: 2664a 743731i bk14: 2624a 737979i bk15: 2624a 734963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938862
Row_Buffer_Locality_read = 0.969488
Row_Buffer_Locality_write = 0.877461
Bank_Level_Parallism = 2.500859
Bank_Level_Parallism_Col = 2.303573
Bank_Level_Parallism_Ready = 1.530946
write_to_read_ratio_blp_rw_average = 0.592311
GrpLevelPara = 1.923317 

BW Util details:
bwutil = 0.161266 
total_CMD = 773654 
util_bw = 124764 
Wasted_Col = 67668 
Wasted_Row = 11763 
Idle = 569459 

BW Util Bottlenecks: 
RCDc_limit = 7678 
RCDWRc_limit = 10363 
WTRc_limit = 17533 
RTWc_limit = 28159 
CCDLc_limit = 50081 
rwq = 0 
CCDLc_limit_alone = 45598 
WTRc_limit_alone = 14841 
RTWc_limit_alone = 26368 

Commands details: 
total_CMD = 773654 
n_nop = 645435 
Read = 41656 
Write = 0 
L2_Alloc = 0 
L2_WB = 83108 
n_act = 3817 
n_pre = 3801 
n_ref = 0 
n_req = 62433 
total_req = 124764 

Dual Bus Interface Util: 
issued_total_row = 7618 
issued_total_col = 124764 
Row_Bus_Util =  0.009847 
CoL_Bus_Util = 0.161266 
Either_Row_CoL_Bus_Util = 0.165732 
Issued_on_Two_Bus_Simul_Util = 0.005381 
issued_two_Eff = 0.032468 
queue_avg = 2.280041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28004
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=773654 n_nop=642367 n_act=3953 n_pre=3937 n_ref_event=0 n_req=63170 n_rd=41652 n_rd_L2_A=0 n_write=0 n_wr_bk=86070 bw_util=0.1651
n_activity=245408 dram_eff=0.5204
bk0: 2560a 750259i bk1: 2560a 747574i bk2: 2560a 733222i bk3: 2560a 744235i bk4: 2560a 749005i bk5: 2560a 748229i bk6: 2560a 747330i bk7: 2560a 747934i bk8: 2608a 747239i bk9: 2608a 745789i bk10: 2688a 748506i bk11: 2688a 745161i bk12: 2672a 748786i bk13: 2664a 739927i bk14: 2624a 739051i bk15: 2620a 734473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937423
Row_Buffer_Locality_read = 0.968765
Row_Buffer_Locality_write = 0.876754
Bank_Level_Parallism = 2.506896
Bank_Level_Parallism_Col = 2.290658
Bank_Level_Parallism_Ready = 1.524624
write_to_read_ratio_blp_rw_average = 0.597267
GrpLevelPara = 1.891283 

BW Util details:
bwutil = 0.165089 
total_CMD = 773654 
util_bw = 127722 
Wasted_Col = 70121 
Wasted_Row = 11545 
Idle = 564266 

BW Util Bottlenecks: 
RCDc_limit = 7729 
RCDWRc_limit = 10828 
WTRc_limit = 18680 
RTWc_limit = 26945 
CCDLc_limit = 53046 
rwq = 0 
CCDLc_limit_alone = 48401 
WTRc_limit_alone = 15601 
RTWc_limit_alone = 25379 

Commands details: 
total_CMD = 773654 
n_nop = 642367 
Read = 41652 
Write = 0 
L2_Alloc = 0 
L2_WB = 86070 
n_act = 3953 
n_pre = 3937 
n_ref = 0 
n_req = 63170 
total_req = 127722 

Dual Bus Interface Util: 
issued_total_row = 7890 
issued_total_col = 127722 
Row_Bus_Util =  0.010198 
CoL_Bus_Util = 0.165089 
Either_Row_CoL_Bus_Util = 0.169697 
Issued_on_Two_Bus_Simul_Util = 0.005590 
issued_two_Eff = 0.032943 
queue_avg = 2.361667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 136335, Miss = 86993, Miss_rate = 0.638, Pending_hits = 191, Reservation_fails = 17025
L2_cache_bank[1]: Access = 146544, Miss = 101247, Miss_rate = 0.691, Pending_hits = 180, Reservation_fails = 12910
L2_cache_bank[2]: Access = 146544, Miss = 95954, Miss_rate = 0.655, Pending_hits = 188, Reservation_fails = 16220
L2_cache_bank[3]: Access = 151299, Miss = 106033, Miss_rate = 0.701, Pending_hits = 186, Reservation_fails = 13257
L2_cache_bank[4]: Access = 151299, Miss = 104969, Miss_rate = 0.694, Pending_hits = 186, Reservation_fails = 14601
L2_cache_bank[5]: Access = 146544, Miss = 102334, Miss_rate = 0.698, Pending_hits = 178, Reservation_fails = 12249
L2_cache_bank[6]: Access = 146544, Miss = 98565, Miss_rate = 0.673, Pending_hits = 199, Reservation_fails = 18233
L2_cache_bank[7]: Access = 151299, Miss = 102628, Miss_rate = 0.678, Pending_hits = 187, Reservation_fails = 16127
L2_cache_bank[8]: Access = 151299, Miss = 102776, Miss_rate = 0.679, Pending_hits = 197, Reservation_fails = 18205
L2_cache_bank[9]: Access = 146544, Miss = 97466, Miss_rate = 0.665, Pending_hits = 194, Reservation_fails = 16378
L2_cache_bank[10]: Access = 146544, Miss = 98401, Miss_rate = 0.671, Pending_hits = 183, Reservation_fails = 16747
L2_cache_bank[11]: Access = 151291, Miss = 100341, Miss_rate = 0.663, Pending_hits = 182, Reservation_fails = 16049
L2_cache_bank[12]: Access = 151299, Miss = 106119, Miss_rate = 0.701, Pending_hits = 202, Reservation_fails = 18380
L2_cache_bank[13]: Access = 146512, Miss = 95532, Miss_rate = 0.652, Pending_hits = 182, Reservation_fails = 14582
L2_cache_bank[14]: Access = 146544, Miss = 102399, Miss_rate = 0.699, Pending_hits = 201, Reservation_fails = 17696
L2_cache_bank[15]: Access = 151267, Miss = 99016, Miss_rate = 0.655, Pending_hits = 182, Reservation_fails = 14384
L2_cache_bank[16]: Access = 151299, Miss = 102407, Miss_rate = 0.677, Pending_hits = 189, Reservation_fails = 14921
L2_cache_bank[17]: Access = 146512, Miss = 94324, Miss_rate = 0.644, Pending_hits = 186, Reservation_fails = 17644
L2_cache_bank[18]: Access = 146544, Miss = 96972, Miss_rate = 0.662, Pending_hits = 189, Reservation_fails = 15221
L2_cache_bank[19]: Access = 151267, Miss = 93634, Miss_rate = 0.619, Pending_hits = 191, Reservation_fails = 16402
L2_cache_bank[20]: Access = 151291, Miss = 100056, Miss_rate = 0.661, Pending_hits = 180, Reservation_fails = 15118
L2_cache_bank[21]: Access = 146512, Miss = 88697, Miss_rate = 0.605, Pending_hits = 185, Reservation_fails = 16903
L2_cache_bank[22]: Access = 146512, Miss = 95425, Miss_rate = 0.651, Pending_hits = 189, Reservation_fails = 15305
L2_cache_bank[23]: Access = 78450, Miss = 33452, Miss_rate = 0.426, Pending_hits = 199, Reservation_fails = 16221
L2_cache_bank[24]: Access = 151267, Miss = 98852, Miss_rate = 0.653, Pending_hits = 178, Reservation_fails = 13002
L2_cache_bank[25]: Access = 63536, Miss = 22245, Miss_rate = 0.350, Pending_hits = 177, Reservation_fails = 19818
L2_cache_bank[26]: Access = 146512, Miss = 94342, Miss_rate = 0.644, Pending_hits = 193, Reservation_fails = 12136
L2_cache_bank[27]: Access = 63536, Miss = 22268, Miss_rate = 0.350, Pending_hits = 187, Reservation_fails = 16276
L2_cache_bank[28]: Access = 151267, Miss = 95477, Miss_rate = 0.631, Pending_hits = 185, Reservation_fails = 18515
L2_cache_bank[29]: Access = 63536, Miss = 22355, Miss_rate = 0.352, Pending_hits = 187, Reservation_fails = 14918
L2_cache_bank[30]: Access = 146512, Miss = 90380, Miss_rate = 0.617, Pending_hits = 182, Reservation_fails = 14762
L2_cache_bank[31]: Access = 63536, Miss = 22352, Miss_rate = 0.352, Pending_hits = 203, Reservation_fails = 14582
L2_cache_bank[32]: Access = 78450, Miss = 33888, Miss_rate = 0.432, Pending_hits = 188, Reservation_fails = 17769
L2_cache_bank[33]: Access = 63536, Miss = 22411, Miss_rate = 0.353, Pending_hits = 202, Reservation_fails = 20246
L2_cache_bank[34]: Access = 63536, Miss = 22251, Miss_rate = 0.350, Pending_hits = 191, Reservation_fails = 16538
L2_cache_bank[35]: Access = 63536, Miss = 22381, Miss_rate = 0.352, Pending_hits = 188, Reservation_fails = 10703
L2_cache_bank[36]: Access = 63536, Miss = 22318, Miss_rate = 0.351, Pending_hits = 203, Reservation_fails = 17346
L2_cache_bank[37]: Access = 63536, Miss = 22400, Miss_rate = 0.353, Pending_hits = 189, Reservation_fails = 15446
L2_cache_bank[38]: Access = 63536, Miss = 22371, Miss_rate = 0.352, Pending_hits = 199, Reservation_fails = 15211
L2_cache_bank[39]: Access = 63536, Miss = 22473, Miss_rate = 0.354, Pending_hits = 185, Reservation_fails = 15201
L2_cache_bank[40]: Access = 63536, Miss = 22439, Miss_rate = 0.353, Pending_hits = 197, Reservation_fails = 17169
L2_cache_bank[41]: Access = 63536, Miss = 22406, Miss_rate = 0.353, Pending_hits = 200, Reservation_fails = 15600
L2_cache_bank[42]: Access = 63536, Miss = 22336, Miss_rate = 0.352, Pending_hits = 197, Reservation_fails = 16935
L2_cache_bank[43]: Access = 63536, Miss = 22464, Miss_rate = 0.354, Pending_hits = 185, Reservation_fails = 12345
L2_cache_bank[44]: Access = 63536, Miss = 22378, Miss_rate = 0.352, Pending_hits = 201, Reservation_fails = 17801
L2_cache_bank[45]: Access = 63518, Miss = 22644, Miss_rate = 0.356, Pending_hits = 187, Reservation_fails = 15012
L2_cache_bank[46]: Access = 63536, Miss = 22274, Miss_rate = 0.351, Pending_hits = 201, Reservation_fails = 16593
L2_cache_bank[47]: Access = 63616, Miss = 22534, Miss_rate = 0.354, Pending_hits = 207, Reservation_fails = 17759
L2_cache_bank[48]: Access = 63536, Miss = 22392, Miss_rate = 0.352, Pending_hits = 188, Reservation_fails = 14770
L2_cache_bank[49]: Access = 63616, Miss = 22568, Miss_rate = 0.355, Pending_hits = 190, Reservation_fails = 14512
L2_cache_bank[50]: Access = 63536, Miss = 22310, Miss_rate = 0.351, Pending_hits = 204, Reservation_fails = 17086
L2_cache_bank[51]: Access = 63616, Miss = 22246, Miss_rate = 0.350, Pending_hits = 214, Reservation_fails = 18134
L2_cache_bank[52]: Access = 63536, Miss = 22264, Miss_rate = 0.350, Pending_hits = 183, Reservation_fails = 16811
L2_cache_bank[53]: Access = 63616, Miss = 22191, Miss_rate = 0.349, Pending_hits = 196, Reservation_fails = 15252
L2_cache_bank[54]: Access = 136365, Miss = 87413, Miss_rate = 0.641, Pending_hits = 199, Reservation_fails = 14732
L2_cache_bank[55]: Access = 63616, Miss = 22407, Miss_rate = 0.352, Pending_hits = 224, Reservation_fails = 19110
L2_cache_bank[56]: Access = 146544, Miss = 96568, Miss_rate = 0.659, Pending_hits = 173, Reservation_fails = 11535
L2_cache_bank[57]: Access = 63616, Miss = 22124, Miss_rate = 0.348, Pending_hits = 206, Reservation_fails = 17507
L2_cache_bank[58]: Access = 151299, Miss = 102912, Miss_rate = 0.680, Pending_hits = 188, Reservation_fails = 14172
L2_cache_bank[59]: Access = 63616, Miss = 22074, Miss_rate = 0.347, Pending_hits = 204, Reservation_fails = 15705
L2_cache_bank[60]: Access = 146544, Miss = 99049, Miss_rate = 0.676, Pending_hits = 198, Reservation_fails = 14112
L2_cache_bank[61]: Access = 63616, Miss = 22078, Miss_rate = 0.347, Pending_hits = 209, Reservation_fails = 16070
L2_cache_bank[62]: Access = 151299, Miss = 103357, Miss_rate = 0.683, Pending_hits = 174, Reservation_fails = 14665
L2_cache_bank[63]: Access = 63552, Miss = 22157, Miss_rate = 0.349, Pending_hits = 202, Reservation_fails = 17572
L2_total_cache_accesses = 6798872
L2_total_cache_misses = 3878089
L2_total_cache_miss_rate = 0.5704
L2_total_cache_pending_hits = 12290
L2_total_cache_reservation_fails = 1014206
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24026
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 333289
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1014206
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 999855
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2884467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2533146
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1369460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5429412
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20426
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 993780
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=9786776
icnt_total_pkts_simt_to_mem=9786776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 9786776
Req_Network_cycles = 1030325
Req_Network_injected_packets_per_cycle =       9.4987 
Req_Network_conflicts_per_cycle =       8.4225
Req_Network_conflicts_per_cycle_util =       9.3921
Req_Bank_Level_Parallism =      10.5923
Req_Network_in_buffer_full_per_cycle =       2.4966
Req_Network_in_buffer_avg_util =      33.6294
Req_Network_out_buffer_full_per_cycle =       0.0716
Req_Network_out_buffer_avg_util =      10.4443

Reply_Network_injected_packets_num = 9786776
Reply_Network_cycles = 1030325
Reply_Network_injected_packets_per_cycle =        9.4987
Reply_Network_conflicts_per_cycle =       15.3497
Reply_Network_conflicts_per_cycle_util =      17.0728
Reply_Bank_Level_Parallism =      10.5650
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.3922
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1187
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 30 min, 48 sec (12648 sec)
gpgpu_simulation_rate = 296622 (inst/sec)
gpgpu_simulation_rate = 81 (cycle/sec)
gpgpu_silicon_slowdown = 13975308x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
