###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx03.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 20:20:57 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         5.286
+ Phase Shift                   7.000
= Required Time                 2.614
- Arrival Time                  6.159
= Slack Time                   -3.545
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.445 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -3.303 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.984 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -1.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |   -0.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.395 | 0.380 |   4.739 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.409 | 0.222 |   4.961 |    1.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X1    | 0.157 | 0.243 |   5.204 |    1.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.160 | 0.799 |   6.002 |    2.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | B ^ -> Y v     | MUX2X1   | 0.415 | 0.157 |   6.159 |    2.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.415 | 0.001 |   6.159 |    2.614 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.645 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.788 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    4.107 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    4.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.328 | 0.023 |   0.900 |    4.446 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
- Setup                         5.204
+ Phase Shift                   7.000
= Required Time                 2.683
- Arrival Time                  6.147
= Slack Time                   -3.463
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.363 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -3.221 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.902 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |   -0.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    0.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.395 | 0.380 |   4.739 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.409 | 0.222 |   4.961 |    1.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X1    | 0.157 | 0.243 |   5.204 |    1.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.160 | 0.799 |   6.002 |    2.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253               | B ^ -> Y v     | MUX2X1   | 0.408 | 0.144 |   6.146 |    2.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.408 | 0.000 |   6.147 |    2.683 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.563 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.706 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    4.025 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    4.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.324 | 0.010 |   0.888 |    4.351 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         5.196
+ Phase Shift                   7.000
= Required Time                 2.700
- Arrival Time                  6.151
= Slack Time                   -3.451
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.351 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -3.209 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.890 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.546 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.936 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |   -0.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    0.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.395 | 0.380 |   4.739 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.409 | 0.222 |   4.961 |    1.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X1    | 0.157 | 0.243 |   5.204 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.160 | 0.799 |   6.002 |    2.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218               | B ^ -> Y v     | MUX2X1   | 0.410 | 0.149 |   6.151 |    2.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.410 | 0.000 |   6.151 |    2.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.551 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.694 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    4.013 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    4.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.327 | 0.018 |   0.896 |    4.347 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         5.206
+ Phase Shift                   7.000
= Required Time                 2.688
- Arrival Time                  6.101
= Slack Time                   -3.413
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.313 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -3.171 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.852 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |   -0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    0.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.359 | 0.359 |   4.718 |    1.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.155 |   4.874 |    1.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.204 | 0.290 |   5.163 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.127 | 0.782 |   5.946 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.155 |   6.101 |    2.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.407 | 0.001 |   6.101 |    2.688 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.513 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.656 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.974 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    4.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.322 | 0.012 |   0.894 |    4.307 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.885
- Setup                         5.216
+ Phase Shift                   7.000
= Required Time                 2.669
- Arrival Time                  6.057
= Slack Time                   -3.388
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.288 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -3.146 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.827 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |   -0.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    0.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | D v -> Y ^     | AOI22X1  | 0.368 | 0.335 |   4.694 |    1.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.166 |   4.860 |    1.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X1    | 0.185 | 0.267 |   5.127 |    1.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.098 | 0.761 |   5.888 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.168 |   6.057 |    2.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | D v            | DFFPOSX1 | 0.407 | 0.001 |   6.057 |    2.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.488 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.631 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.949 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    4.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.322 | 0.007 |   0.885 |    4.273 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         5.109
+ Phase Shift                   7.000
= Required Time                 2.782
- Arrival Time                  6.098
= Slack Time                   -3.316
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.216 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -3.073 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.755 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.359 | 0.359 |   4.718 |    1.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.155 |   4.874 |    1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.204 | 0.290 |   5.163 |    1.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.127 | 0.782 |   5.946 |    2.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | B ^ -> Y v     | MUX2X1   | 0.408 | 0.152 |   6.098 |    2.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.408 | 0.001 |   6.098 |    2.782 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.416 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.558 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.877 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    4.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    4.207 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         5.087
+ Phase Shift                   7.000
= Required Time                 2.805
- Arrival Time                  6.098
= Slack Time                   -3.294
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.194 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -3.051 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.733 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.388 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.051 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.359 | 0.359 |   4.718 |    1.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.155 |   4.874 |    1.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.204 | 0.290 |   5.163 |    1.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.127 | 0.782 |   5.946 |    2.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.407 | 0.152 |   6.098 |    2.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.407 | 0.001 |   6.098 |    2.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.394 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.536 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.855 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    4.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    4.185 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         5.024
+ Phase Shift                   7.000
= Required Time                 2.879
- Arrival Time                  6.092
= Slack Time                   -3.213
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.113 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.970 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.652 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.147 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.359 | 0.359 |   4.718 |    1.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.155 |   4.874 |    1.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.204 | 0.290 |   5.163 |    1.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.127 | 0.782 |   5.946 |    2.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | B ^ -> Y v     | MUX2X1   | 0.400 | 0.146 |   6.091 |    2.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.400 | 0.000 |   6.092 |    2.879 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.313 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.455 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.774 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    4.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.325 | 0.021 |   0.904 |    4.116 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
- Setup                         4.954
+ Phase Shift                   7.000
= Required Time                 2.955
- Arrival Time                  6.145
= Slack Time                   -3.190
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.090 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.947 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.629 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.395 | 0.380 |   4.739 |    1.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.409 | 0.222 |   4.961 |    1.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X1    | 0.157 | 0.243 |   5.204 |    2.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.160 | 0.799 |   6.002 |    2.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.412 | 0.142 |   6.144 |    2.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.412 | 0.000 |   6.145 |    2.955 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.290 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.432 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.751 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    4.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.343 | 0.034 |   0.909 |    4.098 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
- Setup                         4.976
+ Phase Shift                   7.000
= Required Time                 2.906
- Arrival Time                  6.038
= Slack Time                   -3.132
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.032 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.889 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.571 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.617 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | D v -> Y ^     | AOI22X1  | 0.368 | 0.335 |   4.694 |    1.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.166 |   4.860 |    1.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X1    | 0.185 | 0.267 |   5.127 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.098 | 0.761 |   5.888 |    2.756 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | B ^ -> Y v     | MUX2X1   | 0.394 | 0.149 |   6.037 |    2.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D v            | DFFPOSX1 | 0.394 | 0.000 |   6.038 |    2.906 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.232 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.374 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.693 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    4.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.320 | 0.004 |   0.882 |    4.014 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         4.916
+ Phase Shift                   7.000
= Required Time                 2.975
- Arrival Time                  6.086
= Slack Time                   -3.111
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.011 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.868 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.550 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.359 | 0.359 |   4.718 |    1.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.155 |   4.874 |    1.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.204 | 0.290 |   5.163 |    2.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.127 | 0.782 |   5.946 |    2.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | B ^ -> Y v     | MUX2X1   | 0.398 | 0.140 |   6.086 |    2.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.398 | 0.000 |   6.086 |    2.975 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.211 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.353 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.672 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.014 |   0.891 |    4.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         4.834
+ Phase Shift                   7.000
= Required Time                 3.078
- Arrival Time                  6.135
= Slack Time                   -3.058
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.958 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.815 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.497 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.395 | 0.380 |   4.739 |    1.681 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.409 | 0.222 |   4.961 |    1.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X1    | 0.157 | 0.243 |   5.204 |    2.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.160 | 0.799 |   6.002 |    2.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201               | B ^ -> Y v     | MUX2X1   | 0.406 | 0.133 |   6.135 |    3.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.406 | 0.000 |   6.135 |    3.078 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.158 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.300 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.619 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    3.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.343 | 0.037 |   0.911 |    3.969 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         4.846
+ Phase Shift                   7.000
= Required Time                 3.044
- Arrival Time                  6.045
= Slack Time                   -3.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.902 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.759 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.441 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.338 | 0.334 |   4.693 |    1.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.326 | 0.155 |   4.848 |    1.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.214 | 0.298 |   5.146 |    2.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.070 | 0.747 |   5.894 |    2.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234               | B ^ -> Y v     | MUX2X1   | 0.388 | 0.151 |   6.045 |    3.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | D v            | DFFPOSX1 | 0.388 | 0.000 |   6.045 |    3.044 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.102 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.244 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.563 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    3.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.320 | 0.008 |   0.890 |    3.891 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         4.815
+ Phase Shift                   7.000
= Required Time                 3.080
- Arrival Time                  6.044
= Slack Time                   -2.964
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.864 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.721 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.403 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | D v -> Y ^     | AOI22X1  | 0.368 | 0.335 |   4.694 |    1.730 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.166 |   4.860 |    1.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X1    | 0.185 | 0.267 |   5.127 |    2.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.098 | 0.761 |   5.888 |    2.925 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | B ^ -> Y v     | MUX2X1   | 0.403 | 0.155 |   6.044 |    3.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D v            | DFFPOSX1 | 0.403 | 0.000 |   6.044 |    3.080 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.064 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.206 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.525 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    3.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.341 | 0.021 |   0.895 |    3.859 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         4.803
+ Phase Shift                   7.000
= Required Time                 3.102
- Arrival Time                  6.032
= Slack Time                   -2.931
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.831 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.688 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.370 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | D v -> Y ^     | AOI22X1  | 0.368 | 0.335 |   4.694 |    1.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.166 |   4.860 |    1.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X1    | 0.185 | 0.267 |   5.127 |    2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.098 | 0.761 |   5.888 |    2.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | B ^ -> Y v     | MUX2X1   | 0.393 | 0.144 |   6.032 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D v            | DFFPOSX1 | 0.393 | 0.000 |   6.032 |    3.102 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.173 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.492 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    3.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.329 | 0.027 |   0.905 |    3.836 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         4.781
+ Phase Shift                   7.000
= Required Time                 3.121
- Arrival Time                  6.040
= Slack Time                   -2.918
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.676 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.357 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.338 | 0.334 |   4.693 |    1.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.326 | 0.155 |   4.848 |    1.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.214 | 0.298 |   5.146 |    2.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.070 | 0.747 |   5.894 |    2.975 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | B ^ -> Y v     | MUX2X1   | 0.388 | 0.146 |   6.039 |    3.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D v            | DFFPOSX1 | 0.388 | 0.000 |   6.040 |    3.121 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.161 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.479 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    3.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.325 | 0.021 |   0.903 |    3.821 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         4.663
+ Phase Shift                   7.000
= Required Time                 3.242
- Arrival Time                  6.157
= Slack Time                   -2.915
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.673 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.354 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -1.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.395 | 0.380 |   4.739 |    1.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.409 | 0.222 |   4.961 |    2.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X1    | 0.157 | 0.243 |   5.204 |    2.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.160 | 0.799 |   6.002 |    3.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.416 | 0.155 |   6.157 |    3.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.416 | 0.000 |   6.157 |    3.242 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.015 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.158 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.476 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    3.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.020 |   0.905 |    3.820 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         4.822
+ Phase Shift                   7.000
= Required Time                 3.086
- Arrival Time                  5.975
= Slack Time                   -2.889
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.789 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.647 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.328 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -2.007 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.963 | 0.908 |   3.423 |    0.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.982 | 0.939 |   4.363 |    1.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.360 | 0.261 |   4.624 |    1.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.363 | 0.189 |   4.813 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.189 | 0.271 |   5.084 |    2.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.026 | 0.716 |   5.800 |    2.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.393 | 0.175 |   5.975 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.393 | 0.001 |   5.975 |    3.086 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.989 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.132 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.450 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    3.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.030 |   0.908 |    3.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
- Setup                         4.726
+ Phase Shift                   7.000
= Required Time                 3.163
- Arrival Time                  6.034
= Slack Time                   -2.871
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.628 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.309 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.338 | 0.334 |   4.693 |    1.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.326 | 0.155 |   4.848 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.214 | 0.298 |   5.146 |    2.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.070 | 0.747 |   5.894 |    3.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251               | B ^ -> Y v     | MUX2X1   | 0.382 | 0.140 |   6.033 |    3.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | D v            | DFFPOSX1 | 0.382 | 0.000 |   6.034 |    3.163 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.970 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.113 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.432 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    3.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.320 | 0.007 |   0.889 |    3.760 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         4.658
+ Phase Shift                   7.000
= Required Time                 3.247
- Arrival Time                  6.086
= Slack Time                   -2.839
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.739 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.597 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.278 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.359 | 0.359 |   4.718 |    1.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.155 |   4.874 |    2.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.204 | 0.290 |   5.163 |    2.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.127 | 0.782 |   5.946 |    3.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272               | B ^ -> Y v     | MUX2X1   | 0.399 | 0.140 |   6.085 |    3.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.399 | 0.000 |   6.086 |    3.247 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.939 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.082 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.400 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    3.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.015 |   0.905 |    3.744 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
- Setup                         4.688
+ Phase Shift                   7.000
= Required Time                 3.212
- Arrival Time                  6.034
= Slack Time                   -2.821
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.721 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.579 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.260 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.538 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.338 | 0.334 |   4.693 |    1.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.326 | 0.155 |   4.848 |    2.027 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.214 | 0.298 |   5.146 |    2.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.070 | 0.747 |   5.894 |    3.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.140 |   6.033 |    3.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D v            | DFFPOSX1 | 0.384 | 0.000 |   6.034 |    3.212 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.921 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.064 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.383 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    3.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.324 | 0.018 |   0.900 |    3.722 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.892
- Setup                         4.667
+ Phase Shift                   7.000
= Required Time                 3.225
- Arrival Time                  6.034
= Slack Time                   -2.809
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.709 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.566 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.247 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.338 | 0.334 |   4.693 |    1.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.326 | 0.155 |   4.848 |    2.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.214 | 0.298 |   5.146 |    2.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.070 | 0.747 |   5.894 |    3.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.140 |   6.034 |    3.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D v            | DFFPOSX1 | 0.381 | 0.000 |   6.034 |    3.225 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.909 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.051 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.370 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    3.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.322 | 0.010 |   0.892 |    3.701 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         4.678
+ Phase Shift                   7.000
= Required Time                 3.224
- Arrival Time                  6.025
= Slack Time                   -2.802
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.702 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.559 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.241 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | D v -> Y ^     | AOI22X1  | 0.368 | 0.335 |   4.694 |    1.892 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.166 |   4.860 |    2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X1    | 0.185 | 0.267 |   5.127 |    2.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.098 | 0.761 |   5.888 |    3.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | B ^ -> Y v     | MUX2X1   | 0.386 | 0.137 |   6.025 |    3.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D v            | DFFPOSX1 | 0.386 | 0.000 |   6.025 |    3.224 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.902 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.044 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.363 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    3.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.329 | 0.024 |   0.901 |    3.703 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         4.673
+ Phase Shift                   7.000
= Required Time                 3.233
- Arrival Time                  6.025
= Slack Time                   -2.793
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.693 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.550 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.231 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | D v -> Y ^     | AOI22X1  | 0.368 | 0.335 |   4.694 |    1.902 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.166 |   4.860 |    2.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X1    | 0.185 | 0.267 |   5.127 |    2.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.098 | 0.761 |   5.888 |    3.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186               | B ^ -> Y v     | MUX2X1   | 0.386 | 0.137 |   6.025 |    3.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D v            | DFFPOSX1 | 0.386 | 0.000 |   6.025 |    3.233 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.893 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.035 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.354 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    3.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.329 | 0.027 |   0.905 |    3.698 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         4.655
+ Phase Shift                   7.000
= Required Time                 3.235
- Arrival Time                  6.024
= Slack Time                   -2.789
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.689 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.546 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.228 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.883 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | D v -> Y ^     | AOI22X1  | 0.368 | 0.335 |   4.694 |    1.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.166 |   4.860 |    2.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X1    | 0.185 | 0.267 |   5.127 |    2.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.098 | 0.761 |   5.888 |    3.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | B ^ -> Y v     | MUX2X1   | 0.393 | 0.136 |   6.024 |    3.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D v            | DFFPOSX1 | 0.393 | 0.000 |   6.024 |    3.235 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.889 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.032 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.350 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    3.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.338 | 0.016 |   0.890 |    3.679 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         4.621
+ Phase Shift                   7.000
= Required Time                 3.269
- Arrival Time                  6.040
= Slack Time                   -2.771
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.671 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.529 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.210 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.889 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.338 | 0.334 |   4.693 |    1.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.326 | 0.155 |   4.848 |    2.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.214 | 0.298 |   5.146 |    2.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.070 | 0.747 |   5.894 |    3.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.384 | 0.146 |   6.040 |    3.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.384 | 0.000 |   6.040 |    3.269 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.871 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    3.014 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.332 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.329 | 0.013 |   0.890 |    3.661 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         4.510
+ Phase Shift                   7.000
= Required Time                 3.393
- Arrival Time                  6.144
= Slack Time                   -2.751
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.651 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.508 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.190 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.845 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.395 | 0.380 |   4.739 |    1.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.409 | 0.222 |   4.961 |    2.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X1    | 0.157 | 0.243 |   5.204 |    2.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.160 | 0.799 |   6.002 |    3.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150               | B ^ -> Y v     | MUX2X1   | 0.405 | 0.141 |   6.143 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.405 | 0.000 |   6.144 |    3.393 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.851 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.993 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.312 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.347 | 0.331 |   0.893 |    3.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.361 | 0.010 |   0.903 |    3.654 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         4.592
+ Phase Shift                   7.000
= Required Time                 3.312
- Arrival Time                  6.025
= Slack Time                   -2.713
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.471 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.152 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.338 | 0.334 |   4.693 |    1.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.326 | 0.155 |   4.848 |    2.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.214 | 0.298 |   5.146 |    2.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.070 | 0.747 |   5.894 |    3.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.379 | 0.131 |   6.024 |    3.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.379 | 0.000 |   6.025 |    3.312 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.813 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.274 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    3.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.325 | 0.021 |   0.903 |    3.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
- Setup                         4.524
+ Phase Shift                   7.000
= Required Time                 3.391
- Arrival Time                  6.086
= Slack Time                   -2.694
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.594 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.452 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.133 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.359 | 0.359 |   4.718 |    2.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.155 |   4.874 |    2.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.204 | 0.290 |   5.163 |    2.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.127 | 0.782 |   5.946 |    3.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B ^ -> Y v     | MUX2X1   | 0.395 | 0.140 |   6.085 |    3.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.395 | 0.000 |   6.086 |    3.391 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.794 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.937 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.255 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.889 |    3.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.026 |   0.915 |    3.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         4.446
+ Phase Shift                   7.000
= Required Time                 3.459
- Arrival Time                  6.138
= Slack Time                   -2.679
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.579 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.436 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.118 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.680 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94                | D v -> Y ^     | AOI22X1  | 0.395 | 0.380 |   4.739 |    2.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96                | A ^ -> Y v     | AOI21X1  | 0.409 | 0.222 |   4.961 |    2.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97                | B v -> Y v     | OR2X1    | 0.157 | 0.243 |   5.204 |    2.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255               | B v -> Y ^     | MUX2X1   | 1.160 | 0.799 |   6.002 |    3.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.405 | 0.136 |   6.138 |    3.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.405 | 0.000 |   6.138 |    3.459 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.779 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.922 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.240 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    3.564 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.364 | 0.021 |   0.906 |    3.585 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
- Setup                         4.462
+ Phase Shift                   7.000
= Required Time                 3.453
- Arrival Time                  6.081
= Slack Time                   -2.628
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.528 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.386 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -2.067 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U105               | D v -> Y ^     | AOI22X1  | 0.359 | 0.359 |   4.718 |    2.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U107               | A ^ -> Y v     | AOI21X1  | 0.324 | 0.155 |   4.874 |    2.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | A v -> Y v     | OR2X1    | 0.204 | 0.290 |   5.163 |    2.535 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274               | B v -> Y ^     | MUX2X1   | 1.127 | 0.782 |   5.946 |    3.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | B ^ -> Y v     | MUX2X1   | 0.392 | 0.135 |   6.081 |    3.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.392 | 0.000 |   6.081 |    3.453 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.728 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.871 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.190 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.890 |    3.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.349 | 0.026 |   0.915 |    3.544 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         4.423
+ Phase Shift                   7.000
= Required Time                 3.471
- Arrival Time                  6.029
= Slack Time                   -2.558
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.458 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.315 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.997 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98                | D v -> Y ^     | AOI22X1  | 0.338 | 0.334 |   4.693 |    2.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100               | A ^ -> Y v     | AOI21X1  | 0.326 | 0.155 |   4.848 |    2.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104               | A v -> Y v     | OR2X1    | 0.214 | 0.298 |   5.146 |    2.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | B v -> Y ^     | MUX2X1   | 1.070 | 0.747 |   5.894 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165               | B ^ -> Y v     | MUX2X1   | 0.376 | 0.135 |   6.029 |    3.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | D v            | DFFPOSX1 | 0.376 | 0.000 |   6.029 |    3.471 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.658 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.801 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.119 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.331 | 0.017 |   0.894 |    3.452 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
- Setup                         4.501
+ Phase Shift                   7.000
= Required Time                 3.402
- Arrival Time                  5.952
= Slack Time                   -2.550
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.450 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.308 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.989 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.369 | 0.345 |   4.704 |    2.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.299 | 0.149 |   4.853 |    2.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.145 | 0.230 |   5.083 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.033 | 0.721 |   5.804 |    3.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.148 |   5.951 |    3.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D v            | DFFPOSX1 | 0.381 | 0.001 |   5.952 |    3.402 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.650 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.793 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.111 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.333 | 0.025 |   0.902 |    3.453 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         4.401
+ Phase Shift                   7.000
= Required Time                 3.492
- Arrival Time                  6.036
= Slack Time                   -2.544
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.444 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.302 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.983 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.800 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87                | D v -> Y ^     | AOI22X1  | 0.368 | 0.335 |   4.694 |    2.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89                | A ^ -> Y v     | AOI21X1  | 0.325 | 0.166 |   4.860 |    2.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90                | B v -> Y v     | OR2X1    | 0.185 | 0.267 |   5.127 |    2.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258               | B v -> Y ^     | MUX2X1   | 1.098 | 0.761 |   5.888 |    3.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238               | B ^ -> Y v     | MUX2X1   | 0.392 | 0.148 |   6.036 |    3.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D v            | DFFPOSX1 | 0.392 | 0.000 |   6.036 |    3.492 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.644 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.787 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.105 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.340 | 0.324 |   0.885 |    3.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.353 | 0.009 |   0.893 |    3.438 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         4.481
+ Phase Shift                   7.000
= Required Time                 3.422
- Arrival Time                  5.958
= Slack Time                   -2.535
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.435 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.293 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.974 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.824 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.357 | 0.332 |   4.691 |    2.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.166 |   4.858 |    2.322 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.149 | 0.234 |   5.091 |    2.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.041 | 0.724 |   5.815 |    3.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193               | B ^ -> Y v     | MUX2X1   | 0.380 | 0.142 |   5.957 |    3.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.380 | 0.000 |   5.958 |    3.422 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.635 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.778 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.097 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.333 | 0.026 |   0.903 |    3.438 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         4.415
+ Phase Shift                   7.000
= Required Time                 3.496
- Arrival Time                  6.012
= Slack Time                   -2.516
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.416 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.273 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.955 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |   -0.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.829 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.383 | 0.390 |   4.749 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.306 | 0.154 |   4.903 |    2.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.148 | 0.233 |   5.137 |    2.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.021 | 0.713 |   5.850 |    3.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195               | B ^ -> Y v     | MUX2X1   | 0.389 | 0.161 |   6.011 |    3.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D v            | DFFPOSX1 | 0.389 | 0.001 |   6.012 |    3.496 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.758 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.077 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.889 |    3.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.348 | 0.022 |   0.911 |    3.427 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         4.443
+ Phase Shift                   7.000
= Required Time                 3.456
- Arrival Time                  5.947
= Slack Time                   -2.491
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.391 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.249 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.930 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.369 | 0.345 |   4.704 |    2.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.299 | 0.149 |   4.853 |    2.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.145 | 0.230 |   5.083 |    2.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.033 | 0.721 |   5.804 |    3.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.143 |   5.947 |    3.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | D v            | DFFPOSX1 | 0.378 | 0.001 |   5.947 |    3.456 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.591 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.734 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.052 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.333 | 0.022 |   0.899 |    3.390 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
- Setup                         4.425
+ Phase Shift                   7.000
= Required Time                 3.482
- Arrival Time                  5.942
= Slack Time                   -2.460
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.360 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.218 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.899 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.369 | 0.345 |   4.704 |    2.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.299 | 0.149 |   4.853 |    2.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.145 | 0.230 |   5.083 |    2.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.033 | 0.721 |   5.804 |    3.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263               | B ^ -> Y v     | MUX2X1   | 0.374 | 0.138 |   5.942 |    3.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D v            | DFFPOSX1 | 0.374 | 0.000 |   5.942 |    3.482 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.560 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.703 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.021 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    3.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.329 | 0.030 |   0.907 |    3.367 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         4.409
+ Phase Shift                   7.000
= Required Time                 3.494
- Arrival Time                  5.953
= Slack Time                   -2.459
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.359 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.216 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.898 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.901 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U122               | D v -> Y ^     | AOI22X1  | 0.357 | 0.332 |   4.691 |    2.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124               | A ^ -> Y v     | AOI21X1  | 0.327 | 0.166 |   4.858 |    2.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | B v -> Y v     | OR2X1    | 0.149 | 0.234 |   5.091 |    2.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268               | B v -> Y ^     | MUX2X1   | 1.041 | 0.724 |   5.815 |    3.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.137 |   5.952 |    3.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.377 | 0.000 |   5.953 |    3.494 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.559 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.701 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    3.020 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.333 | 0.026 |   0.903 |    3.362 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
- Setup                         4.387
+ Phase Shift                   7.000
= Required Time                 3.503
- Arrival Time                  5.937
= Slack Time                   -2.434
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.334 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.191 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.873 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.963 | 0.908 |   3.423 |    0.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.982 | 0.939 |   4.363 |    1.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.360 | 0.261 |   4.624 |    2.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.363 | 0.189 |   4.813 |    2.379 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.189 | 0.271 |   5.084 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.026 | 0.716 |   5.800 |    3.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.367 | 0.137 |   5.937 |    3.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.367 | 0.000 |   5.937 |    3.503 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.534 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.676 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.995 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |    3.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.320 | 0.009 |   0.891 |    3.325 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         4.386
+ Phase Shift                   7.000
= Required Time                 3.520
- Arrival Time                  5.945
= Slack Time                   -2.426
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.326 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.183 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.865 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.963 | 0.908 |   3.423 |    0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.982 | 0.939 |   4.363 |    1.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.360 | 0.261 |   4.624 |    2.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.363 | 0.189 |   4.813 |    2.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.189 | 0.271 |   5.084 |    2.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.026 | 0.716 |   5.800 |    3.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.146 |   5.945 |    3.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.373 | 0.000 |   5.945 |    3.520 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.526 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.668 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.987 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.316 | 0.317 |   0.878 |    3.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.329 | 0.028 |   0.906 |    3.332 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         4.350
+ Phase Shift                   7.000
= Required Time                 3.557
- Arrival Time                  5.952
= Slack Time                   -2.395
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.295 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.153 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.834 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.963 | 0.908 |   3.423 |    1.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.982 | 0.939 |   4.363 |    1.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.360 | 0.261 |   4.624 |    2.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.363 | 0.189 |   4.813 |    2.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.189 | 0.271 |   5.084 |    2.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.026 | 0.716 |   5.800 |    3.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.381 | 0.152 |   5.952 |    3.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.381 | 0.000 |   5.952 |    3.557 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.495 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.638 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.956 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    3.270 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.032 |   0.906 |    3.302 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         4.276
+ Phase Shift                   7.000
= Required Time                 3.621
- Arrival Time                  5.984
= Slack Time                   -2.364
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.264 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.121 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.803 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.151 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.981 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    1.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.383 | 0.390 |   4.749 |    2.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.306 | 0.154 |   4.903 |    2.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.148 | 0.233 |   5.137 |    2.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.021 | 0.713 |   5.850 |    3.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | B ^ -> Y v     | MUX2X1   | 0.369 | 0.134 |   5.984 |    3.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D v            | DFFPOSX1 | 0.369 | 0.000 |   5.984 |    3.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.464 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.606 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.925 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.332 | 0.019 |   0.896 |    3.260 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         4.305
+ Phase Shift                   7.000
= Required Time                 3.593
- Arrival Time                  5.952
= Slack Time                   -2.359
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.259 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.116 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.798 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.963 | 0.908 |   3.423 |    1.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.982 | 0.939 |   4.363 |    2.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.360 | 0.261 |   4.624 |    2.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.363 | 0.189 |   4.813 |    2.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.189 | 0.271 |   5.084 |    2.725 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.026 | 0.716 |   5.800 |    3.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.378 | 0.152 |   5.951 |    3.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.378 | 0.000 |   5.952 |    3.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.459 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.601 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.920 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    3.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.342 | 0.023 |   0.898 |    3.256 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         4.311
+ Phase Shift                   7.000
= Required Time                 3.590
- Arrival Time                  5.936
= Slack Time                   -2.346
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.246 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.104 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.785 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    0.998 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    2.013 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.369 | 0.345 |   4.704 |    2.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.299 | 0.149 |   4.853 |    2.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.145 | 0.230 |   5.083 |    2.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.033 | 0.721 |   5.804 |    3.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226               | B ^ -> Y v     | MUX2X1   | 0.372 | 0.132 |   5.936 |    3.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | D v            | DFFPOSX1 | 0.372 | 0.000 |   5.936 |    3.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.446 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.589 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.907 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.333 | 0.024 |   0.901 |    3.247 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         4.293
+ Phase Shift                   7.000
= Required Time                 3.610
- Arrival Time                  5.935
= Slack Time                   -2.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.224 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.082 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.763 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    1.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129               | D v -> Y ^     | AOI22X1  | 0.369 | 0.345 |   4.704 |    2.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131               | A ^ -> Y v     | AOI21X1  | 0.299 | 0.149 |   4.853 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132               | B v -> Y v     | OR2X1    | 0.145 | 0.230 |   5.083 |    2.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265               | B v -> Y ^     | MUX2X1   | 1.033 | 0.721 |   5.804 |    3.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.131 |   5.935 |    3.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D v            | DFFPOSX1 | 0.371 | 0.000 |   5.935 |    3.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.424 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.567 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.885 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.318 | 0.316 |   0.877 |    3.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.334 | 0.027 |   0.904 |    3.228 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.914
- Setup                         4.181
+ Phase Shift                   7.000
= Required Time                 3.733
- Arrival Time                  5.997
= Slack Time                   -2.264
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.164 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.021 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.703 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    1.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    2.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.383 | 0.390 |   4.749 |    2.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.306 | 0.154 |   4.903 |    2.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.148 | 0.233 |   5.137 |    2.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.021 | 0.713 |   5.850 |    3.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144               | B ^ -> Y v     | MUX2X1   | 0.377 | 0.146 |   5.996 |    3.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D v            | DFFPOSX1 | 0.377 | 0.000 |   5.997 |    3.733 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.364 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.506 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.825 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.889 |    3.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.349 | 0.024 |   0.914 |    3.178 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
- Setup                         4.170
+ Phase Shift                   7.000
= Required Time                 3.739
- Arrival Time                  5.993
= Slack Time                   -2.253
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.153 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -2.011 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.692 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.863 | 0.829 |   3.345 |    1.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC22_n172      | A v -> Y v     | BUFX2    | 1.080 | 1.015 |   4.359 |    2.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115               | D v -> Y ^     | AOI22X1  | 0.383 | 0.390 |   4.749 |    2.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117               | A ^ -> Y v     | AOI21X1  | 0.306 | 0.154 |   4.903 |    2.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118               | B v -> Y v     | OR2X1    | 0.148 | 0.233 |   5.137 |    2.883 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271               | B v -> Y ^     | MUX2X1   | 1.021 | 0.713 |   5.850 |    3.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269               | B ^ -> Y v     | MUX2X1   | 0.375 | 0.142 |   5.992 |    3.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | D v            | DFFPOSX1 | 0.375 | 0.000 |   5.993 |    3.739 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.353 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.496 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.814 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.333 | 0.328 |   0.889 |    3.143 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.348 | 0.020 |   0.909 |    3.163 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         4.189
+ Phase Shift                   7.000
= Required Time                 3.715
- Arrival Time                  5.944
= Slack Time                   -2.230
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.130 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -1.987 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.668 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.963 | 0.908 |   3.423 |    1.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.982 | 0.939 |   4.363 |    2.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.360 | 0.261 |   4.624 |    2.394 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.363 | 0.189 |   4.813 |    2.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.189 | 0.271 |   5.084 |    2.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.026 | 0.716 |   5.800 |    3.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.373 | 0.144 |   5.944 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.373 | 0.000 |   5.944 |    3.715 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.330 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.791 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.875 |    3.104 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.029 |   0.903 |    3.133 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         4.153
+ Phase Shift                   7.000
= Required Time                 3.753
- Arrival Time                  5.940
= Slack Time                   -2.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.087 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |   -1.945 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |   -1.626 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.314 | 0.321 |   0.882 |   -1.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.693 | 1.024 |   1.906 |   -0.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX1    | 0.652 | 0.609 |   2.515 |    0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.963 | 0.908 |   3.423 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC20_n173      | A v -> Y v     | BUFX2    | 0.982 | 0.939 |   4.363 |    2.175 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.360 | 0.261 |   4.624 |    2.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.363 | 0.189 |   4.813 |    2.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83                | B v -> Y v     | OR2X1    | 0.189 | 0.271 |   5.084 |    2.897 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262               | B v -> Y ^     | MUX2X1   | 1.026 | 0.716 |   5.800 |    3.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | B ^ -> Y v     | MUX2X1   | 0.371 | 0.140 |   5.940 |    3.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.371 | 0.000 |   5.940 |    3.753 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.287 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.082 | 0.143 |   0.243 |    2.430 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.395 | 0.318 |   0.561 |    2.748 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.325 | 0.313 |   0.874 |    3.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.343 | 0.031 |   0.906 |    3.093 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

