
---------- Begin Simulation Statistics ----------
final_tick                                85330971500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224394                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691736                       # Number of bytes of host memory used
host_op_rate                                   224835                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   445.64                       # Real time elapsed on the host
host_tick_rate                              191477941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085331                       # Number of seconds simulated
sim_ticks                                 85330971500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695168                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095408                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101815                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727725                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477799                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65337                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.706619                       # CPI: cycles per instruction
system.cpu.discardedOps                        190704                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610052                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402340                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001432                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        37773127                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585954                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        170661943                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132888816                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          240                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       875116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          402                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750998                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            402                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111152                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56955                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136119                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64911                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19979648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19979648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201030                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201030    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201030                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082860250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           855307000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            534574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       907932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          554                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           809                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2624708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2626880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    106998592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107085824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168509                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7113728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1044392                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000616                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024805                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1043749     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    643      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1044392                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1672833000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1312611496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1213500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               674720                       # number of demand (read+write) hits
system.l2.demand_hits::total                   674848                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 128                       # number of overall hits
system.l2.overall_hits::.cpu.data              674720                       # number of overall hits
system.l2.overall_hits::total                  674848                       # number of overall hits
system.l2.demand_misses::.cpu.inst                681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200354                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201035                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               681                       # number of overall misses
system.l2.overall_misses::.cpu.data            200354                       # number of overall misses
system.l2.overall_misses::total                201035                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53772500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16933411500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16987184000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53772500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16933411500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16987184000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              809                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875883                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             809                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875883                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.841780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.228957                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.229523                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.841780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.228957                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.229523                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78961.086637                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84517.461593                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84498.639540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78961.086637                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84517.461593                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84498.639540                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111152                       # number of writebacks
system.l2.writebacks::total                    111152                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201031                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46962500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14929677500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14976640000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46962500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14929677500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14976640000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.841780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.228952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.229518                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.841780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.228952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.229518                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68961.086637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74517.981033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74499.156846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68961.086637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74517.981033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74499.156846                       # average overall mshr miss latency
system.l2.replacements                         168509                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       796780                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           796780                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       796780                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       796780                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          536                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              536                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          536                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          536                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            205189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205189                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11799855000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11799855000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86687.151043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86687.151043                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10438665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10438665000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76687.224508                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76687.224508                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53772500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53772500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.841780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.841780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78961.086637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78961.086637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46962500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46962500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.841780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.841780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68961.086637                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68961.086637                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        469531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            469531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5133556500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5133556500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533765                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.120341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79919.614223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79919.614223                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4491012500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4491012500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.120334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69920.792465                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69920.792465                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31917.847840                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750753                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201277                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.698227                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      71.137013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.394067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31755.316760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15581                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15803                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14207341                       # Number of tag accesses
system.l2.tags.data_accesses                 14207341                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12822336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12865920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7113728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7113728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111152                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            510764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         150265909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150776673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       510764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           510764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83366307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83366307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83366307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           510764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        150265909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            234142981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003127758500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6651                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6651                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              525045                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104635                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6971                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2913671250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6682402500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14495.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33245.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137839                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69599                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  140172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.824303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.424951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.009897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69408     66.30%     66.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14005     13.38%     79.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2339      2.23%     81.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1589      1.52%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10351      9.89%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          567      0.54%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          424      0.41%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          336      0.32%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5661      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104680                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.219817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.753049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.402851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6487     97.53%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.53%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          126      1.89%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6651                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.708465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.679369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4376     65.79%     65.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.44%     66.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2070     31.12%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.48%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6651                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12863936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7112192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12865920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7113728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       150.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85330947000                       # Total gap between requests
system.mem_ctrls.avgGap                     273337.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12820352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7112192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 510764.136794106453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 150242658.376390337944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83348306.892298772931                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19049750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6663352750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2000131112000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27973.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33258.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17994558.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            372158220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197791605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716920260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287846460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6735839760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21796415250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14412217440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44519188995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.723686                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37242659000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2849340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45238972500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            375321240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199468995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           718212600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292241700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6735839760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22199119110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14073098400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44593301805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.592220                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36358932000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2849340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46122699500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85330971500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662767                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662767                       # number of overall hits
system.cpu.icache.overall_hits::total         9662767                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            809                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          809                       # number of overall misses
system.cpu.icache.overall_misses::total           809                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     57163000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57163000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     57163000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57163000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663576                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663576                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70658.838072                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70658.838072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70658.838072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70658.838072                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          554                       # number of writebacks
system.cpu.icache.writebacks::total               554                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          809                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          809                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          809                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          809                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     56354000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     56354000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     56354000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     56354000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69658.838072                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69658.838072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69658.838072                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69658.838072                       # average overall mshr miss latency
system.cpu.icache.replacements                    554                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662767                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           809                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     57163000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57163000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70658.838072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70658.838072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          809                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          809                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     56354000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     56354000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69658.838072                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69658.838072                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           247.829932                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663576                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               809                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11945.087763                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   247.829932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327961                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327961                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51144727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51144727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51145197                       # number of overall hits
system.cpu.dcache.overall_hits::total        51145197                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       926553                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         926553                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       934495                       # number of overall misses
system.cpu.dcache.overall_misses::total        934495                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27100169500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27100169500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27100169500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27100169500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071280                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071280                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079692                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017944                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29248.374891                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29248.374891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28999.801497                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28999.801497                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       207289                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3710                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.873046                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       796780                       # number of writebacks
system.cpu.dcache.writebacks::total            796780                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59416                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59416                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867137                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875074                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24663848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24663848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25339232499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25339232499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016803                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016803                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28442.851014                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28442.851014                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28956.673949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28956.673949                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874561                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40594748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40594748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10745066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10745066000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121179                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012802                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012802                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20411.157398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20411.157398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525828                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525828                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10195196000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10195196000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19388.841979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19388.841979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10549979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10549979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       400122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       400122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16355103500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16355103500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40875.291786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40875.291786                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58813                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58813                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14468652500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14468652500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42391.652432                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42391.652432                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          470                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           470                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7942                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    675383999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    675383999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85093.108101                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85093.108101                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.588951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020346                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875073                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.446864                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.588951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105034609                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105034609                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85330971500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
