############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode axis -register -register_mode both "time_img" res
set_directive_interface -mode axis -register -register_mode both "time_img" avg
set_directive_interface -mode axis -register -register_mode both "time_img" cnt
set_directive_interface -mode ap_ctrl_none "time_img"
