# myCPU
Building of a RISC pipelined CPU, using Quartus.

Behavioral code, in VHDL, for each component.
