{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479431306189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479431306190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 22:08:26 2016 " "Processing started: Thu Nov 17 22:08:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479431306190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431306190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nibble -c nibble " "Command: quartus_map --read_settings_files=on --write_settings_files=off nibble -c nibble" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431306190 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479431306466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_pot_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_pot_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_pot_rom.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/single_pot_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullAdder8.v 1 1 " "Found 1 design units, including 1 entities, in source file fullAdder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder8 " "Found entity 1: fullAdder8" {  } { { "fullAdder8.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/fullAdder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum1 " "Found entity 1: sum1" {  } { { "sum1.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/sum1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement2.sv 1 1 " "Found 1 design units, including 1 entities, in source file complement2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complement2 " "Found entity 1: complement2" {  } { { "complement2.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/complement2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4a.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg4a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg4a " "Found entity 1: reg4a" {  } { { "reg4a.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg4a.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_addr " "Found entity 1: reg_addr" {  } { { "reg_addr.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_addr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_x " "Found entity 1: reg_x" {  } { { "reg_x.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_x.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_y.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_y " "Found entity 1: reg_y" {  } { { "reg_y.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_y.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_op " "Found entity 1: reg_op" {  } { { "reg_op.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_op.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_inst " "Found entity 1: reg_inst" {  } { { "reg_inst.sv" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/reg_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479431320481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320481 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\" Central.v(40) " "Verilog HDL syntax error at Central.v(40) near text: \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Central.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/Central.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1479431320481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Central.v(37) " "Verilog HDL information at Central.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Central.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/Central.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479431320482 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Central Central.v(1) " "Ignored design unit \"Central\" at Central.v(1) due to previous errors" {  } { { "Central.v" "" { Text "/home/pedro/Verilog/Nibble-VERILOG-master/Central.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479431320482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Central.v 0 0 " "Found 0 design units, including 0 entities, in source file Central.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320482 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1224 " "Peak virtual memory: 1224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479431320528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 17 22:08:40 2016 " "Processing ended: Thu Nov 17 22:08:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479431320528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479431320528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479431320528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479431320528 ""}
