#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Mar 19 21:21:05 2017
# Process ID: 12308
# Log file: C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/planAhead_run_3/planAhead.log
# Journal file: C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/pa.fromNetlist.tcl}
# create_project -name hdmi_verify -dir "C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/planAhead_run_3" -part xc6slx45fgg484-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/hdmi_verify.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify} {ipcore_dir} }
# add_files [list {ipcore_dir/hdmi_in_fifo.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "hdmi_verify.ucf" [current_fileset -constrset]
Adding file 'C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/hdmi_verify.ucf' to fileset 'constrs_1'
# add_files [list {hdmi_verify.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45fgg484-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hdmi_verify.ngc ...
WARNING:NetListWriters:298 - No output is written to hdmi_verify.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   hdmi_driver/Msub_h_cnt[11]_GND_8_o_sub_9_OUT_lut<11 : 3> on block hdmi_verify
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file hdmi_verify.edif ...
ngc2edif: Total memory usage is 89692 kilobytes

Parsing EDIF File [./planAhead_run_3/hdmi_verify.data/cache/hdmi_verify_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/hdmi_verify.data/cache/hdmi_verify_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design hdmi_in_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to hdmi_in_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file hdmi_in_fifo.edif ...
ngc2edif: Total memory usage is 90716 kilobytes

Reading core file 'C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/ipcore_dir/hdmi_in_fifo.ngc' for (cell view 'hdmi_in_fifo', library 'hdmi_verify_lib', file 'hdmi_verify.ngc')
Parsing EDIF File [./planAhead_run_3/hdmi_verify.data/cache/hdmi_in_fifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/hdmi_verify.data/cache/hdmi_in_fifo_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg484/Package.xml
Loading io standards from C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Program/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/ipcore_dir/hdmi_in_fifo.ncf]
Finished Parsing UCF File [C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/ipcore_dir/hdmi_in_fifo.ncf]
Parsing UCF File [C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/hdmi_verify.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'clk_50m' [C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/hdmi_verify.ucf:7]
Finished Parsing UCF File [C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/hdmi_verify.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'CLOCK_IN_50M', timing constraint is ignored [C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify/hdmi_verify.ucf:8]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 9483d644
link_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 639.180 ; gain = 175.480
create_interface gpio
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/liuzh_000/Documents/GE/B Project/hdmi_verify\planAhead_pid12308.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Mar 19 21:23:39 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
