// Seed: 1484235710
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input supply1 id_2,
    output wand id_3,
    input wand id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7
);
  integer id_9;
  initial begin
    `define pp_10 0
  end
  assign id_3 = "" - 1 == 1;
endmodule
macromodule module_1 (
    output wire id_0,
    input wor id_1,
    input uwire id_2,
    output wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input logic id_6,
    input wand id_7,
    input uwire id_8,
    output wire id_9,
    output supply0 id_10,
    input supply1 id_11,
    output tri id_12
    , id_19,
    output tri id_13,
    input supply1 id_14,
    input tri0 id_15,
    output wor id_16,
    input tri1 id_17
);
  tri id_20 = 1'b0;
  module_0(
      id_0, id_16, id_15, id_13, id_4, id_2, id_17, id_11
  );
  assign id_19 = 1;
  always begin
    assign {1, id_20, 1, id_7, id_4, id_4, 1} = id_6;
  end
  wire id_21;
endmodule
