

================================================================
== Vivado HLS Report for 'devuelveAuxArray'
================================================================
* Date:           Tue Jul 14 13:29:08 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2049|  2049|  2049|  2049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- lp3     |  2047|  2047|         2|          1|          1|  2047|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_5 (4)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i32* %bufIn_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str75, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str79, [1 x i8]* @p_str80)

ST_1: StgValue_6 (5)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str69, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str73, [1 x i8]* @p_str74)

ST_1: StgValue_7 (6)  [1/1] 1.77ns  loc: axi_algorithm.cpp:42
.preheader.preheader:2  br label %0


 <State 2>: 6.11ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i11 [ 0, %.preheader.preheader ], [ %i_2, %1 ]

ST_2: exitcond (9)  [1/1] 2.94ns  loc: axi_algorithm.cpp:42
:1  %exitcond = icmp eq i11 %i, -1

ST_2: i_2 (10)  [1/1] 2.86ns  loc: axi_algorithm.cpp:45
:2  %i_2 = add i11 %i, 1

ST_2: StgValue_11 (11)  [1/1] 0.00ns  loc: axi_algorithm.cpp:42
:3  br i1 %exitcond, label %2, label %1

ST_2: i_2_cast (18)  [1/1] 0.00ns  loc: axi_algorithm.cpp:45
:5  %i_2_cast = zext i11 %i_2 to i32

ST_2: arrayAuxiliar_V_addr (19)  [1/1] 0.00ns  loc: axi_algorithm.cpp:45
:6  %arrayAuxiliar_V_addr = getelementptr [2048 x i32]* @arrayAuxiliar_V, i32 0, i32 %i_2_cast

ST_2: arrayAuxiliar_V_load (20)  [2/2] 3.25ns  loc: axi_algorithm.cpp:45
:7  %arrayAuxiliar_V_load = load i32* %arrayAuxiliar_V_addr, align 4


 <State 3>: 6.51ns
ST_3: i_cast2 (13)  [1/1] 0.00ns  loc: axi_algorithm.cpp:42
:0  %i_cast2 = zext i11 %i to i32

ST_3: empty (14)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2047, i64 2047, i64 2047)

ST_3: StgValue_17 (15)  [1/1] 0.00ns  loc: axi_algorithm.cpp:43
:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_3: tmp (16)  [1/1] 0.00ns  loc: axi_algorithm.cpp:43
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str)

ST_3: StgValue_19 (17)  [1/1] 0.00ns  loc: axi_algorithm.cpp:44
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_3: arrayAuxiliar_V_load (20)  [1/2] 3.25ns  loc: axi_algorithm.cpp:45
:7  %arrayAuxiliar_V_load = load i32* %arrayAuxiliar_V_addr, align 4

ST_3: arrayAuxiliar_V_addr_1 (21)  [1/1] 0.00ns  loc: axi_algorithm.cpp:45
:8  %arrayAuxiliar_V_addr_1 = getelementptr [2048 x i32]* @arrayAuxiliar_V, i32 0, i32 %i_cast2

ST_3: StgValue_22 (22)  [1/1] 3.25ns  loc: axi_algorithm.cpp:45
:9  store i32 %arrayAuxiliar_V_load, i32* %arrayAuxiliar_V_addr_1, align 4

ST_3: StgValue_23 (23)  [1/1] 2.32ns  loc: axi_algorithm.cpp:46
:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %aux_array_V, i32 %arrayAuxiliar_V_load)

ST_3: empty_19 (24)  [1/1] 0.00ns  loc: axi_algorithm.cpp:47
:11  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp)

ST_3: StgValue_25 (25)  [1/1] 0.00ns  loc: axi_algorithm.cpp:42
:12  br label %0


 <State 4>: 5.58ns
ST_4: bufIn_0_V_read (27)  [1/1] 2.32ns  loc: axi_algorithm.cpp:48
:0  %bufIn_0_V_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %bufIn_0_V)

ST_4: StgValue_27 (28)  [1/1] 3.25ns  loc: axi_algorithm.cpp:48
:1  store i32 %bufIn_0_V_read, i32* getelementptr inbounds ([2048 x i32]* @arrayAuxiliar_V, i32 0, i32 2047), align 4

ST_4: StgValue_28 (29)  [1/1] 2.32ns  loc: axi_algorithm.cpp:49
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %aux_array_V, i32 %bufIn_0_V_read)

ST_4: StgValue_29 (30)  [1/1] 0.00ns  loc: axi_algorithm.cpp:50
:3  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', axi_algorithm.cpp:45) [8]  (1.77 ns)

 <State 2>: 6.11ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', axi_algorithm.cpp:45) [8]  (0 ns)
	'add' operation ('i', axi_algorithm.cpp:45) [10]  (2.86 ns)
	'getelementptr' operation ('arrayAuxiliar_V_addr', axi_algorithm.cpp:45) [19]  (0 ns)
	'load' operation ('arrayAuxiliar_V_load', axi_algorithm.cpp:45) on array 'arrayAuxiliar_V' [20]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('arrayAuxiliar_V_load', axi_algorithm.cpp:45) on array 'arrayAuxiliar_V' [20]  (3.25 ns)
	'store' operation (axi_algorithm.cpp:45) of variable 'arrayAuxiliar_V_load', axi_algorithm.cpp:45 on array 'arrayAuxiliar_V' [22]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	fifo read on port 'bufIn_0_V' (axi_algorithm.cpp:48) [27]  (2.32 ns)
	'store' operation (axi_algorithm.cpp:48) of variable 'bufIn_0_V_read', axi_algorithm.cpp:48 on array 'arrayAuxiliar_V' [28]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
