<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>uart_rx</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>i_Clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_Clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>uart_rx</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f484dedb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>uart_rx</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f484dedb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>testbench</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f2cb4738</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fa72171f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_Clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_Rx_Serial</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_nRst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_Rx_DV</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_Rx_Byte</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>CLKS_PER_BIT</spirit:name>
        <spirit:displayName>Clks Per Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLKS_PER_BIT">868</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/uart_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f484dedb</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/uart_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/testbench.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/testbench_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/uart_rx_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fa72171f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>uart_rx_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">uart_rx_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CLKS_PER_BIT</spirit:name>
      <spirit:displayName>Clks Per Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLKS_PER_BIT">868</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>uart_rx_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-09-17T21:27:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13417d99_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf85cfc_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b483968_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d0f66c1_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dadd023_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d356f2_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ce289c4_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76236c2_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a28df3b_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51111912_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@243c4e13_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c2301a9_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@226ce8bb_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42d941a2_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fea926_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f6bd5c4_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7495bd30_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72a35348_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@472376f1_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@342e94b1_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e6049be_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@695f64f4_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d7b31e_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ad05455_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b4c6d80_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cd2e4a1_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ac0c058_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@645011dc_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b209fa8_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30f30bf8_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37b408ef_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f63024b_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11b09c13_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@727c1114_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35f3a11f_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69d5384d_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a10b15c_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7db9a43_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47dae080_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57248385_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ceca566_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@761ce187_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13d6afe1_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@769deed5_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b30af37_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61644666_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@627a2f6e_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4029e7b5_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f95c15b_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19379590_ARCHIVE_LOCATION">/mnt/projects/xilinx/projects/ip_repo/uart_rx</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1c9e9a72"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5a76a1c2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="82f837b8"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="288c3f7d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="33c15b45"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
