============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 22 2023  02:36:58 am
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                 Leakage  
   Gate    Instances    Area   Power (nW)     Library    
---------------------------------------------------------
ADDFX1           868  4452.840    281.428    fast_vdd1v0 
ADDHX1             3    11.286      0.806    fast_vdd1v0 
AND2XL             1     1.368      0.077    fast_vdd1v0 
AOI21XL            1     1.710      0.058    fast_vdd1v0 
INVXL              1     0.684      0.034    fast_vdd1v0 
NAND2BX1           3     4.104      0.308    fast_vdd1v0 
NAND2BXL           1     1.368      0.086    fast_vdd1v0 
NAND2X1            1     1.026      0.070    fast_vdd1v0 
NAND2XL            1     1.026      0.047    fast_vdd1v0 
NOR2BX1            1     1.368      0.098    fast_vdd1v0 
OAI2BB1X1          1     1.710      0.118    fast_vdd1v0 
XNOR2X1           38    90.972      6.819    fast_vdd1v0 
---------------------------------------------------------
total            920  4569.462    289.949                


                                           Leakage  Leakage 
     Type      Instances   Area   Area % Power (nW) Power % 
------------------------------------------------------------
inverter               1    0.684    0.0      0.034     0.0 
logic                919 4568.778  100.0    289.915   100.0 
physical_cells         0    0.000    0.0      0.000     0.0 
------------------------------------------------------------
total                920 4569.462  100.0    289.949   100.0 

