

================================================================
== Vivado HLS Report for 'ld_weights5'
================================================================
* Date:           Sun Oct 30 00:20:22 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  119281|  119281|  119281|  119281|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  119280|  119280|       994|          -|          -|   120|    no    |
        | + Loop 1.1          |     992|     992|        62|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |      60|      60|        12|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1  |      10|      10|         2|          -|          -|     5|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:201]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.48ns)   --->   "%icmp_ln201 = icmp eq i7 %i_0, -8" [lenet/lenet_hls.cpp:201]   --->   Operation 9 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [lenet/lenet_hls.cpp:201]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %2, label %.preheader2.preheader" [lenet/lenet_hls.cpp:201]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %i_0, i4 0)" [lenet/lenet_hls.cpp:205]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i11 %tmp to i12" [lenet/lenet_hls.cpp:202]   --->   Operation 14 'zext' 'zext_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:202]   --->   Operation 15 'br' <Predicate = (!icmp_ln201)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:210]   --->   Operation 16 'ret' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %.preheader2.preheader ], [ %j, %.preheader2.loopexit ]"   --->   Operation 17 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.36ns)   --->   "%icmp_ln202 = icmp eq i5 %j_0, -16" [lenet/lenet_hls.cpp:202]   --->   Operation 18 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 19 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [lenet/lenet_hls.cpp:202]   --->   Operation 20 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %.loopexit.loopexit, label %.preheader1.preheader" [lenet/lenet_hls.cpp:202]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i5 %j_0 to i12" [lenet/lenet_hls.cpp:205]   --->   Operation 22 'zext' 'zext_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.63ns)   --->   "%add_ln205 = add i12 %zext_ln202, %zext_ln205" [lenet/lenet_hls.cpp:205]   --->   Operation 23 'add' 'add_ln205' <Predicate = (!icmp_ln202)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i12 %add_ln205 to i64" [lenet/lenet_hls.cpp:205]   --->   Operation 24 'zext' 'zext_ln205_1' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %add_ln205, i2 0)" [lenet/lenet_hls.cpp:205]   --->   Operation 25 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln205_3 = zext i14 %tmp_1 to i64" [lenet/lenet_hls.cpp:205]   --->   Operation 26 'zext' 'zext_ln205_3' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.81ns)   --->   "%add_ln205_1 = add i64 %zext_ln205_1, %zext_ln205_3" [lenet/lenet_hls.cpp:205]   --->   Operation 27 'add' 'add_ln205_1' <Predicate = (!icmp_ln202)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:203]   --->   Operation 28 'br' <Predicate = (!icmp_ln202)> <Delay = 1.76>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 29 'br' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.05>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %.preheader1.preheader ], [ %k, %.preheader1.loopexit ]"   --->   Operation 30 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln203 = icmp eq i3 %k_0, -3" [lenet/lenet_hls.cpp:203]   --->   Operation 31 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 32 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [lenet/lenet_hls.cpp:203]   --->   Operation 33 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %.preheader2.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:203]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln205_2 = zext i3 %k_0 to i64" [lenet/lenet_hls.cpp:205]   --->   Operation 35 'zext' 'zext_ln205_2' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.94ns)   --->   "%add_ln205_2 = add i64 %add_ln205_1, %zext_ln205_2" [lenet/lenet_hls.cpp:205]   --->   Operation 36 'add' 'add_ln205_2' <Predicate = (!icmp_ln203)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i64 %add_ln205_2 to i17" [lenet/lenet_hls.cpp:205]   --->   Operation 37 'trunc' 'trunc_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln205_1 = trunc i64 %add_ln205_2 to i15" [lenet/lenet_hls.cpp:205]   --->   Operation 38 'trunc' 'trunc_ln205_1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %trunc_ln205_1, i2 0)" [lenet/lenet_hls.cpp:205]   --->   Operation 39 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.10ns)   --->   "%add_ln205_3 = add i17 %trunc_ln205, %p_shl1_cast" [lenet/lenet_hls.cpp:205]   --->   Operation 40 'add' 'add_ln205_3' <Predicate = (!icmp_ln203)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:204]   --->   Operation 41 'br' <Predicate = (!icmp_ln203)> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 42 'br' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.36>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%l_0 = phi i3 [ %l, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 43 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.13ns)   --->   "%icmp_ln204 = icmp eq i3 %l_0, -3" [lenet/lenet_hls.cpp:204]   --->   Operation 44 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 45 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.65ns)   --->   "%l = add i3 %l_0, 1" [lenet/lenet_hls.cpp:204]   --->   Operation 46 'add' 'l' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln204, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:204]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln205_4 = zext i3 %l_0 to i17" [lenet/lenet_hls.cpp:205]   --->   Operation 48 'zext' 'zext_ln205_4' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.10ns)   --->   "%add_ln205_4 = add i17 %add_ln205_3, %zext_ln205_4" [lenet/lenet_hls.cpp:205]   --->   Operation 49 'add' 'add_ln205_4' <Predicate = (!icmp_ln204)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln205_5 = zext i17 %add_ln205_4 to i64" [lenet/lenet_hls.cpp:205]   --->   Operation 50 'zext' 'zext_ln205_5' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%weights5_addr = getelementptr [48000 x float]* %weights5, i64 0, i64 %zext_ln205_5" [lenet/lenet_hls.cpp:205]   --->   Operation 51 'getelementptr' 'weights5_addr' <Predicate = (!icmp_ln204)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (3.25ns)   --->   "%weights5_load = load float* %weights5_addr, align 4" [lenet/lenet_hls.cpp:205]   --->   Operation 52 'load' 'weights5_load' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48000> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 53 'br' <Predicate = (icmp_ln204)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%weights5_buf_addr = getelementptr [48000 x float]* %weights5_buf, i64 0, i64 %zext_ln205_5" [lenet/lenet_hls.cpp:205]   --->   Operation 54 'getelementptr' 'weights5_buf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (3.25ns)   --->   "%weights5_load = load float* %weights5_addr, align 4" [lenet/lenet_hls.cpp:205]   --->   Operation 55 'load' 'weights5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48000> <RAM>
ST_6 : Operation 56 [1/1] (3.25ns)   --->   "store float %weights5_load, float* %weights5_buf_addr, align 4" [lenet/lenet_hls.cpp:205]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48000> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:204]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights5_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln201          (br               ) [ 0111111]
i_0               (phi              ) [ 0010000]
icmp_ln201        (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111111]
br_ln201          (br               ) [ 0000000]
tmp               (bitconcatenate   ) [ 0000000]
zext_ln202        (zext             ) [ 0001111]
br_ln202          (br               ) [ 0011111]
ret_ln210         (ret              ) [ 0000000]
j_0               (phi              ) [ 0001000]
icmp_ln202        (icmp             ) [ 0011111]
empty_18          (speclooptripcount) [ 0000000]
j                 (add              ) [ 0011111]
br_ln202          (br               ) [ 0000000]
zext_ln205        (zext             ) [ 0000000]
add_ln205         (add              ) [ 0000000]
zext_ln205_1      (zext             ) [ 0000000]
tmp_1             (bitconcatenate   ) [ 0000000]
zext_ln205_3      (zext             ) [ 0000000]
add_ln205_1       (add              ) [ 0000111]
br_ln203          (br               ) [ 0011111]
br_ln0            (br               ) [ 0111111]
k_0               (phi              ) [ 0000100]
icmp_ln203        (icmp             ) [ 0011111]
empty_19          (speclooptripcount) [ 0000000]
k                 (add              ) [ 0011111]
br_ln203          (br               ) [ 0000000]
zext_ln205_2      (zext             ) [ 0000000]
add_ln205_2       (add              ) [ 0000000]
trunc_ln205       (trunc            ) [ 0000000]
trunc_ln205_1     (trunc            ) [ 0000000]
p_shl1_cast       (bitconcatenate   ) [ 0000000]
add_ln205_3       (add              ) [ 0000011]
br_ln204          (br               ) [ 0011111]
br_ln0            (br               ) [ 0011111]
l_0               (phi              ) [ 0000010]
icmp_ln204        (icmp             ) [ 0011111]
empty_20          (speclooptripcount) [ 0000000]
l                 (add              ) [ 0011111]
br_ln204          (br               ) [ 0000000]
zext_ln205_4      (zext             ) [ 0000000]
add_ln205_4       (add              ) [ 0000000]
zext_ln205_5      (zext             ) [ 0000001]
weights5_addr     (getelementptr    ) [ 0000001]
br_ln0            (br               ) [ 0011111]
weights5_buf_addr (getelementptr    ) [ 0000000]
weights5_load     (load             ) [ 0000000]
store_ln205       (store            ) [ 0000000]
br_ln204          (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights5_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights5_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="weights5_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="17" slack="0"/>
<pin id="46" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights5_addr/5 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="16" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights5_load/5 "/>
</bind>
</comp>

<comp id="55" class="1004" name="weights5_buf_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="17" slack="1"/>
<pin id="59" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights5_buf_addr/6 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln205_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/6 "/>
</bind>
</comp>

<comp id="69" class="1005" name="i_0_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="1"/>
<pin id="71" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_0_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="j_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="1"/>
<pin id="82" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="k_0_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="1"/>
<pin id="93" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="k_0_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="102" class="1005" name="l_0_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="1"/>
<pin id="104" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="l_0_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln201_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="7" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln202_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln202_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln205_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln205_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="1"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln205_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln205_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_3/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln205_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="14" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln203_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln205_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_2/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln205_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="1"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205_2/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln205_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln205/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln205_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln205_1/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_shl1_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="0" index="1" bw="15" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln205_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="17" slack="0"/>
<pin id="219" dir="0" index="1" bw="17" slack="0"/>
<pin id="220" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205_3/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln204_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="l_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln205_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_4/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln205_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="17" slack="1"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205_4/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln205_5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_5/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="257" class="1005" name="zext_ln202_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="1"/>
<pin id="259" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln202 "/>
</bind>
</comp>

<comp id="265" class="1005" name="j_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="270" class="1005" name="add_ln205_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln205_1 "/>
</bind>
</comp>

<comp id="278" class="1005" name="k_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="283" class="1005" name="add_ln205_3_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="17" slack="1"/>
<pin id="285" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln205_3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="l_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="296" class="1005" name="zext_ln205_5_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln205_5 "/>
</bind>
</comp>

<comp id="301" class="1005" name="weights5_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="1"/>
<pin id="303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights5_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="40" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="49" pin="3"/><net_sink comp="62" pin=1"/></net>

<net id="68"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="73" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="73" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="73" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="84" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="84" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="84" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="153" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="158" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="95" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="95" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="95" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="196" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="196" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="201" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="209" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="106" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="106" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="106" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="255"><net_src comp="119" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="260"><net_src comp="133" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="268"><net_src comp="143" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="273"><net_src comp="174" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="281"><net_src comp="186" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="286"><net_src comp="217" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="294"><net_src comp="229" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="299"><net_src comp="244" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="304"><net_src comp="42" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights5_buf | {6 }
 - Input state : 
	Port: ld_weights5 : weights5 | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln201 : 1
		i : 1
		br_ln201 : 2
		tmp : 1
		zext_ln202 : 2
	State 3
		icmp_ln202 : 1
		j : 1
		br_ln202 : 2
		zext_ln205 : 1
		add_ln205 : 2
		zext_ln205_1 : 3
		tmp_1 : 3
		zext_ln205_3 : 4
		add_ln205_1 : 5
	State 4
		icmp_ln203 : 1
		k : 1
		br_ln203 : 2
		zext_ln205_2 : 1
		add_ln205_2 : 2
		trunc_ln205 : 3
		trunc_ln205_1 : 3
		p_shl1_cast : 4
		add_ln205_3 : 5
	State 5
		icmp_ln204 : 1
		l : 1
		br_ln204 : 2
		zext_ln205_4 : 1
		add_ln205_4 : 2
		zext_ln205_5 : 3
		weights5_addr : 4
		weights5_load : 5
	State 6
		store_ln205 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i_fu_119       |    0    |    15   |
|          |       j_fu_143       |    0    |    15   |
|          |   add_ln205_fu_153   |    0    |    13   |
|          |  add_ln205_1_fu_174  |    0    |    19   |
|    add   |       k_fu_186       |    0    |    12   |
|          |  add_ln205_2_fu_196  |    0    |    21   |
|          |  add_ln205_3_fu_217  |    0    |    24   |
|          |       l_fu_229       |    0    |    12   |
|          |  add_ln205_4_fu_239  |    0    |    24   |
|----------|----------------------|---------|---------|
|          |   icmp_ln201_fu_113  |    0    |    11   |
|   icmp   |   icmp_ln202_fu_137  |    0    |    11   |
|          |   icmp_ln203_fu_180  |    0    |    9    |
|          |   icmp_ln204_fu_223  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_125      |    0    |    0    |
|bitconcatenate|     tmp_1_fu_162     |    0    |    0    |
|          |  p_shl1_cast_fu_209  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln202_fu_133  |    0    |    0    |
|          |   zext_ln205_fu_149  |    0    |    0    |
|          |  zext_ln205_1_fu_158 |    0    |    0    |
|   zext   |  zext_ln205_3_fu_170 |    0    |    0    |
|          |  zext_ln205_2_fu_192 |    0    |    0    |
|          |  zext_ln205_4_fu_235 |    0    |    0    |
|          |  zext_ln205_5_fu_244 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln205_fu_201  |    0    |    0    |
|          | trunc_ln205_1_fu_205 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   195   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln205_1_reg_270 |   64   |
| add_ln205_3_reg_283 |   17   |
|      i_0_reg_69     |    7   |
|      i_reg_252      |    7   |
|      j_0_reg_80     |    5   |
|      j_reg_265      |    5   |
|      k_0_reg_91     |    3   |
|      k_reg_278      |    3   |
|     l_0_reg_102     |    3   |
|      l_reg_291      |    3   |
|weights5_addr_reg_301|   16   |
|  zext_ln202_reg_257 |   12   |
| zext_ln205_5_reg_296|   64   |
+---------------------+--------+
|        Total        |   209  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   195  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   209  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   209  |   204  |
+-----------+--------+--------+--------+
