module ring_counter (input clk,reset,
output reg [3:0] q);
always @(posedge clk or posedge reset)
begin
if (reset)
q <= 4'b0001;
else
q <= {q[2:0], q[3]};
end
endmodule

module johnson_counter (
input clk,
input reset,
output reg [3:0] q
);
always @(posedge clk or posedge reset)
begin
if (reset)
q <= 4'b0000;
else
q <= {~q[0], q[3:1]};
end
endmodule
