Version 3.2 HI-TECH Software Intermediate Code
"88 MISC.h
[v _MSC_CleanBufferInt `(v ~T0 @X0 0 ef2`*ui`ui ]
"235 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24j10.h
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"185 RF.h
[v _RF_Enable `(v ~T0 @X0 0 ef ]
"310 IR.h
[v _IR_CalculateCodesize `(uc ~T0 @X0 0 ef1`*Cui ]
"83 SYSTEM.h
[v _System_State `Vuc ~T0 @X0 0 e ]
"619 FLASH.h
[v _Flash_Status `uc ~T0 @X0 0 e ]
"630
[v _FSH_Write_IR_RF `(uc ~T0 @X0 0 ef ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f24j10.h: 49: extern volatile unsigned char PORTA @ 0xF80;
"51 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic18f24j10.h
[; ;pic18f24j10.h: 51: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f24j10.h: 54: typedef union {
[; ;pic18f24j10.h: 55: struct {
[; ;pic18f24j10.h: 56: unsigned RA0 :1;
[; ;pic18f24j10.h: 57: unsigned RA1 :1;
[; ;pic18f24j10.h: 58: unsigned RA2 :1;
[; ;pic18f24j10.h: 59: unsigned RA3 :1;
[; ;pic18f24j10.h: 60: unsigned :1;
[; ;pic18f24j10.h: 61: unsigned RA5 :1;
[; ;pic18f24j10.h: 62: };
[; ;pic18f24j10.h: 63: struct {
[; ;pic18f24j10.h: 64: unsigned AN0 :1;
[; ;pic18f24j10.h: 65: unsigned AN1 :1;
[; ;pic18f24j10.h: 66: unsigned AN2 :1;
[; ;pic18f24j10.h: 67: unsigned AN3 :1;
[; ;pic18f24j10.h: 68: unsigned :1;
[; ;pic18f24j10.h: 69: unsigned AN4 :1;
[; ;pic18f24j10.h: 70: };
[; ;pic18f24j10.h: 71: struct {
[; ;pic18f24j10.h: 72: unsigned :2;
[; ;pic18f24j10.h: 73: unsigned VREFM :1;
[; ;pic18f24j10.h: 74: unsigned VREFP :1;
[; ;pic18f24j10.h: 75: unsigned :1;
[; ;pic18f24j10.h: 76: unsigned SS1 :1;
[; ;pic18f24j10.h: 77: };
[; ;pic18f24j10.h: 78: struct {
[; ;pic18f24j10.h: 79: unsigned :2;
[; ;pic18f24j10.h: 80: unsigned CVREF :1;
[; ;pic18f24j10.h: 81: unsigned :2;
[; ;pic18f24j10.h: 82: unsigned C2OUT :1;
[; ;pic18f24j10.h: 83: };
[; ;pic18f24j10.h: 84: struct {
[; ;pic18f24j10.h: 85: unsigned :5;
[; ;pic18f24j10.h: 86: unsigned NOT_SS1 :1;
[; ;pic18f24j10.h: 87: };
[; ;pic18f24j10.h: 88: struct {
[; ;pic18f24j10.h: 89: unsigned :5;
[; ;pic18f24j10.h: 90: unsigned nSS1 :1;
[; ;pic18f24j10.h: 91: };
[; ;pic18f24j10.h: 92: struct {
[; ;pic18f24j10.h: 93: unsigned :5;
[; ;pic18f24j10.h: 94: unsigned LVDIN :1;
[; ;pic18f24j10.h: 95: };
[; ;pic18f24j10.h: 96: struct {
[; ;pic18f24j10.h: 97: unsigned :4;
[; ;pic18f24j10.h: 98: unsigned RA4 :1;
[; ;pic18f24j10.h: 99: };
[; ;pic18f24j10.h: 100: struct {
[; ;pic18f24j10.h: 101: unsigned :6;
[; ;pic18f24j10.h: 102: unsigned RA6 :1;
[; ;pic18f24j10.h: 103: };
[; ;pic18f24j10.h: 104: struct {
[; ;pic18f24j10.h: 105: unsigned :7;
[; ;pic18f24j10.h: 106: unsigned RA7 :1;
[; ;pic18f24j10.h: 107: };
[; ;pic18f24j10.h: 108: struct {
[; ;pic18f24j10.h: 109: unsigned :7;
[; ;pic18f24j10.h: 110: unsigned RJPU :1;
[; ;pic18f24j10.h: 111: };
[; ;pic18f24j10.h: 112: struct {
[; ;pic18f24j10.h: 113: unsigned ULPWUIN :1;
[; ;pic18f24j10.h: 114: };
[; ;pic18f24j10.h: 115: } PORTAbits_t;
[; ;pic18f24j10.h: 116: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f24j10.h: 235: extern volatile unsigned char PORTB @ 0xF81;
"237
[; ;pic18f24j10.h: 237: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f24j10.h: 240: typedef union {
[; ;pic18f24j10.h: 241: struct {
[; ;pic18f24j10.h: 242: unsigned RB0 :1;
[; ;pic18f24j10.h: 243: unsigned RB1 :1;
[; ;pic18f24j10.h: 244: unsigned RB2 :1;
[; ;pic18f24j10.h: 245: unsigned RB3 :1;
[; ;pic18f24j10.h: 246: unsigned RB4 :1;
[; ;pic18f24j10.h: 247: unsigned RB5 :1;
[; ;pic18f24j10.h: 248: unsigned RB6 :1;
[; ;pic18f24j10.h: 249: unsigned RB7 :1;
[; ;pic18f24j10.h: 250: };
[; ;pic18f24j10.h: 251: struct {
[; ;pic18f24j10.h: 252: unsigned INT0 :1;
[; ;pic18f24j10.h: 253: unsigned INT1 :1;
[; ;pic18f24j10.h: 254: unsigned INT2 :1;
[; ;pic18f24j10.h: 255: unsigned CCP2 :1;
[; ;pic18f24j10.h: 256: unsigned KBI0 :1;
[; ;pic18f24j10.h: 257: unsigned KBI1 :1;
[; ;pic18f24j10.h: 258: unsigned KBI2 :1;
[; ;pic18f24j10.h: 259: unsigned KBI3 :1;
[; ;pic18f24j10.h: 260: };
[; ;pic18f24j10.h: 261: struct {
[; ;pic18f24j10.h: 262: unsigned AN12 :1;
[; ;pic18f24j10.h: 263: unsigned AN10 :1;
[; ;pic18f24j10.h: 264: unsigned AN8 :1;
[; ;pic18f24j10.h: 265: unsigned AN9 :1;
[; ;pic18f24j10.h: 266: unsigned AN11 :1;
[; ;pic18f24j10.h: 267: unsigned T0CKI :1;
[; ;pic18f24j10.h: 268: unsigned PGC :1;
[; ;pic18f24j10.h: 269: unsigned PGD :1;
[; ;pic18f24j10.h: 270: };
[; ;pic18f24j10.h: 271: struct {
[; ;pic18f24j10.h: 272: unsigned FLT0 :1;
[; ;pic18f24j10.h: 273: unsigned :4;
[; ;pic18f24j10.h: 274: unsigned C1OUT :1;
[; ;pic18f24j10.h: 275: };
[; ;pic18f24j10.h: 276: struct {
[; ;pic18f24j10.h: 277: unsigned :3;
[; ;pic18f24j10.h: 278: unsigned CCP2_PA2 :1;
[; ;pic18f24j10.h: 279: };
[; ;pic18f24j10.h: 280: } PORTBbits_t;
[; ;pic18f24j10.h: 281: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f24j10.h: 420: extern volatile unsigned char PORTC @ 0xF82;
"422
[; ;pic18f24j10.h: 422: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f24j10.h: 425: typedef union {
[; ;pic18f24j10.h: 426: struct {
[; ;pic18f24j10.h: 427: unsigned RC0 :1;
[; ;pic18f24j10.h: 428: unsigned RC1 :1;
[; ;pic18f24j10.h: 429: unsigned RC2 :1;
[; ;pic18f24j10.h: 430: unsigned RC3 :1;
[; ;pic18f24j10.h: 431: unsigned RC4 :1;
[; ;pic18f24j10.h: 432: unsigned RC5 :1;
[; ;pic18f24j10.h: 433: unsigned RC6 :1;
[; ;pic18f24j10.h: 434: unsigned RC7 :1;
[; ;pic18f24j10.h: 435: };
[; ;pic18f24j10.h: 436: struct {
[; ;pic18f24j10.h: 437: unsigned T1OSO :1;
[; ;pic18f24j10.h: 438: unsigned T1OSI :1;
[; ;pic18f24j10.h: 439: unsigned CCP1 :1;
[; ;pic18f24j10.h: 440: unsigned SCK1 :1;
[; ;pic18f24j10.h: 441: unsigned SDI1 :1;
[; ;pic18f24j10.h: 442: unsigned SDO1 :1;
[; ;pic18f24j10.h: 443: unsigned TX :1;
[; ;pic18f24j10.h: 444: unsigned RX :1;
[; ;pic18f24j10.h: 445: };
[; ;pic18f24j10.h: 446: struct {
[; ;pic18f24j10.h: 447: unsigned T1CKI :1;
[; ;pic18f24j10.h: 448: unsigned CCP2 :1;
[; ;pic18f24j10.h: 449: unsigned P1A :1;
[; ;pic18f24j10.h: 450: unsigned SCL1 :1;
[; ;pic18f24j10.h: 451: unsigned SDA1 :1;
[; ;pic18f24j10.h: 452: unsigned :1;
[; ;pic18f24j10.h: 453: unsigned CK :1;
[; ;pic18f24j10.h: 454: unsigned DT :1;
[; ;pic18f24j10.h: 455: };
[; ;pic18f24j10.h: 456: struct {
[; ;pic18f24j10.h: 457: unsigned :3;
[; ;pic18f24j10.h: 458: unsigned SCK :1;
[; ;pic18f24j10.h: 459: unsigned SDI :1;
[; ;pic18f24j10.h: 460: unsigned SDO :1;
[; ;pic18f24j10.h: 461: };
[; ;pic18f24j10.h: 462: struct {
[; ;pic18f24j10.h: 463: unsigned :3;
[; ;pic18f24j10.h: 464: unsigned SCL :1;
[; ;pic18f24j10.h: 465: unsigned SDA :1;
[; ;pic18f24j10.h: 466: };
[; ;pic18f24j10.h: 467: struct {
[; ;pic18f24j10.h: 468: unsigned :2;
[; ;pic18f24j10.h: 469: unsigned PA1 :1;
[; ;pic18f24j10.h: 470: };
[; ;pic18f24j10.h: 471: struct {
[; ;pic18f24j10.h: 472: unsigned :1;
[; ;pic18f24j10.h: 473: unsigned PA2 :1;
[; ;pic18f24j10.h: 474: };
[; ;pic18f24j10.h: 475: } PORTCbits_t;
[; ;pic18f24j10.h: 476: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f24j10.h: 630: extern volatile unsigned char LATA @ 0xF89;
"632
[; ;pic18f24j10.h: 632: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f24j10.h: 635: typedef union {
[; ;pic18f24j10.h: 636: struct {
[; ;pic18f24j10.h: 637: unsigned LATA0 :1;
[; ;pic18f24j10.h: 638: unsigned LATA1 :1;
[; ;pic18f24j10.h: 639: unsigned LATA2 :1;
[; ;pic18f24j10.h: 640: unsigned LATA3 :1;
[; ;pic18f24j10.h: 641: unsigned :1;
[; ;pic18f24j10.h: 642: unsigned LATA5 :1;
[; ;pic18f24j10.h: 643: };
[; ;pic18f24j10.h: 644: struct {
[; ;pic18f24j10.h: 645: unsigned LA0 :1;
[; ;pic18f24j10.h: 646: };
[; ;pic18f24j10.h: 647: struct {
[; ;pic18f24j10.h: 648: unsigned :1;
[; ;pic18f24j10.h: 649: unsigned LA1 :1;
[; ;pic18f24j10.h: 650: };
[; ;pic18f24j10.h: 651: struct {
[; ;pic18f24j10.h: 652: unsigned :2;
[; ;pic18f24j10.h: 653: unsigned LA2 :1;
[; ;pic18f24j10.h: 654: };
[; ;pic18f24j10.h: 655: struct {
[; ;pic18f24j10.h: 656: unsigned :3;
[; ;pic18f24j10.h: 657: unsigned LA3 :1;
[; ;pic18f24j10.h: 658: };
[; ;pic18f24j10.h: 659: struct {
[; ;pic18f24j10.h: 660: unsigned :4;
[; ;pic18f24j10.h: 661: unsigned LA4 :1;
[; ;pic18f24j10.h: 662: };
[; ;pic18f24j10.h: 663: struct {
[; ;pic18f24j10.h: 664: unsigned :5;
[; ;pic18f24j10.h: 665: unsigned LA5 :1;
[; ;pic18f24j10.h: 666: };
[; ;pic18f24j10.h: 667: struct {
[; ;pic18f24j10.h: 668: unsigned :6;
[; ;pic18f24j10.h: 669: unsigned LA6 :1;
[; ;pic18f24j10.h: 670: };
[; ;pic18f24j10.h: 671: struct {
[; ;pic18f24j10.h: 672: unsigned :7;
[; ;pic18f24j10.h: 673: unsigned LA7 :1;
[; ;pic18f24j10.h: 674: };
[; ;pic18f24j10.h: 675: struct {
[; ;pic18f24j10.h: 676: unsigned :7;
[; ;pic18f24j10.h: 677: unsigned LATA7 :1;
[; ;pic18f24j10.h: 678: };
[; ;pic18f24j10.h: 679: } LATAbits_t;
[; ;pic18f24j10.h: 680: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f24j10.h: 754: extern volatile unsigned char LATB @ 0xF8A;
"756
[; ;pic18f24j10.h: 756: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f24j10.h: 759: typedef union {
[; ;pic18f24j10.h: 760: struct {
[; ;pic18f24j10.h: 761: unsigned LATB0 :1;
[; ;pic18f24j10.h: 762: unsigned LATB1 :1;
[; ;pic18f24j10.h: 763: unsigned LATB2 :1;
[; ;pic18f24j10.h: 764: unsigned LATB3 :1;
[; ;pic18f24j10.h: 765: unsigned LATB4 :1;
[; ;pic18f24j10.h: 766: unsigned LATB5 :1;
[; ;pic18f24j10.h: 767: unsigned LATB6 :1;
[; ;pic18f24j10.h: 768: unsigned LATB7 :1;
[; ;pic18f24j10.h: 769: };
[; ;pic18f24j10.h: 770: struct {
[; ;pic18f24j10.h: 771: unsigned LB0 :1;
[; ;pic18f24j10.h: 772: };
[; ;pic18f24j10.h: 773: struct {
[; ;pic18f24j10.h: 774: unsigned :1;
[; ;pic18f24j10.h: 775: unsigned LB1 :1;
[; ;pic18f24j10.h: 776: };
[; ;pic18f24j10.h: 777: struct {
[; ;pic18f24j10.h: 778: unsigned :2;
[; ;pic18f24j10.h: 779: unsigned LB2 :1;
[; ;pic18f24j10.h: 780: };
[; ;pic18f24j10.h: 781: struct {
[; ;pic18f24j10.h: 782: unsigned :3;
[; ;pic18f24j10.h: 783: unsigned LB3 :1;
[; ;pic18f24j10.h: 784: };
[; ;pic18f24j10.h: 785: struct {
[; ;pic18f24j10.h: 786: unsigned :4;
[; ;pic18f24j10.h: 787: unsigned LB4 :1;
[; ;pic18f24j10.h: 788: };
[; ;pic18f24j10.h: 789: struct {
[; ;pic18f24j10.h: 790: unsigned :5;
[; ;pic18f24j10.h: 791: unsigned LB5 :1;
[; ;pic18f24j10.h: 792: };
[; ;pic18f24j10.h: 793: struct {
[; ;pic18f24j10.h: 794: unsigned :6;
[; ;pic18f24j10.h: 795: unsigned LB6 :1;
[; ;pic18f24j10.h: 796: };
[; ;pic18f24j10.h: 797: struct {
[; ;pic18f24j10.h: 798: unsigned :7;
[; ;pic18f24j10.h: 799: unsigned LB7 :1;
[; ;pic18f24j10.h: 800: };
[; ;pic18f24j10.h: 801: } LATBbits_t;
[; ;pic18f24j10.h: 802: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f24j10.h: 886: extern volatile unsigned char LATC @ 0xF8B;
"888
[; ;pic18f24j10.h: 888: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f24j10.h: 891: typedef union {
[; ;pic18f24j10.h: 892: struct {
[; ;pic18f24j10.h: 893: unsigned LATC0 :1;
[; ;pic18f24j10.h: 894: unsigned LATC1 :1;
[; ;pic18f24j10.h: 895: unsigned LATC2 :1;
[; ;pic18f24j10.h: 896: unsigned LATC3 :1;
[; ;pic18f24j10.h: 897: unsigned LATC4 :1;
[; ;pic18f24j10.h: 898: unsigned LATC5 :1;
[; ;pic18f24j10.h: 899: unsigned LATC6 :1;
[; ;pic18f24j10.h: 900: unsigned LATC7 :1;
[; ;pic18f24j10.h: 901: };
[; ;pic18f24j10.h: 902: struct {
[; ;pic18f24j10.h: 903: unsigned LC0 :1;
[; ;pic18f24j10.h: 904: };
[; ;pic18f24j10.h: 905: struct {
[; ;pic18f24j10.h: 906: unsigned :1;
[; ;pic18f24j10.h: 907: unsigned LC1 :1;
[; ;pic18f24j10.h: 908: };
[; ;pic18f24j10.h: 909: struct {
[; ;pic18f24j10.h: 910: unsigned :2;
[; ;pic18f24j10.h: 911: unsigned LC2 :1;
[; ;pic18f24j10.h: 912: };
[; ;pic18f24j10.h: 913: struct {
[; ;pic18f24j10.h: 914: unsigned :3;
[; ;pic18f24j10.h: 915: unsigned LC3 :1;
[; ;pic18f24j10.h: 916: };
[; ;pic18f24j10.h: 917: struct {
[; ;pic18f24j10.h: 918: unsigned :4;
[; ;pic18f24j10.h: 919: unsigned LC4 :1;
[; ;pic18f24j10.h: 920: };
[; ;pic18f24j10.h: 921: struct {
[; ;pic18f24j10.h: 922: unsigned :5;
[; ;pic18f24j10.h: 923: unsigned LC5 :1;
[; ;pic18f24j10.h: 924: };
[; ;pic18f24j10.h: 925: struct {
[; ;pic18f24j10.h: 926: unsigned :6;
[; ;pic18f24j10.h: 927: unsigned LC6 :1;
[; ;pic18f24j10.h: 928: };
[; ;pic18f24j10.h: 929: struct {
[; ;pic18f24j10.h: 930: unsigned :7;
[; ;pic18f24j10.h: 931: unsigned LC7 :1;
[; ;pic18f24j10.h: 932: };
[; ;pic18f24j10.h: 933: } LATCbits_t;
[; ;pic18f24j10.h: 934: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f24j10.h: 1018: extern volatile unsigned char TRISA @ 0xF92;
"1020
[; ;pic18f24j10.h: 1020: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f24j10.h: 1023: extern volatile unsigned char DDRA @ 0xF92;
"1025
[; ;pic18f24j10.h: 1025: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f24j10.h: 1028: typedef union {
[; ;pic18f24j10.h: 1029: struct {
[; ;pic18f24j10.h: 1030: unsigned TRISA0 :1;
[; ;pic18f24j10.h: 1031: unsigned TRISA1 :1;
[; ;pic18f24j10.h: 1032: unsigned TRISA2 :1;
[; ;pic18f24j10.h: 1033: unsigned TRISA3 :1;
[; ;pic18f24j10.h: 1034: unsigned :1;
[; ;pic18f24j10.h: 1035: unsigned TRISA5 :1;
[; ;pic18f24j10.h: 1036: };
[; ;pic18f24j10.h: 1037: struct {
[; ;pic18f24j10.h: 1038: unsigned RA0 :1;
[; ;pic18f24j10.h: 1039: unsigned RA1 :1;
[; ;pic18f24j10.h: 1040: unsigned RA2 :1;
[; ;pic18f24j10.h: 1041: unsigned RA3 :1;
[; ;pic18f24j10.h: 1042: unsigned :1;
[; ;pic18f24j10.h: 1043: unsigned RA5 :1;
[; ;pic18f24j10.h: 1044: };
[; ;pic18f24j10.h: 1045: } TRISAbits_t;
[; ;pic18f24j10.h: 1046: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f24j10.h: 1099: typedef union {
[; ;pic18f24j10.h: 1100: struct {
[; ;pic18f24j10.h: 1101: unsigned TRISA0 :1;
[; ;pic18f24j10.h: 1102: unsigned TRISA1 :1;
[; ;pic18f24j10.h: 1103: unsigned TRISA2 :1;
[; ;pic18f24j10.h: 1104: unsigned TRISA3 :1;
[; ;pic18f24j10.h: 1105: unsigned :1;
[; ;pic18f24j10.h: 1106: unsigned TRISA5 :1;
[; ;pic18f24j10.h: 1107: };
[; ;pic18f24j10.h: 1108: struct {
[; ;pic18f24j10.h: 1109: unsigned RA0 :1;
[; ;pic18f24j10.h: 1110: unsigned RA1 :1;
[; ;pic18f24j10.h: 1111: unsigned RA2 :1;
[; ;pic18f24j10.h: 1112: unsigned RA3 :1;
[; ;pic18f24j10.h: 1113: unsigned :1;
[; ;pic18f24j10.h: 1114: unsigned RA5 :1;
[; ;pic18f24j10.h: 1115: };
[; ;pic18f24j10.h: 1116: } DDRAbits_t;
[; ;pic18f24j10.h: 1117: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f24j10.h: 1171: extern volatile unsigned char TRISB @ 0xF93;
"1173
[; ;pic18f24j10.h: 1173: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f24j10.h: 1176: extern volatile unsigned char DDRB @ 0xF93;
"1178
[; ;pic18f24j10.h: 1178: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f24j10.h: 1181: typedef union {
[; ;pic18f24j10.h: 1182: struct {
[; ;pic18f24j10.h: 1183: unsigned TRISB0 :1;
[; ;pic18f24j10.h: 1184: unsigned TRISB1 :1;
[; ;pic18f24j10.h: 1185: unsigned TRISB2 :1;
[; ;pic18f24j10.h: 1186: unsigned TRISB3 :1;
[; ;pic18f24j10.h: 1187: unsigned TRISB4 :1;
[; ;pic18f24j10.h: 1188: unsigned TRISB5 :1;
[; ;pic18f24j10.h: 1189: unsigned TRISB6 :1;
[; ;pic18f24j10.h: 1190: unsigned TRISB7 :1;
[; ;pic18f24j10.h: 1191: };
[; ;pic18f24j10.h: 1192: struct {
[; ;pic18f24j10.h: 1193: unsigned RB0 :1;
[; ;pic18f24j10.h: 1194: unsigned RB1 :1;
[; ;pic18f24j10.h: 1195: unsigned RB2 :1;
[; ;pic18f24j10.h: 1196: unsigned RB3 :1;
[; ;pic18f24j10.h: 1197: unsigned RB4 :1;
[; ;pic18f24j10.h: 1198: unsigned RB5 :1;
[; ;pic18f24j10.h: 1199: unsigned RB6 :1;
[; ;pic18f24j10.h: 1200: unsigned RB7 :1;
[; ;pic18f24j10.h: 1201: };
[; ;pic18f24j10.h: 1202: } TRISBbits_t;
[; ;pic18f24j10.h: 1203: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f24j10.h: 1286: typedef union {
[; ;pic18f24j10.h: 1287: struct {
[; ;pic18f24j10.h: 1288: unsigned TRISB0 :1;
[; ;pic18f24j10.h: 1289: unsigned TRISB1 :1;
[; ;pic18f24j10.h: 1290: unsigned TRISB2 :1;
[; ;pic18f24j10.h: 1291: unsigned TRISB3 :1;
[; ;pic18f24j10.h: 1292: unsigned TRISB4 :1;
[; ;pic18f24j10.h: 1293: unsigned TRISB5 :1;
[; ;pic18f24j10.h: 1294: unsigned TRISB6 :1;
[; ;pic18f24j10.h: 1295: unsigned TRISB7 :1;
[; ;pic18f24j10.h: 1296: };
[; ;pic18f24j10.h: 1297: struct {
[; ;pic18f24j10.h: 1298: unsigned RB0 :1;
[; ;pic18f24j10.h: 1299: unsigned RB1 :1;
[; ;pic18f24j10.h: 1300: unsigned RB2 :1;
[; ;pic18f24j10.h: 1301: unsigned RB3 :1;
[; ;pic18f24j10.h: 1302: unsigned RB4 :1;
[; ;pic18f24j10.h: 1303: unsigned RB5 :1;
[; ;pic18f24j10.h: 1304: unsigned RB6 :1;
[; ;pic18f24j10.h: 1305: unsigned RB7 :1;
[; ;pic18f24j10.h: 1306: };
[; ;pic18f24j10.h: 1307: } DDRBbits_t;
[; ;pic18f24j10.h: 1308: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f24j10.h: 1392: extern volatile unsigned char TRISC @ 0xF94;
"1394
[; ;pic18f24j10.h: 1394: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f24j10.h: 1397: extern volatile unsigned char DDRC @ 0xF94;
"1399
[; ;pic18f24j10.h: 1399: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f24j10.h: 1402: typedef union {
[; ;pic18f24j10.h: 1403: struct {
[; ;pic18f24j10.h: 1404: unsigned TRISC0 :1;
[; ;pic18f24j10.h: 1405: unsigned TRISC1 :1;
[; ;pic18f24j10.h: 1406: unsigned TRISC2 :1;
[; ;pic18f24j10.h: 1407: unsigned TRISC3 :1;
[; ;pic18f24j10.h: 1408: unsigned TRISC4 :1;
[; ;pic18f24j10.h: 1409: unsigned TRISC5 :1;
[; ;pic18f24j10.h: 1410: unsigned TRISC6 :1;
[; ;pic18f24j10.h: 1411: unsigned TRISC7 :1;
[; ;pic18f24j10.h: 1412: };
[; ;pic18f24j10.h: 1413: struct {
[; ;pic18f24j10.h: 1414: unsigned RC0 :1;
[; ;pic18f24j10.h: 1415: unsigned RC1 :1;
[; ;pic18f24j10.h: 1416: unsigned RC2 :1;
[; ;pic18f24j10.h: 1417: unsigned RC3 :1;
[; ;pic18f24j10.h: 1418: unsigned RC4 :1;
[; ;pic18f24j10.h: 1419: unsigned RC5 :1;
[; ;pic18f24j10.h: 1420: unsigned RC6 :1;
[; ;pic18f24j10.h: 1421: unsigned RC7 :1;
[; ;pic18f24j10.h: 1422: };
[; ;pic18f24j10.h: 1423: } TRISCbits_t;
[; ;pic18f24j10.h: 1424: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f24j10.h: 1507: typedef union {
[; ;pic18f24j10.h: 1508: struct {
[; ;pic18f24j10.h: 1509: unsigned TRISC0 :1;
[; ;pic18f24j10.h: 1510: unsigned TRISC1 :1;
[; ;pic18f24j10.h: 1511: unsigned TRISC2 :1;
[; ;pic18f24j10.h: 1512: unsigned TRISC3 :1;
[; ;pic18f24j10.h: 1513: unsigned TRISC4 :1;
[; ;pic18f24j10.h: 1514: unsigned TRISC5 :1;
[; ;pic18f24j10.h: 1515: unsigned TRISC6 :1;
[; ;pic18f24j10.h: 1516: unsigned TRISC7 :1;
[; ;pic18f24j10.h: 1517: };
[; ;pic18f24j10.h: 1518: struct {
[; ;pic18f24j10.h: 1519: unsigned RC0 :1;
[; ;pic18f24j10.h: 1520: unsigned RC1 :1;
[; ;pic18f24j10.h: 1521: unsigned RC2 :1;
[; ;pic18f24j10.h: 1522: unsigned RC3 :1;
[; ;pic18f24j10.h: 1523: unsigned RC4 :1;
[; ;pic18f24j10.h: 1524: unsigned RC5 :1;
[; ;pic18f24j10.h: 1525: unsigned RC6 :1;
[; ;pic18f24j10.h: 1526: unsigned RC7 :1;
[; ;pic18f24j10.h: 1527: };
[; ;pic18f24j10.h: 1528: } DDRCbits_t;
[; ;pic18f24j10.h: 1529: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f24j10.h: 1613: extern volatile unsigned char OSCTUNE @ 0xF9B;
"1615
[; ;pic18f24j10.h: 1615: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f24j10.h: 1618: typedef union {
[; ;pic18f24j10.h: 1619: struct {
[; ;pic18f24j10.h: 1620: unsigned :6;
[; ;pic18f24j10.h: 1621: unsigned PLLEN :1;
[; ;pic18f24j10.h: 1622: };
[; ;pic18f24j10.h: 1623: } OSCTUNEbits_t;
[; ;pic18f24j10.h: 1624: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f24j10.h: 1633: extern volatile unsigned char PIE1 @ 0xF9D;
"1635
[; ;pic18f24j10.h: 1635: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f24j10.h: 1638: typedef union {
[; ;pic18f24j10.h: 1639: struct {
[; ;pic18f24j10.h: 1640: unsigned TMR1IE :1;
[; ;pic18f24j10.h: 1641: unsigned TMR2IE :1;
[; ;pic18f24j10.h: 1642: unsigned CCP1IE :1;
[; ;pic18f24j10.h: 1643: unsigned SSP1IE :1;
[; ;pic18f24j10.h: 1644: unsigned TXIE :1;
[; ;pic18f24j10.h: 1645: unsigned RCIE :1;
[; ;pic18f24j10.h: 1646: unsigned ADIE :1;
[; ;pic18f24j10.h: 1647: };
[; ;pic18f24j10.h: 1648: struct {
[; ;pic18f24j10.h: 1649: unsigned :3;
[; ;pic18f24j10.h: 1650: unsigned SSPIE :1;
[; ;pic18f24j10.h: 1651: unsigned TX1IE :1;
[; ;pic18f24j10.h: 1652: unsigned RC1IE :1;
[; ;pic18f24j10.h: 1653: };
[; ;pic18f24j10.h: 1654: } PIE1bits_t;
[; ;pic18f24j10.h: 1655: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f24j10.h: 1709: extern volatile unsigned char PIR1 @ 0xF9E;
"1711
[; ;pic18f24j10.h: 1711: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f24j10.h: 1714: typedef union {
[; ;pic18f24j10.h: 1715: struct {
[; ;pic18f24j10.h: 1716: unsigned TMR1IF :1;
[; ;pic18f24j10.h: 1717: unsigned TMR2IF :1;
[; ;pic18f24j10.h: 1718: unsigned CCP1IF :1;
[; ;pic18f24j10.h: 1719: unsigned SSP1IF :1;
[; ;pic18f24j10.h: 1720: unsigned TXIF :1;
[; ;pic18f24j10.h: 1721: unsigned RCIF :1;
[; ;pic18f24j10.h: 1722: unsigned ADIF :1;
[; ;pic18f24j10.h: 1723: };
[; ;pic18f24j10.h: 1724: struct {
[; ;pic18f24j10.h: 1725: unsigned :3;
[; ;pic18f24j10.h: 1726: unsigned SSPIF :1;
[; ;pic18f24j10.h: 1727: unsigned TX1IF :1;
[; ;pic18f24j10.h: 1728: unsigned RC1IF :1;
[; ;pic18f24j10.h: 1729: };
[; ;pic18f24j10.h: 1730: } PIR1bits_t;
[; ;pic18f24j10.h: 1731: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f24j10.h: 1785: extern volatile unsigned char IPR1 @ 0xF9F;
"1787
[; ;pic18f24j10.h: 1787: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f24j10.h: 1790: typedef union {
[; ;pic18f24j10.h: 1791: struct {
[; ;pic18f24j10.h: 1792: unsigned TMR1IP :1;
[; ;pic18f24j10.h: 1793: unsigned TMR2IP :1;
[; ;pic18f24j10.h: 1794: unsigned CCP1IP :1;
[; ;pic18f24j10.h: 1795: unsigned SSP1IP :1;
[; ;pic18f24j10.h: 1796: unsigned TXIP :1;
[; ;pic18f24j10.h: 1797: unsigned RCIP :1;
[; ;pic18f24j10.h: 1798: unsigned ADIP :1;
[; ;pic18f24j10.h: 1799: };
[; ;pic18f24j10.h: 1800: struct {
[; ;pic18f24j10.h: 1801: unsigned :3;
[; ;pic18f24j10.h: 1802: unsigned SSPIP :1;
[; ;pic18f24j10.h: 1803: unsigned TX1IP :1;
[; ;pic18f24j10.h: 1804: unsigned RC1IP :1;
[; ;pic18f24j10.h: 1805: };
[; ;pic18f24j10.h: 1806: } IPR1bits_t;
[; ;pic18f24j10.h: 1807: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f24j10.h: 1861: extern volatile unsigned char PIE2 @ 0xFA0;
"1863
[; ;pic18f24j10.h: 1863: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f24j10.h: 1866: typedef union {
[; ;pic18f24j10.h: 1867: struct {
[; ;pic18f24j10.h: 1868: unsigned CCP2IE :1;
[; ;pic18f24j10.h: 1869: unsigned :2;
[; ;pic18f24j10.h: 1870: unsigned BCL1IE :1;
[; ;pic18f24j10.h: 1871: unsigned :2;
[; ;pic18f24j10.h: 1872: unsigned CMIE :1;
[; ;pic18f24j10.h: 1873: unsigned OSCFIE :1;
[; ;pic18f24j10.h: 1874: };
[; ;pic18f24j10.h: 1875: struct {
[; ;pic18f24j10.h: 1876: unsigned :3;
[; ;pic18f24j10.h: 1877: unsigned BCLIE :1;
[; ;pic18f24j10.h: 1878: };
[; ;pic18f24j10.h: 1879: } PIE2bits_t;
[; ;pic18f24j10.h: 1880: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f24j10.h: 1909: extern volatile unsigned char PIR2 @ 0xFA1;
"1911
[; ;pic18f24j10.h: 1911: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f24j10.h: 1914: typedef union {
[; ;pic18f24j10.h: 1915: struct {
[; ;pic18f24j10.h: 1916: unsigned CCP2IF :1;
[; ;pic18f24j10.h: 1917: unsigned :2;
[; ;pic18f24j10.h: 1918: unsigned BCL1IF :1;
[; ;pic18f24j10.h: 1919: unsigned :2;
[; ;pic18f24j10.h: 1920: unsigned CMIF :1;
[; ;pic18f24j10.h: 1921: unsigned OSCFIF :1;
[; ;pic18f24j10.h: 1922: };
[; ;pic18f24j10.h: 1923: struct {
[; ;pic18f24j10.h: 1924: unsigned :3;
[; ;pic18f24j10.h: 1925: unsigned BCLIF :1;
[; ;pic18f24j10.h: 1926: };
[; ;pic18f24j10.h: 1927: } PIR2bits_t;
[; ;pic18f24j10.h: 1928: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f24j10.h: 1957: extern volatile unsigned char IPR2 @ 0xFA2;
"1959
[; ;pic18f24j10.h: 1959: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f24j10.h: 1962: typedef union {
[; ;pic18f24j10.h: 1963: struct {
[; ;pic18f24j10.h: 1964: unsigned CCP2IP :1;
[; ;pic18f24j10.h: 1965: unsigned :2;
[; ;pic18f24j10.h: 1966: unsigned BCL1IP :1;
[; ;pic18f24j10.h: 1967: unsigned :2;
[; ;pic18f24j10.h: 1968: unsigned CMIP :1;
[; ;pic18f24j10.h: 1969: unsigned OSCFIP :1;
[; ;pic18f24j10.h: 1970: };
[; ;pic18f24j10.h: 1971: struct {
[; ;pic18f24j10.h: 1972: unsigned :3;
[; ;pic18f24j10.h: 1973: unsigned BCLIP :1;
[; ;pic18f24j10.h: 1974: };
[; ;pic18f24j10.h: 1975: } IPR2bits_t;
[; ;pic18f24j10.h: 1976: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f24j10.h: 2005: extern volatile unsigned char EECON1 @ 0xFA6;
"2007
[; ;pic18f24j10.h: 2007: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f24j10.h: 2010: typedef union {
[; ;pic18f24j10.h: 2011: struct {
[; ;pic18f24j10.h: 2012: unsigned :1;
[; ;pic18f24j10.h: 2013: unsigned WR :1;
[; ;pic18f24j10.h: 2014: unsigned WREN :1;
[; ;pic18f24j10.h: 2015: unsigned WRERR :1;
[; ;pic18f24j10.h: 2016: unsigned FREE :1;
[; ;pic18f24j10.h: 2017: };
[; ;pic18f24j10.h: 2018: } EECON1bits_t;
[; ;pic18f24j10.h: 2019: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f24j10.h: 2043: extern volatile unsigned char EECON2 @ 0xFA7;
"2045
[; ;pic18f24j10.h: 2045: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f24j10.h: 2049: extern volatile unsigned char RCSTA @ 0xFAB;
"2051
[; ;pic18f24j10.h: 2051: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f24j10.h: 2054: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2056
[; ;pic18f24j10.h: 2056: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f24j10.h: 2059: typedef union {
[; ;pic18f24j10.h: 2060: struct {
[; ;pic18f24j10.h: 2061: unsigned RX9D :1;
[; ;pic18f24j10.h: 2062: unsigned OERR :1;
[; ;pic18f24j10.h: 2063: unsigned FERR :1;
[; ;pic18f24j10.h: 2064: unsigned ADDEN :1;
[; ;pic18f24j10.h: 2065: unsigned CREN :1;
[; ;pic18f24j10.h: 2066: unsigned SREN :1;
[; ;pic18f24j10.h: 2067: unsigned RX9 :1;
[; ;pic18f24j10.h: 2068: unsigned SPEN :1;
[; ;pic18f24j10.h: 2069: };
[; ;pic18f24j10.h: 2070: struct {
[; ;pic18f24j10.h: 2071: unsigned RCD8 :1;
[; ;pic18f24j10.h: 2072: unsigned :2;
[; ;pic18f24j10.h: 2073: unsigned ADEN :1;
[; ;pic18f24j10.h: 2074: unsigned :2;
[; ;pic18f24j10.h: 2075: unsigned RC9 :1;
[; ;pic18f24j10.h: 2076: };
[; ;pic18f24j10.h: 2077: struct {
[; ;pic18f24j10.h: 2078: unsigned :6;
[; ;pic18f24j10.h: 2079: unsigned NOT_RC8 :1;
[; ;pic18f24j10.h: 2080: };
[; ;pic18f24j10.h: 2081: struct {
[; ;pic18f24j10.h: 2082: unsigned :6;
[; ;pic18f24j10.h: 2083: unsigned nRC8 :1;
[; ;pic18f24j10.h: 2084: };
[; ;pic18f24j10.h: 2085: struct {
[; ;pic18f24j10.h: 2086: unsigned :6;
[; ;pic18f24j10.h: 2087: unsigned RC8_9 :1;
[; ;pic18f24j10.h: 2088: };
[; ;pic18f24j10.h: 2089: struct {
[; ;pic18f24j10.h: 2090: unsigned RX9D1 :1;
[; ;pic18f24j10.h: 2091: unsigned OERR1 :1;
[; ;pic18f24j10.h: 2092: unsigned FERR1 :1;
[; ;pic18f24j10.h: 2093: unsigned ADDEN1 :1;
[; ;pic18f24j10.h: 2094: unsigned CREN1 :1;
[; ;pic18f24j10.h: 2095: unsigned SREN1 :1;
[; ;pic18f24j10.h: 2096: unsigned RX91 :1;
[; ;pic18f24j10.h: 2097: unsigned SPEN1 :1;
[; ;pic18f24j10.h: 2098: };
[; ;pic18f24j10.h: 2099: struct {
[; ;pic18f24j10.h: 2100: unsigned :5;
[; ;pic18f24j10.h: 2101: unsigned SRENA :1;
[; ;pic18f24j10.h: 2102: };
[; ;pic18f24j10.h: 2103: } RCSTAbits_t;
[; ;pic18f24j10.h: 2104: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f24j10.h: 2222: typedef union {
[; ;pic18f24j10.h: 2223: struct {
[; ;pic18f24j10.h: 2224: unsigned RX9D :1;
[; ;pic18f24j10.h: 2225: unsigned OERR :1;
[; ;pic18f24j10.h: 2226: unsigned FERR :1;
[; ;pic18f24j10.h: 2227: unsigned ADDEN :1;
[; ;pic18f24j10.h: 2228: unsigned CREN :1;
[; ;pic18f24j10.h: 2229: unsigned SREN :1;
[; ;pic18f24j10.h: 2230: unsigned RX9 :1;
[; ;pic18f24j10.h: 2231: unsigned SPEN :1;
[; ;pic18f24j10.h: 2232: };
[; ;pic18f24j10.h: 2233: struct {
[; ;pic18f24j10.h: 2234: unsigned RCD8 :1;
[; ;pic18f24j10.h: 2235: unsigned :2;
[; ;pic18f24j10.h: 2236: unsigned ADEN :1;
[; ;pic18f24j10.h: 2237: unsigned :2;
[; ;pic18f24j10.h: 2238: unsigned RC9 :1;
[; ;pic18f24j10.h: 2239: };
[; ;pic18f24j10.h: 2240: struct {
[; ;pic18f24j10.h: 2241: unsigned :6;
[; ;pic18f24j10.h: 2242: unsigned NOT_RC8 :1;
[; ;pic18f24j10.h: 2243: };
[; ;pic18f24j10.h: 2244: struct {
[; ;pic18f24j10.h: 2245: unsigned :6;
[; ;pic18f24j10.h: 2246: unsigned nRC8 :1;
[; ;pic18f24j10.h: 2247: };
[; ;pic18f24j10.h: 2248: struct {
[; ;pic18f24j10.h: 2249: unsigned :6;
[; ;pic18f24j10.h: 2250: unsigned RC8_9 :1;
[; ;pic18f24j10.h: 2251: };
[; ;pic18f24j10.h: 2252: struct {
[; ;pic18f24j10.h: 2253: unsigned RX9D1 :1;
[; ;pic18f24j10.h: 2254: unsigned OERR1 :1;
[; ;pic18f24j10.h: 2255: unsigned FERR1 :1;
[; ;pic18f24j10.h: 2256: unsigned ADDEN1 :1;
[; ;pic18f24j10.h: 2257: unsigned CREN1 :1;
[; ;pic18f24j10.h: 2258: unsigned SREN1 :1;
[; ;pic18f24j10.h: 2259: unsigned RX91 :1;
[; ;pic18f24j10.h: 2260: unsigned SPEN1 :1;
[; ;pic18f24j10.h: 2261: };
[; ;pic18f24j10.h: 2262: struct {
[; ;pic18f24j10.h: 2263: unsigned :5;
[; ;pic18f24j10.h: 2264: unsigned SRENA :1;
[; ;pic18f24j10.h: 2265: };
[; ;pic18f24j10.h: 2266: } RCSTA1bits_t;
[; ;pic18f24j10.h: 2267: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f24j10.h: 2386: extern volatile unsigned char TXSTA @ 0xFAC;
"2388
[; ;pic18f24j10.h: 2388: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f24j10.h: 2391: extern volatile unsigned char TXSTA1 @ 0xFAC;
"2393
[; ;pic18f24j10.h: 2393: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f24j10.h: 2396: typedef union {
[; ;pic18f24j10.h: 2397: struct {
[; ;pic18f24j10.h: 2398: unsigned TX9D :1;
[; ;pic18f24j10.h: 2399: unsigned TRMT :1;
[; ;pic18f24j10.h: 2400: unsigned BRGH :1;
[; ;pic18f24j10.h: 2401: unsigned SENDB :1;
[; ;pic18f24j10.h: 2402: unsigned SYNC :1;
[; ;pic18f24j10.h: 2403: unsigned TXEN :1;
[; ;pic18f24j10.h: 2404: unsigned TX9 :1;
[; ;pic18f24j10.h: 2405: unsigned CSRC :1;
[; ;pic18f24j10.h: 2406: };
[; ;pic18f24j10.h: 2407: struct {
[; ;pic18f24j10.h: 2408: unsigned TXD8 :1;
[; ;pic18f24j10.h: 2409: unsigned :5;
[; ;pic18f24j10.h: 2410: unsigned TX8_9 :1;
[; ;pic18f24j10.h: 2411: };
[; ;pic18f24j10.h: 2412: struct {
[; ;pic18f24j10.h: 2413: unsigned :6;
[; ;pic18f24j10.h: 2414: unsigned NOT_TX8 :1;
[; ;pic18f24j10.h: 2415: };
[; ;pic18f24j10.h: 2416: struct {
[; ;pic18f24j10.h: 2417: unsigned :6;
[; ;pic18f24j10.h: 2418: unsigned nTX8 :1;
[; ;pic18f24j10.h: 2419: };
[; ;pic18f24j10.h: 2420: struct {
[; ;pic18f24j10.h: 2421: unsigned TX9D1 :1;
[; ;pic18f24j10.h: 2422: unsigned TRMT1 :1;
[; ;pic18f24j10.h: 2423: unsigned BRGH1 :1;
[; ;pic18f24j10.h: 2424: unsigned SENDB1 :1;
[; ;pic18f24j10.h: 2425: unsigned SYNC1 :1;
[; ;pic18f24j10.h: 2426: unsigned TXEN1 :1;
[; ;pic18f24j10.h: 2427: unsigned TX91 :1;
[; ;pic18f24j10.h: 2428: unsigned CSRC1 :1;
[; ;pic18f24j10.h: 2429: };
[; ;pic18f24j10.h: 2430: } TXSTAbits_t;
[; ;pic18f24j10.h: 2431: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f24j10.h: 2534: typedef union {
[; ;pic18f24j10.h: 2535: struct {
[; ;pic18f24j10.h: 2536: unsigned TX9D :1;
[; ;pic18f24j10.h: 2537: unsigned TRMT :1;
[; ;pic18f24j10.h: 2538: unsigned BRGH :1;
[; ;pic18f24j10.h: 2539: unsigned SENDB :1;
[; ;pic18f24j10.h: 2540: unsigned SYNC :1;
[; ;pic18f24j10.h: 2541: unsigned TXEN :1;
[; ;pic18f24j10.h: 2542: unsigned TX9 :1;
[; ;pic18f24j10.h: 2543: unsigned CSRC :1;
[; ;pic18f24j10.h: 2544: };
[; ;pic18f24j10.h: 2545: struct {
[; ;pic18f24j10.h: 2546: unsigned TXD8 :1;
[; ;pic18f24j10.h: 2547: unsigned :5;
[; ;pic18f24j10.h: 2548: unsigned TX8_9 :1;
[; ;pic18f24j10.h: 2549: };
[; ;pic18f24j10.h: 2550: struct {
[; ;pic18f24j10.h: 2551: unsigned :6;
[; ;pic18f24j10.h: 2552: unsigned NOT_TX8 :1;
[; ;pic18f24j10.h: 2553: };
[; ;pic18f24j10.h: 2554: struct {
[; ;pic18f24j10.h: 2555: unsigned :6;
[; ;pic18f24j10.h: 2556: unsigned nTX8 :1;
[; ;pic18f24j10.h: 2557: };
[; ;pic18f24j10.h: 2558: struct {
[; ;pic18f24j10.h: 2559: unsigned TX9D1 :1;
[; ;pic18f24j10.h: 2560: unsigned TRMT1 :1;
[; ;pic18f24j10.h: 2561: unsigned BRGH1 :1;
[; ;pic18f24j10.h: 2562: unsigned SENDB1 :1;
[; ;pic18f24j10.h: 2563: unsigned SYNC1 :1;
[; ;pic18f24j10.h: 2564: unsigned TXEN1 :1;
[; ;pic18f24j10.h: 2565: unsigned TX91 :1;
[; ;pic18f24j10.h: 2566: unsigned CSRC1 :1;
[; ;pic18f24j10.h: 2567: };
[; ;pic18f24j10.h: 2568: } TXSTA1bits_t;
[; ;pic18f24j10.h: 2569: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f24j10.h: 2673: extern volatile unsigned char TXREG @ 0xFAD;
"2675
[; ;pic18f24j10.h: 2675: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f24j10.h: 2678: extern volatile unsigned char TXREG1 @ 0xFAD;
"2680
[; ;pic18f24j10.h: 2680: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f24j10.h: 2684: extern volatile unsigned char RCREG @ 0xFAE;
"2686
[; ;pic18f24j10.h: 2686: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f24j10.h: 2689: extern volatile unsigned char RCREG1 @ 0xFAE;
"2691
[; ;pic18f24j10.h: 2691: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f24j10.h: 2695: extern volatile unsigned char SPBRG @ 0xFAF;
"2697
[; ;pic18f24j10.h: 2697: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f24j10.h: 2700: extern volatile unsigned char SPBRG1 @ 0xFAF;
"2702
[; ;pic18f24j10.h: 2702: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f24j10.h: 2706: extern volatile unsigned char SPBRGH @ 0xFB0;
"2708
[; ;pic18f24j10.h: 2708: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f24j10.h: 2712: extern volatile unsigned char CMCON @ 0xFB4;
"2714
[; ;pic18f24j10.h: 2714: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f24j10.h: 2717: typedef union {
[; ;pic18f24j10.h: 2718: struct {
[; ;pic18f24j10.h: 2719: unsigned CM :3;
[; ;pic18f24j10.h: 2720: unsigned CIS :1;
[; ;pic18f24j10.h: 2721: unsigned C1INV :1;
[; ;pic18f24j10.h: 2722: unsigned C2INV :1;
[; ;pic18f24j10.h: 2723: unsigned C1OUT :1;
[; ;pic18f24j10.h: 2724: unsigned C2OUT :1;
[; ;pic18f24j10.h: 2725: };
[; ;pic18f24j10.h: 2726: struct {
[; ;pic18f24j10.h: 2727: unsigned CM0 :1;
[; ;pic18f24j10.h: 2728: unsigned CM1 :1;
[; ;pic18f24j10.h: 2729: unsigned CM2 :1;
[; ;pic18f24j10.h: 2730: };
[; ;pic18f24j10.h: 2731: struct {
[; ;pic18f24j10.h: 2732: unsigned CMEN0 :1;
[; ;pic18f24j10.h: 2733: };
[; ;pic18f24j10.h: 2734: struct {
[; ;pic18f24j10.h: 2735: unsigned :1;
[; ;pic18f24j10.h: 2736: unsigned CMEN1 :1;
[; ;pic18f24j10.h: 2737: };
[; ;pic18f24j10.h: 2738: struct {
[; ;pic18f24j10.h: 2739: unsigned :2;
[; ;pic18f24j10.h: 2740: unsigned CMEN2 :1;
[; ;pic18f24j10.h: 2741: };
[; ;pic18f24j10.h: 2742: } CMCONbits_t;
[; ;pic18f24j10.h: 2743: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f24j10.h: 2807: extern volatile unsigned char CVRCON @ 0xFB5;
"2809
[; ;pic18f24j10.h: 2809: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f24j10.h: 2812: typedef union {
[; ;pic18f24j10.h: 2813: struct {
[; ;pic18f24j10.h: 2814: unsigned CVR :4;
[; ;pic18f24j10.h: 2815: unsigned CVRSS :1;
[; ;pic18f24j10.h: 2816: unsigned CVRR :1;
[; ;pic18f24j10.h: 2817: unsigned CVROE :1;
[; ;pic18f24j10.h: 2818: unsigned CVREN :1;
[; ;pic18f24j10.h: 2819: };
[; ;pic18f24j10.h: 2820: struct {
[; ;pic18f24j10.h: 2821: unsigned CVR0 :1;
[; ;pic18f24j10.h: 2822: unsigned CVR1 :1;
[; ;pic18f24j10.h: 2823: unsigned CVR2 :1;
[; ;pic18f24j10.h: 2824: unsigned CVR3 :1;
[; ;pic18f24j10.h: 2825: };
[; ;pic18f24j10.h: 2826: struct {
[; ;pic18f24j10.h: 2827: unsigned :6;
[; ;pic18f24j10.h: 2828: unsigned CVROEN :1;
[; ;pic18f24j10.h: 2829: };
[; ;pic18f24j10.h: 2830: } CVRCONbits_t;
[; ;pic18f24j10.h: 2831: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f24j10.h: 2885: extern volatile unsigned char ECCP1AS @ 0xFB6;
"2887
[; ;pic18f24j10.h: 2887: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f24j10.h: 2890: typedef union {
[; ;pic18f24j10.h: 2891: struct {
[; ;pic18f24j10.h: 2892: unsigned :2;
[; ;pic18f24j10.h: 2893: unsigned PSSAC :2;
[; ;pic18f24j10.h: 2894: unsigned ECCPAS :3;
[; ;pic18f24j10.h: 2895: unsigned ECCPASE :1;
[; ;pic18f24j10.h: 2896: };
[; ;pic18f24j10.h: 2897: struct {
[; ;pic18f24j10.h: 2898: unsigned :2;
[; ;pic18f24j10.h: 2899: unsigned PSSAC0 :1;
[; ;pic18f24j10.h: 2900: unsigned PSSAC1 :1;
[; ;pic18f24j10.h: 2901: unsigned ECCPAS0 :1;
[; ;pic18f24j10.h: 2902: unsigned ECCPAS1 :1;
[; ;pic18f24j10.h: 2903: unsigned ECCPAS2 :1;
[; ;pic18f24j10.h: 2904: };
[; ;pic18f24j10.h: 2905: } ECCP1ASbits_t;
[; ;pic18f24j10.h: 2906: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f24j10.h: 2950: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"2952
[; ;pic18f24j10.h: 2952: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f24j10.h: 2955: extern volatile unsigned char PWM1CON @ 0xFB7;
"2957
[; ;pic18f24j10.h: 2957: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f24j10.h: 2960: typedef union {
[; ;pic18f24j10.h: 2961: struct {
[; ;pic18f24j10.h: 2962: unsigned :7;
[; ;pic18f24j10.h: 2963: unsigned PRSEN :1;
[; ;pic18f24j10.h: 2964: };
[; ;pic18f24j10.h: 2965: } ECCP1DELbits_t;
[; ;pic18f24j10.h: 2966: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f24j10.h: 2974: typedef union {
[; ;pic18f24j10.h: 2975: struct {
[; ;pic18f24j10.h: 2976: unsigned :7;
[; ;pic18f24j10.h: 2977: unsigned PRSEN :1;
[; ;pic18f24j10.h: 2978: };
[; ;pic18f24j10.h: 2979: } PWM1CONbits_t;
[; ;pic18f24j10.h: 2980: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f24j10.h: 2989: extern volatile unsigned char BAUDCON @ 0xFB8;
"2991
[; ;pic18f24j10.h: 2991: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f24j10.h: 2994: extern volatile unsigned char BAUDCTL @ 0xFB8;
"2996
[; ;pic18f24j10.h: 2996: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f24j10.h: 2999: typedef union {
[; ;pic18f24j10.h: 3000: struct {
[; ;pic18f24j10.h: 3001: unsigned ABDEN :1;
[; ;pic18f24j10.h: 3002: unsigned WUE :1;
[; ;pic18f24j10.h: 3003: unsigned :1;
[; ;pic18f24j10.h: 3004: unsigned BRG16 :1;
[; ;pic18f24j10.h: 3005: unsigned SCKP :1;
[; ;pic18f24j10.h: 3006: unsigned :1;
[; ;pic18f24j10.h: 3007: unsigned RCMT :1;
[; ;pic18f24j10.h: 3008: unsigned ABDOVF :1;
[; ;pic18f24j10.h: 3009: };
[; ;pic18f24j10.h: 3010: struct {
[; ;pic18f24j10.h: 3011: unsigned :6;
[; ;pic18f24j10.h: 3012: unsigned RCIDL :1;
[; ;pic18f24j10.h: 3013: };
[; ;pic18f24j10.h: 3014: struct {
[; ;pic18f24j10.h: 3015: unsigned :1;
[; ;pic18f24j10.h: 3016: unsigned W4E :1;
[; ;pic18f24j10.h: 3017: };
[; ;pic18f24j10.h: 3018: } BAUDCONbits_t;
[; ;pic18f24j10.h: 3019: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f24j10.h: 3062: typedef union {
[; ;pic18f24j10.h: 3063: struct {
[; ;pic18f24j10.h: 3064: unsigned ABDEN :1;
[; ;pic18f24j10.h: 3065: unsigned WUE :1;
[; ;pic18f24j10.h: 3066: unsigned :1;
[; ;pic18f24j10.h: 3067: unsigned BRG16 :1;
[; ;pic18f24j10.h: 3068: unsigned SCKP :1;
[; ;pic18f24j10.h: 3069: unsigned :1;
[; ;pic18f24j10.h: 3070: unsigned RCMT :1;
[; ;pic18f24j10.h: 3071: unsigned ABDOVF :1;
[; ;pic18f24j10.h: 3072: };
[; ;pic18f24j10.h: 3073: struct {
[; ;pic18f24j10.h: 3074: unsigned :6;
[; ;pic18f24j10.h: 3075: unsigned RCIDL :1;
[; ;pic18f24j10.h: 3076: };
[; ;pic18f24j10.h: 3077: struct {
[; ;pic18f24j10.h: 3078: unsigned :1;
[; ;pic18f24j10.h: 3079: unsigned W4E :1;
[; ;pic18f24j10.h: 3080: };
[; ;pic18f24j10.h: 3081: } BAUDCTLbits_t;
[; ;pic18f24j10.h: 3082: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f24j10.h: 3126: extern volatile unsigned char CCP2CON @ 0xFBA;
"3128
[; ;pic18f24j10.h: 3128: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f24j10.h: 3131: typedef union {
[; ;pic18f24j10.h: 3132: struct {
[; ;pic18f24j10.h: 3133: unsigned CCP2M :4;
[; ;pic18f24j10.h: 3134: unsigned DC2B :2;
[; ;pic18f24j10.h: 3135: };
[; ;pic18f24j10.h: 3136: struct {
[; ;pic18f24j10.h: 3137: unsigned CCP2M0 :1;
[; ;pic18f24j10.h: 3138: unsigned CCP2M1 :1;
[; ;pic18f24j10.h: 3139: unsigned CCP2M2 :1;
[; ;pic18f24j10.h: 3140: unsigned CCP2M3 :1;
[; ;pic18f24j10.h: 3141: unsigned DC2B0 :1;
[; ;pic18f24j10.h: 3142: unsigned DC2B1 :1;
[; ;pic18f24j10.h: 3143: };
[; ;pic18f24j10.h: 3144: struct {
[; ;pic18f24j10.h: 3145: unsigned :4;
[; ;pic18f24j10.h: 3146: unsigned CCP2Y :1;
[; ;pic18f24j10.h: 3147: unsigned CCP2X :1;
[; ;pic18f24j10.h: 3148: };
[; ;pic18f24j10.h: 3149: } CCP2CONbits_t;
[; ;pic18f24j10.h: 3150: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f24j10.h: 3204: extern volatile unsigned short CCPR2 @ 0xFBB;
"3206
[; ;pic18f24j10.h: 3206: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f24j10.h: 3210: extern volatile unsigned char CCPR2L @ 0xFBB;
"3212
[; ;pic18f24j10.h: 3212: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f24j10.h: 3216: extern volatile unsigned char CCPR2H @ 0xFBC;
"3218
[; ;pic18f24j10.h: 3218: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f24j10.h: 3222: extern volatile unsigned char CCP1CON @ 0xFBD;
"3224
[; ;pic18f24j10.h: 3224: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f24j10.h: 3227: typedef union {
[; ;pic18f24j10.h: 3228: struct {
[; ;pic18f24j10.h: 3229: unsigned CCP1M :4;
[; ;pic18f24j10.h: 3230: unsigned DC1B :2;
[; ;pic18f24j10.h: 3231: };
[; ;pic18f24j10.h: 3232: struct {
[; ;pic18f24j10.h: 3233: unsigned CCP1M0 :1;
[; ;pic18f24j10.h: 3234: unsigned CCP1M1 :1;
[; ;pic18f24j10.h: 3235: unsigned CCP1M2 :1;
[; ;pic18f24j10.h: 3236: unsigned CCP1M3 :1;
[; ;pic18f24j10.h: 3237: unsigned DC1B0 :1;
[; ;pic18f24j10.h: 3238: unsigned DC1B1 :1;
[; ;pic18f24j10.h: 3239: };
[; ;pic18f24j10.h: 3240: struct {
[; ;pic18f24j10.h: 3241: unsigned :4;
[; ;pic18f24j10.h: 3242: unsigned CCP1Y :1;
[; ;pic18f24j10.h: 3243: unsigned CCP1X :1;
[; ;pic18f24j10.h: 3244: };
[; ;pic18f24j10.h: 3245: } CCP1CONbits_t;
[; ;pic18f24j10.h: 3246: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f24j10.h: 3300: extern volatile unsigned short CCPR1 @ 0xFBE;
"3302
[; ;pic18f24j10.h: 3302: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f24j10.h: 3306: extern volatile unsigned char CCPR1L @ 0xFBE;
"3308
[; ;pic18f24j10.h: 3308: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f24j10.h: 3312: extern volatile unsigned char CCPR1H @ 0xFBF;
"3314
[; ;pic18f24j10.h: 3314: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f24j10.h: 3318: extern volatile unsigned char ADCON2 @ 0xFC0;
"3320
[; ;pic18f24j10.h: 3320: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f24j10.h: 3323: typedef union {
[; ;pic18f24j10.h: 3324: struct {
[; ;pic18f24j10.h: 3325: unsigned ADCS :3;
[; ;pic18f24j10.h: 3326: unsigned ACQT :3;
[; ;pic18f24j10.h: 3327: unsigned :1;
[; ;pic18f24j10.h: 3328: unsigned ADFM :1;
[; ;pic18f24j10.h: 3329: };
[; ;pic18f24j10.h: 3330: struct {
[; ;pic18f24j10.h: 3331: unsigned ADCS0 :1;
[; ;pic18f24j10.h: 3332: unsigned ADCS1 :1;
[; ;pic18f24j10.h: 3333: unsigned ADCS2 :1;
[; ;pic18f24j10.h: 3334: unsigned ACQT0 :1;
[; ;pic18f24j10.h: 3335: unsigned ACQT1 :1;
[; ;pic18f24j10.h: 3336: unsigned ACQT2 :1;
[; ;pic18f24j10.h: 3337: };
[; ;pic18f24j10.h: 3338: } ADCON2bits_t;
[; ;pic18f24j10.h: 3339: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f24j10.h: 3388: extern volatile unsigned char ADCON1 @ 0xFC1;
"3390
[; ;pic18f24j10.h: 3390: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f24j10.h: 3393: typedef union {
[; ;pic18f24j10.h: 3394: struct {
[; ;pic18f24j10.h: 3395: unsigned PCFG :4;
[; ;pic18f24j10.h: 3396: unsigned VCFG :2;
[; ;pic18f24j10.h: 3397: };
[; ;pic18f24j10.h: 3398: struct {
[; ;pic18f24j10.h: 3399: unsigned PCFG0 :1;
[; ;pic18f24j10.h: 3400: unsigned PCFG1 :1;
[; ;pic18f24j10.h: 3401: unsigned PCFG2 :1;
[; ;pic18f24j10.h: 3402: unsigned PCFG3 :1;
[; ;pic18f24j10.h: 3403: unsigned VCFG0 :1;
[; ;pic18f24j10.h: 3404: unsigned VCFG1 :1;
[; ;pic18f24j10.h: 3405: };
[; ;pic18f24j10.h: 3406: struct {
[; ;pic18f24j10.h: 3407: unsigned :3;
[; ;pic18f24j10.h: 3408: unsigned CHSN3 :1;
[; ;pic18f24j10.h: 3409: };
[; ;pic18f24j10.h: 3410: struct {
[; ;pic18f24j10.h: 3411: unsigned :4;
[; ;pic18f24j10.h: 3412: unsigned VCFG01 :1;
[; ;pic18f24j10.h: 3413: };
[; ;pic18f24j10.h: 3414: struct {
[; ;pic18f24j10.h: 3415: unsigned :5;
[; ;pic18f24j10.h: 3416: unsigned VCFG11 :1;
[; ;pic18f24j10.h: 3417: };
[; ;pic18f24j10.h: 3418: } ADCON1bits_t;
[; ;pic18f24j10.h: 3419: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f24j10.h: 3478: extern volatile unsigned char ADCON0 @ 0xFC2;
"3480
[; ;pic18f24j10.h: 3480: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f24j10.h: 3483: typedef union {
[; ;pic18f24j10.h: 3484: struct {
[; ;pic18f24j10.h: 3485: unsigned :1;
[; ;pic18f24j10.h: 3486: unsigned GO_NOT_DONE :1;
[; ;pic18f24j10.h: 3487: };
[; ;pic18f24j10.h: 3488: struct {
[; ;pic18f24j10.h: 3489: unsigned ADON :1;
[; ;pic18f24j10.h: 3490: unsigned GO_nDONE :1;
[; ;pic18f24j10.h: 3491: unsigned CHS :4;
[; ;pic18f24j10.h: 3492: };
[; ;pic18f24j10.h: 3493: struct {
[; ;pic18f24j10.h: 3494: unsigned :1;
[; ;pic18f24j10.h: 3495: unsigned GO_NOT_DONE :1;
[; ;pic18f24j10.h: 3496: };
[; ;pic18f24j10.h: 3497: struct {
[; ;pic18f24j10.h: 3498: unsigned :1;
[; ;pic18f24j10.h: 3499: unsigned DONE :1;
[; ;pic18f24j10.h: 3500: unsigned CHS0 :1;
[; ;pic18f24j10.h: 3501: unsigned CHS1 :1;
[; ;pic18f24j10.h: 3502: unsigned CHS2 :1;
[; ;pic18f24j10.h: 3503: unsigned CHS3 :1;
[; ;pic18f24j10.h: 3504: unsigned :1;
[; ;pic18f24j10.h: 3505: unsigned ADCAL :1;
[; ;pic18f24j10.h: 3506: };
[; ;pic18f24j10.h: 3507: struct {
[; ;pic18f24j10.h: 3508: unsigned :1;
[; ;pic18f24j10.h: 3509: unsigned GO_DONE :1;
[; ;pic18f24j10.h: 3510: };
[; ;pic18f24j10.h: 3511: struct {
[; ;pic18f24j10.h: 3512: unsigned :1;
[; ;pic18f24j10.h: 3513: unsigned GO :1;
[; ;pic18f24j10.h: 3514: };
[; ;pic18f24j10.h: 3515: struct {
[; ;pic18f24j10.h: 3516: unsigned :1;
[; ;pic18f24j10.h: 3517: unsigned NOT_DONE :1;
[; ;pic18f24j10.h: 3518: };
[; ;pic18f24j10.h: 3519: struct {
[; ;pic18f24j10.h: 3520: unsigned :1;
[; ;pic18f24j10.h: 3521: unsigned nDONE :1;
[; ;pic18f24j10.h: 3522: };
[; ;pic18f24j10.h: 3523: struct {
[; ;pic18f24j10.h: 3524: unsigned :1;
[; ;pic18f24j10.h: 3525: unsigned GODONE :1;
[; ;pic18f24j10.h: 3526: };
[; ;pic18f24j10.h: 3527: } ADCON0bits_t;
[; ;pic18f24j10.h: 3528: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f24j10.h: 3607: extern volatile unsigned short ADRES @ 0xFC3;
"3609
[; ;pic18f24j10.h: 3609: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f24j10.h: 3613: extern volatile unsigned char ADRESL @ 0xFC3;
"3615
[; ;pic18f24j10.h: 3615: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f24j10.h: 3619: extern volatile unsigned char ADRESH @ 0xFC4;
"3621
[; ;pic18f24j10.h: 3621: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f24j10.h: 3625: extern volatile unsigned char SSPCON2 @ 0xFC5;
"3627
[; ;pic18f24j10.h: 3627: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f24j10.h: 3630: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"3632
[; ;pic18f24j10.h: 3632: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f24j10.h: 3635: typedef union {
[; ;pic18f24j10.h: 3636: struct {
[; ;pic18f24j10.h: 3637: unsigned SEN :1;
[; ;pic18f24j10.h: 3638: unsigned RSEN :1;
[; ;pic18f24j10.h: 3639: unsigned PEN :1;
[; ;pic18f24j10.h: 3640: unsigned RCEN :1;
[; ;pic18f24j10.h: 3641: unsigned ACKEN :1;
[; ;pic18f24j10.h: 3642: unsigned ACKDT :1;
[; ;pic18f24j10.h: 3643: unsigned ACKSTAT :1;
[; ;pic18f24j10.h: 3644: unsigned GCEN :1;
[; ;pic18f24j10.h: 3645: };
[; ;pic18f24j10.h: 3646: struct {
[; ;pic18f24j10.h: 3647: unsigned :5;
[; ;pic18f24j10.h: 3648: unsigned ACKDT1 :1;
[; ;pic18f24j10.h: 3649: };
[; ;pic18f24j10.h: 3650: struct {
[; ;pic18f24j10.h: 3651: unsigned :4;
[; ;pic18f24j10.h: 3652: unsigned ACKEN1 :1;
[; ;pic18f24j10.h: 3653: };
[; ;pic18f24j10.h: 3654: struct {
[; ;pic18f24j10.h: 3655: unsigned :6;
[; ;pic18f24j10.h: 3656: unsigned ACKSTAT1 :1;
[; ;pic18f24j10.h: 3657: };
[; ;pic18f24j10.h: 3658: struct {
[; ;pic18f24j10.h: 3659: unsigned :1;
[; ;pic18f24j10.h: 3660: unsigned ADMSK1 :1;
[; ;pic18f24j10.h: 3661: };
[; ;pic18f24j10.h: 3662: struct {
[; ;pic18f24j10.h: 3663: unsigned :1;
[; ;pic18f24j10.h: 3664: unsigned ADMSK11 :1;
[; ;pic18f24j10.h: 3665: };
[; ;pic18f24j10.h: 3666: struct {
[; ;pic18f24j10.h: 3667: unsigned :2;
[; ;pic18f24j10.h: 3668: unsigned ADMSK2 :1;
[; ;pic18f24j10.h: 3669: };
[; ;pic18f24j10.h: 3670: struct {
[; ;pic18f24j10.h: 3671: unsigned :2;
[; ;pic18f24j10.h: 3672: unsigned ADMSK21 :1;
[; ;pic18f24j10.h: 3673: };
[; ;pic18f24j10.h: 3674: struct {
[; ;pic18f24j10.h: 3675: unsigned :3;
[; ;pic18f24j10.h: 3676: unsigned ADMSK3 :1;
[; ;pic18f24j10.h: 3677: };
[; ;pic18f24j10.h: 3678: struct {
[; ;pic18f24j10.h: 3679: unsigned :3;
[; ;pic18f24j10.h: 3680: unsigned ADMSK31 :1;
[; ;pic18f24j10.h: 3681: };
[; ;pic18f24j10.h: 3682: struct {
[; ;pic18f24j10.h: 3683: unsigned :4;
[; ;pic18f24j10.h: 3684: unsigned ADMSK4 :1;
[; ;pic18f24j10.h: 3685: };
[; ;pic18f24j10.h: 3686: struct {
[; ;pic18f24j10.h: 3687: unsigned :4;
[; ;pic18f24j10.h: 3688: unsigned ADMSK41 :1;
[; ;pic18f24j10.h: 3689: };
[; ;pic18f24j10.h: 3690: struct {
[; ;pic18f24j10.h: 3691: unsigned :5;
[; ;pic18f24j10.h: 3692: unsigned ADMSK5 :1;
[; ;pic18f24j10.h: 3693: };
[; ;pic18f24j10.h: 3694: struct {
[; ;pic18f24j10.h: 3695: unsigned :5;
[; ;pic18f24j10.h: 3696: unsigned ADMSK51 :1;
[; ;pic18f24j10.h: 3697: };
[; ;pic18f24j10.h: 3698: struct {
[; ;pic18f24j10.h: 3699: unsigned :7;
[; ;pic18f24j10.h: 3700: unsigned GCEN1 :1;
[; ;pic18f24j10.h: 3701: };
[; ;pic18f24j10.h: 3702: struct {
[; ;pic18f24j10.h: 3703: unsigned :2;
[; ;pic18f24j10.h: 3704: unsigned PEN1 :1;
[; ;pic18f24j10.h: 3705: };
[; ;pic18f24j10.h: 3706: struct {
[; ;pic18f24j10.h: 3707: unsigned :3;
[; ;pic18f24j10.h: 3708: unsigned RCEN1 :1;
[; ;pic18f24j10.h: 3709: };
[; ;pic18f24j10.h: 3710: struct {
[; ;pic18f24j10.h: 3711: unsigned :1;
[; ;pic18f24j10.h: 3712: unsigned RSEN1 :1;
[; ;pic18f24j10.h: 3713: };
[; ;pic18f24j10.h: 3714: struct {
[; ;pic18f24j10.h: 3715: unsigned SEN1 :1;
[; ;pic18f24j10.h: 3716: };
[; ;pic18f24j10.h: 3717: } SSPCON2bits_t;
[; ;pic18f24j10.h: 3718: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f24j10.h: 3851: typedef union {
[; ;pic18f24j10.h: 3852: struct {
[; ;pic18f24j10.h: 3853: unsigned SEN :1;
[; ;pic18f24j10.h: 3854: unsigned RSEN :1;
[; ;pic18f24j10.h: 3855: unsigned PEN :1;
[; ;pic18f24j10.h: 3856: unsigned RCEN :1;
[; ;pic18f24j10.h: 3857: unsigned ACKEN :1;
[; ;pic18f24j10.h: 3858: unsigned ACKDT :1;
[; ;pic18f24j10.h: 3859: unsigned ACKSTAT :1;
[; ;pic18f24j10.h: 3860: unsigned GCEN :1;
[; ;pic18f24j10.h: 3861: };
[; ;pic18f24j10.h: 3862: struct {
[; ;pic18f24j10.h: 3863: unsigned :5;
[; ;pic18f24j10.h: 3864: unsigned ACKDT1 :1;
[; ;pic18f24j10.h: 3865: };
[; ;pic18f24j10.h: 3866: struct {
[; ;pic18f24j10.h: 3867: unsigned :4;
[; ;pic18f24j10.h: 3868: unsigned ACKEN1 :1;
[; ;pic18f24j10.h: 3869: };
[; ;pic18f24j10.h: 3870: struct {
[; ;pic18f24j10.h: 3871: unsigned :6;
[; ;pic18f24j10.h: 3872: unsigned ACKSTAT1 :1;
[; ;pic18f24j10.h: 3873: };
[; ;pic18f24j10.h: 3874: struct {
[; ;pic18f24j10.h: 3875: unsigned :1;
[; ;pic18f24j10.h: 3876: unsigned ADMSK1 :1;
[; ;pic18f24j10.h: 3877: };
[; ;pic18f24j10.h: 3878: struct {
[; ;pic18f24j10.h: 3879: unsigned :1;
[; ;pic18f24j10.h: 3880: unsigned ADMSK11 :1;
[; ;pic18f24j10.h: 3881: };
[; ;pic18f24j10.h: 3882: struct {
[; ;pic18f24j10.h: 3883: unsigned :2;
[; ;pic18f24j10.h: 3884: unsigned ADMSK2 :1;
[; ;pic18f24j10.h: 3885: };
[; ;pic18f24j10.h: 3886: struct {
[; ;pic18f24j10.h: 3887: unsigned :2;
[; ;pic18f24j10.h: 3888: unsigned ADMSK21 :1;
[; ;pic18f24j10.h: 3889: };
[; ;pic18f24j10.h: 3890: struct {
[; ;pic18f24j10.h: 3891: unsigned :3;
[; ;pic18f24j10.h: 3892: unsigned ADMSK3 :1;
[; ;pic18f24j10.h: 3893: };
[; ;pic18f24j10.h: 3894: struct {
[; ;pic18f24j10.h: 3895: unsigned :3;
[; ;pic18f24j10.h: 3896: unsigned ADMSK31 :1;
[; ;pic18f24j10.h: 3897: };
[; ;pic18f24j10.h: 3898: struct {
[; ;pic18f24j10.h: 3899: unsigned :4;
[; ;pic18f24j10.h: 3900: unsigned ADMSK4 :1;
[; ;pic18f24j10.h: 3901: };
[; ;pic18f24j10.h: 3902: struct {
[; ;pic18f24j10.h: 3903: unsigned :4;
[; ;pic18f24j10.h: 3904: unsigned ADMSK41 :1;
[; ;pic18f24j10.h: 3905: };
[; ;pic18f24j10.h: 3906: struct {
[; ;pic18f24j10.h: 3907: unsigned :5;
[; ;pic18f24j10.h: 3908: unsigned ADMSK5 :1;
[; ;pic18f24j10.h: 3909: };
[; ;pic18f24j10.h: 3910: struct {
[; ;pic18f24j10.h: 3911: unsigned :5;
[; ;pic18f24j10.h: 3912: unsigned ADMSK51 :1;
[; ;pic18f24j10.h: 3913: };
[; ;pic18f24j10.h: 3914: struct {
[; ;pic18f24j10.h: 3915: unsigned :7;
[; ;pic18f24j10.h: 3916: unsigned GCEN1 :1;
[; ;pic18f24j10.h: 3917: };
[; ;pic18f24j10.h: 3918: struct {
[; ;pic18f24j10.h: 3919: unsigned :2;
[; ;pic18f24j10.h: 3920: unsigned PEN1 :1;
[; ;pic18f24j10.h: 3921: };
[; ;pic18f24j10.h: 3922: struct {
[; ;pic18f24j10.h: 3923: unsigned :3;
[; ;pic18f24j10.h: 3924: unsigned RCEN1 :1;
[; ;pic18f24j10.h: 3925: };
[; ;pic18f24j10.h: 3926: struct {
[; ;pic18f24j10.h: 3927: unsigned :1;
[; ;pic18f24j10.h: 3928: unsigned RSEN1 :1;
[; ;pic18f24j10.h: 3929: };
[; ;pic18f24j10.h: 3930: struct {
[; ;pic18f24j10.h: 3931: unsigned SEN1 :1;
[; ;pic18f24j10.h: 3932: };
[; ;pic18f24j10.h: 3933: } SSP1CON2bits_t;
[; ;pic18f24j10.h: 3934: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f24j10.h: 4068: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4070
[; ;pic18f24j10.h: 4070: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f24j10.h: 4073: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"4075
[; ;pic18f24j10.h: 4075: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f24j10.h: 4078: typedef union {
[; ;pic18f24j10.h: 4079: struct {
[; ;pic18f24j10.h: 4080: unsigned SSPM :4;
[; ;pic18f24j10.h: 4081: unsigned CKP :1;
[; ;pic18f24j10.h: 4082: unsigned SSPEN :1;
[; ;pic18f24j10.h: 4083: unsigned SSPOV :1;
[; ;pic18f24j10.h: 4084: unsigned WCOL :1;
[; ;pic18f24j10.h: 4085: };
[; ;pic18f24j10.h: 4086: struct {
[; ;pic18f24j10.h: 4087: unsigned SSPM0 :1;
[; ;pic18f24j10.h: 4088: unsigned SSPM1 :1;
[; ;pic18f24j10.h: 4089: unsigned SSPM2 :1;
[; ;pic18f24j10.h: 4090: unsigned SSPM3 :1;
[; ;pic18f24j10.h: 4091: };
[; ;pic18f24j10.h: 4092: struct {
[; ;pic18f24j10.h: 4093: unsigned :4;
[; ;pic18f24j10.h: 4094: unsigned CKP1 :1;
[; ;pic18f24j10.h: 4095: };
[; ;pic18f24j10.h: 4096: struct {
[; ;pic18f24j10.h: 4097: unsigned :5;
[; ;pic18f24j10.h: 4098: unsigned SSPEN1 :1;
[; ;pic18f24j10.h: 4099: };
[; ;pic18f24j10.h: 4100: struct {
[; ;pic18f24j10.h: 4101: unsigned SSPM01 :1;
[; ;pic18f24j10.h: 4102: };
[; ;pic18f24j10.h: 4103: struct {
[; ;pic18f24j10.h: 4104: unsigned :1;
[; ;pic18f24j10.h: 4105: unsigned SSPM11 :1;
[; ;pic18f24j10.h: 4106: };
[; ;pic18f24j10.h: 4107: struct {
[; ;pic18f24j10.h: 4108: unsigned :2;
[; ;pic18f24j10.h: 4109: unsigned SSPM21 :1;
[; ;pic18f24j10.h: 4110: };
[; ;pic18f24j10.h: 4111: struct {
[; ;pic18f24j10.h: 4112: unsigned :3;
[; ;pic18f24j10.h: 4113: unsigned SSPM31 :1;
[; ;pic18f24j10.h: 4114: };
[; ;pic18f24j10.h: 4115: struct {
[; ;pic18f24j10.h: 4116: unsigned :6;
[; ;pic18f24j10.h: 4117: unsigned SSPOV1 :1;
[; ;pic18f24j10.h: 4118: };
[; ;pic18f24j10.h: 4119: struct {
[; ;pic18f24j10.h: 4120: unsigned :7;
[; ;pic18f24j10.h: 4121: unsigned WCOL1 :1;
[; ;pic18f24j10.h: 4122: };
[; ;pic18f24j10.h: 4123: } SSPCON1bits_t;
[; ;pic18f24j10.h: 4124: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f24j10.h: 4212: typedef union {
[; ;pic18f24j10.h: 4213: struct {
[; ;pic18f24j10.h: 4214: unsigned SSPM :4;
[; ;pic18f24j10.h: 4215: unsigned CKP :1;
[; ;pic18f24j10.h: 4216: unsigned SSPEN :1;
[; ;pic18f24j10.h: 4217: unsigned SSPOV :1;
[; ;pic18f24j10.h: 4218: unsigned WCOL :1;
[; ;pic18f24j10.h: 4219: };
[; ;pic18f24j10.h: 4220: struct {
[; ;pic18f24j10.h: 4221: unsigned SSPM0 :1;
[; ;pic18f24j10.h: 4222: unsigned SSPM1 :1;
[; ;pic18f24j10.h: 4223: unsigned SSPM2 :1;
[; ;pic18f24j10.h: 4224: unsigned SSPM3 :1;
[; ;pic18f24j10.h: 4225: };
[; ;pic18f24j10.h: 4226: struct {
[; ;pic18f24j10.h: 4227: unsigned :4;
[; ;pic18f24j10.h: 4228: unsigned CKP1 :1;
[; ;pic18f24j10.h: 4229: };
[; ;pic18f24j10.h: 4230: struct {
[; ;pic18f24j10.h: 4231: unsigned :5;
[; ;pic18f24j10.h: 4232: unsigned SSPEN1 :1;
[; ;pic18f24j10.h: 4233: };
[; ;pic18f24j10.h: 4234: struct {
[; ;pic18f24j10.h: 4235: unsigned SSPM01 :1;
[; ;pic18f24j10.h: 4236: };
[; ;pic18f24j10.h: 4237: struct {
[; ;pic18f24j10.h: 4238: unsigned :1;
[; ;pic18f24j10.h: 4239: unsigned SSPM11 :1;
[; ;pic18f24j10.h: 4240: };
[; ;pic18f24j10.h: 4241: struct {
[; ;pic18f24j10.h: 4242: unsigned :2;
[; ;pic18f24j10.h: 4243: unsigned SSPM21 :1;
[; ;pic18f24j10.h: 4244: };
[; ;pic18f24j10.h: 4245: struct {
[; ;pic18f24j10.h: 4246: unsigned :3;
[; ;pic18f24j10.h: 4247: unsigned SSPM31 :1;
[; ;pic18f24j10.h: 4248: };
[; ;pic18f24j10.h: 4249: struct {
[; ;pic18f24j10.h: 4250: unsigned :6;
[; ;pic18f24j10.h: 4251: unsigned SSPOV1 :1;
[; ;pic18f24j10.h: 4252: };
[; ;pic18f24j10.h: 4253: struct {
[; ;pic18f24j10.h: 4254: unsigned :7;
[; ;pic18f24j10.h: 4255: unsigned WCOL1 :1;
[; ;pic18f24j10.h: 4256: };
[; ;pic18f24j10.h: 4257: } SSP1CON1bits_t;
[; ;pic18f24j10.h: 4258: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f24j10.h: 4347: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4349
[; ;pic18f24j10.h: 4349: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f24j10.h: 4352: extern volatile unsigned char SSP1STAT @ 0xFC7;
"4354
[; ;pic18f24j10.h: 4354: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f24j10.h: 4357: typedef union {
[; ;pic18f24j10.h: 4358: struct {
[; ;pic18f24j10.h: 4359: unsigned :2;
[; ;pic18f24j10.h: 4360: unsigned R_NOT_W :1;
[; ;pic18f24j10.h: 4361: };
[; ;pic18f24j10.h: 4362: struct {
[; ;pic18f24j10.h: 4363: unsigned :5;
[; ;pic18f24j10.h: 4364: unsigned D_NOT_A :1;
[; ;pic18f24j10.h: 4365: };
[; ;pic18f24j10.h: 4366: struct {
[; ;pic18f24j10.h: 4367: unsigned BF :1;
[; ;pic18f24j10.h: 4368: unsigned UA :1;
[; ;pic18f24j10.h: 4369: unsigned R_nW :1;
[; ;pic18f24j10.h: 4370: unsigned S :1;
[; ;pic18f24j10.h: 4371: unsigned P :1;
[; ;pic18f24j10.h: 4372: unsigned D_nA :1;
[; ;pic18f24j10.h: 4373: unsigned CKE :1;
[; ;pic18f24j10.h: 4374: unsigned SMP :1;
[; ;pic18f24j10.h: 4375: };
[; ;pic18f24j10.h: 4376: struct {
[; ;pic18f24j10.h: 4377: unsigned :2;
[; ;pic18f24j10.h: 4378: unsigned R_NOT_W :1;
[; ;pic18f24j10.h: 4379: };
[; ;pic18f24j10.h: 4380: struct {
[; ;pic18f24j10.h: 4381: unsigned :5;
[; ;pic18f24j10.h: 4382: unsigned D_NOT_A :1;
[; ;pic18f24j10.h: 4383: };
[; ;pic18f24j10.h: 4384: struct {
[; ;pic18f24j10.h: 4385: unsigned :2;
[; ;pic18f24j10.h: 4386: unsigned R_W :1;
[; ;pic18f24j10.h: 4387: unsigned :2;
[; ;pic18f24j10.h: 4388: unsigned D_A :1;
[; ;pic18f24j10.h: 4389: };
[; ;pic18f24j10.h: 4390: struct {
[; ;pic18f24j10.h: 4391: unsigned :2;
[; ;pic18f24j10.h: 4392: unsigned I2C_READ :1;
[; ;pic18f24j10.h: 4393: unsigned I2C_START :1;
[; ;pic18f24j10.h: 4394: unsigned I2C_STOP :1;
[; ;pic18f24j10.h: 4395: unsigned I2C_DAT :1;
[; ;pic18f24j10.h: 4396: };
[; ;pic18f24j10.h: 4397: struct {
[; ;pic18f24j10.h: 4398: unsigned :2;
[; ;pic18f24j10.h: 4399: unsigned nW :1;
[; ;pic18f24j10.h: 4400: unsigned :2;
[; ;pic18f24j10.h: 4401: unsigned nA :1;
[; ;pic18f24j10.h: 4402: };
[; ;pic18f24j10.h: 4403: struct {
[; ;pic18f24j10.h: 4404: unsigned :2;
[; ;pic18f24j10.h: 4405: unsigned NOT_WRITE :1;
[; ;pic18f24j10.h: 4406: };
[; ;pic18f24j10.h: 4407: struct {
[; ;pic18f24j10.h: 4408: unsigned :5;
[; ;pic18f24j10.h: 4409: unsigned NOT_ADDRESS :1;
[; ;pic18f24j10.h: 4410: };
[; ;pic18f24j10.h: 4411: struct {
[; ;pic18f24j10.h: 4412: unsigned :2;
[; ;pic18f24j10.h: 4413: unsigned nWRITE :1;
[; ;pic18f24j10.h: 4414: unsigned :2;
[; ;pic18f24j10.h: 4415: unsigned nADDRESS :1;
[; ;pic18f24j10.h: 4416: };
[; ;pic18f24j10.h: 4417: struct {
[; ;pic18f24j10.h: 4418: unsigned :2;
[; ;pic18f24j10.h: 4419: unsigned READ_WRITE :1;
[; ;pic18f24j10.h: 4420: unsigned :2;
[; ;pic18f24j10.h: 4421: unsigned DATA_ADDRESS :1;
[; ;pic18f24j10.h: 4422: };
[; ;pic18f24j10.h: 4423: struct {
[; ;pic18f24j10.h: 4424: unsigned :2;
[; ;pic18f24j10.h: 4425: unsigned R :1;
[; ;pic18f24j10.h: 4426: unsigned :2;
[; ;pic18f24j10.h: 4427: unsigned D :1;
[; ;pic18f24j10.h: 4428: };
[; ;pic18f24j10.h: 4429: struct {
[; ;pic18f24j10.h: 4430: unsigned :5;
[; ;pic18f24j10.h: 4431: unsigned DA :1;
[; ;pic18f24j10.h: 4432: };
[; ;pic18f24j10.h: 4433: struct {
[; ;pic18f24j10.h: 4434: unsigned :2;
[; ;pic18f24j10.h: 4435: unsigned RW :1;
[; ;pic18f24j10.h: 4436: };
[; ;pic18f24j10.h: 4437: struct {
[; ;pic18f24j10.h: 4438: unsigned :3;
[; ;pic18f24j10.h: 4439: unsigned START :1;
[; ;pic18f24j10.h: 4440: };
[; ;pic18f24j10.h: 4441: struct {
[; ;pic18f24j10.h: 4442: unsigned :4;
[; ;pic18f24j10.h: 4443: unsigned STOP :1;
[; ;pic18f24j10.h: 4444: };
[; ;pic18f24j10.h: 4445: struct {
[; ;pic18f24j10.h: 4446: unsigned :2;
[; ;pic18f24j10.h: 4447: unsigned NOT_W :1;
[; ;pic18f24j10.h: 4448: };
[; ;pic18f24j10.h: 4449: struct {
[; ;pic18f24j10.h: 4450: unsigned :5;
[; ;pic18f24j10.h: 4451: unsigned NOT_A :1;
[; ;pic18f24j10.h: 4452: };
[; ;pic18f24j10.h: 4453: struct {
[; ;pic18f24j10.h: 4454: unsigned BF1 :1;
[; ;pic18f24j10.h: 4455: };
[; ;pic18f24j10.h: 4456: struct {
[; ;pic18f24j10.h: 4457: unsigned :6;
[; ;pic18f24j10.h: 4458: unsigned CKE1 :1;
[; ;pic18f24j10.h: 4459: };
[; ;pic18f24j10.h: 4460: struct {
[; ;pic18f24j10.h: 4461: unsigned :5;
[; ;pic18f24j10.h: 4462: unsigned DA1 :1;
[; ;pic18f24j10.h: 4463: };
[; ;pic18f24j10.h: 4464: struct {
[; ;pic18f24j10.h: 4465: unsigned :2;
[; ;pic18f24j10.h: 4466: unsigned RW1 :1;
[; ;pic18f24j10.h: 4467: };
[; ;pic18f24j10.h: 4468: struct {
[; ;pic18f24j10.h: 4469: unsigned :7;
[; ;pic18f24j10.h: 4470: unsigned SMP1 :1;
[; ;pic18f24j10.h: 4471: };
[; ;pic18f24j10.h: 4472: struct {
[; ;pic18f24j10.h: 4473: unsigned :3;
[; ;pic18f24j10.h: 4474: unsigned START1 :1;
[; ;pic18f24j10.h: 4475: };
[; ;pic18f24j10.h: 4476: struct {
[; ;pic18f24j10.h: 4477: unsigned :4;
[; ;pic18f24j10.h: 4478: unsigned STOP1 :1;
[; ;pic18f24j10.h: 4479: };
[; ;pic18f24j10.h: 4480: struct {
[; ;pic18f24j10.h: 4481: unsigned :1;
[; ;pic18f24j10.h: 4482: unsigned UA1 :1;
[; ;pic18f24j10.h: 4483: };
[; ;pic18f24j10.h: 4484: } SSPSTATbits_t;
[; ;pic18f24j10.h: 4485: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f24j10.h: 4688: typedef union {
[; ;pic18f24j10.h: 4689: struct {
[; ;pic18f24j10.h: 4690: unsigned :2;
[; ;pic18f24j10.h: 4691: unsigned R_NOT_W :1;
[; ;pic18f24j10.h: 4692: };
[; ;pic18f24j10.h: 4693: struct {
[; ;pic18f24j10.h: 4694: unsigned :5;
[; ;pic18f24j10.h: 4695: unsigned D_NOT_A :1;
[; ;pic18f24j10.h: 4696: };
[; ;pic18f24j10.h: 4697: struct {
[; ;pic18f24j10.h: 4698: unsigned BF :1;
[; ;pic18f24j10.h: 4699: unsigned UA :1;
[; ;pic18f24j10.h: 4700: unsigned R_nW :1;
[; ;pic18f24j10.h: 4701: unsigned S :1;
[; ;pic18f24j10.h: 4702: unsigned P :1;
[; ;pic18f24j10.h: 4703: unsigned D_nA :1;
[; ;pic18f24j10.h: 4704: unsigned CKE :1;
[; ;pic18f24j10.h: 4705: unsigned SMP :1;
[; ;pic18f24j10.h: 4706: };
[; ;pic18f24j10.h: 4707: struct {
[; ;pic18f24j10.h: 4708: unsigned :2;
[; ;pic18f24j10.h: 4709: unsigned R_NOT_W :1;
[; ;pic18f24j10.h: 4710: };
[; ;pic18f24j10.h: 4711: struct {
[; ;pic18f24j10.h: 4712: unsigned :5;
[; ;pic18f24j10.h: 4713: unsigned D_NOT_A :1;
[; ;pic18f24j10.h: 4714: };
[; ;pic18f24j10.h: 4715: struct {
[; ;pic18f24j10.h: 4716: unsigned :2;
[; ;pic18f24j10.h: 4717: unsigned R_W :1;
[; ;pic18f24j10.h: 4718: unsigned :2;
[; ;pic18f24j10.h: 4719: unsigned D_A :1;
[; ;pic18f24j10.h: 4720: };
[; ;pic18f24j10.h: 4721: struct {
[; ;pic18f24j10.h: 4722: unsigned :2;
[; ;pic18f24j10.h: 4723: unsigned I2C_READ :1;
[; ;pic18f24j10.h: 4724: unsigned I2C_START :1;
[; ;pic18f24j10.h: 4725: unsigned I2C_STOP :1;
[; ;pic18f24j10.h: 4726: unsigned I2C_DAT :1;
[; ;pic18f24j10.h: 4727: };
[; ;pic18f24j10.h: 4728: struct {
[; ;pic18f24j10.h: 4729: unsigned :2;
[; ;pic18f24j10.h: 4730: unsigned nW :1;
[; ;pic18f24j10.h: 4731: unsigned :2;
[; ;pic18f24j10.h: 4732: unsigned nA :1;
[; ;pic18f24j10.h: 4733: };
[; ;pic18f24j10.h: 4734: struct {
[; ;pic18f24j10.h: 4735: unsigned :2;
[; ;pic18f24j10.h: 4736: unsigned NOT_WRITE :1;
[; ;pic18f24j10.h: 4737: };
[; ;pic18f24j10.h: 4738: struct {
[; ;pic18f24j10.h: 4739: unsigned :5;
[; ;pic18f24j10.h: 4740: unsigned NOT_ADDRESS :1;
[; ;pic18f24j10.h: 4741: };
[; ;pic18f24j10.h: 4742: struct {
[; ;pic18f24j10.h: 4743: unsigned :2;
[; ;pic18f24j10.h: 4744: unsigned nWRITE :1;
[; ;pic18f24j10.h: 4745: unsigned :2;
[; ;pic18f24j10.h: 4746: unsigned nADDRESS :1;
[; ;pic18f24j10.h: 4747: };
[; ;pic18f24j10.h: 4748: struct {
[; ;pic18f24j10.h: 4749: unsigned :2;
[; ;pic18f24j10.h: 4750: unsigned READ_WRITE :1;
[; ;pic18f24j10.h: 4751: unsigned :2;
[; ;pic18f24j10.h: 4752: unsigned DATA_ADDRESS :1;
[; ;pic18f24j10.h: 4753: };
[; ;pic18f24j10.h: 4754: struct {
[; ;pic18f24j10.h: 4755: unsigned :2;
[; ;pic18f24j10.h: 4756: unsigned R :1;
[; ;pic18f24j10.h: 4757: unsigned :2;
[; ;pic18f24j10.h: 4758: unsigned D :1;
[; ;pic18f24j10.h: 4759: };
[; ;pic18f24j10.h: 4760: struct {
[; ;pic18f24j10.h: 4761: unsigned :5;
[; ;pic18f24j10.h: 4762: unsigned DA :1;
[; ;pic18f24j10.h: 4763: };
[; ;pic18f24j10.h: 4764: struct {
[; ;pic18f24j10.h: 4765: unsigned :2;
[; ;pic18f24j10.h: 4766: unsigned RW :1;
[; ;pic18f24j10.h: 4767: };
[; ;pic18f24j10.h: 4768: struct {
[; ;pic18f24j10.h: 4769: unsigned :3;
[; ;pic18f24j10.h: 4770: unsigned START :1;
[; ;pic18f24j10.h: 4771: };
[; ;pic18f24j10.h: 4772: struct {
[; ;pic18f24j10.h: 4773: unsigned :4;
[; ;pic18f24j10.h: 4774: unsigned STOP :1;
[; ;pic18f24j10.h: 4775: };
[; ;pic18f24j10.h: 4776: struct {
[; ;pic18f24j10.h: 4777: unsigned :2;
[; ;pic18f24j10.h: 4778: unsigned NOT_W :1;
[; ;pic18f24j10.h: 4779: };
[; ;pic18f24j10.h: 4780: struct {
[; ;pic18f24j10.h: 4781: unsigned :5;
[; ;pic18f24j10.h: 4782: unsigned NOT_A :1;
[; ;pic18f24j10.h: 4783: };
[; ;pic18f24j10.h: 4784: struct {
[; ;pic18f24j10.h: 4785: unsigned BF1 :1;
[; ;pic18f24j10.h: 4786: };
[; ;pic18f24j10.h: 4787: struct {
[; ;pic18f24j10.h: 4788: unsigned :6;
[; ;pic18f24j10.h: 4789: unsigned CKE1 :1;
[; ;pic18f24j10.h: 4790: };
[; ;pic18f24j10.h: 4791: struct {
[; ;pic18f24j10.h: 4792: unsigned :5;
[; ;pic18f24j10.h: 4793: unsigned DA1 :1;
[; ;pic18f24j10.h: 4794: };
[; ;pic18f24j10.h: 4795: struct {
[; ;pic18f24j10.h: 4796: unsigned :2;
[; ;pic18f24j10.h: 4797: unsigned RW1 :1;
[; ;pic18f24j10.h: 4798: };
[; ;pic18f24j10.h: 4799: struct {
[; ;pic18f24j10.h: 4800: unsigned :7;
[; ;pic18f24j10.h: 4801: unsigned SMP1 :1;
[; ;pic18f24j10.h: 4802: };
[; ;pic18f24j10.h: 4803: struct {
[; ;pic18f24j10.h: 4804: unsigned :3;
[; ;pic18f24j10.h: 4805: unsigned START1 :1;
[; ;pic18f24j10.h: 4806: };
[; ;pic18f24j10.h: 4807: struct {
[; ;pic18f24j10.h: 4808: unsigned :4;
[; ;pic18f24j10.h: 4809: unsigned STOP1 :1;
[; ;pic18f24j10.h: 4810: };
[; ;pic18f24j10.h: 4811: struct {
[; ;pic18f24j10.h: 4812: unsigned :1;
[; ;pic18f24j10.h: 4813: unsigned UA1 :1;
[; ;pic18f24j10.h: 4814: };
[; ;pic18f24j10.h: 4815: } SSP1STATbits_t;
[; ;pic18f24j10.h: 4816: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f24j10.h: 5020: extern volatile unsigned char SSPADD @ 0xFC8;
"5022
[; ;pic18f24j10.h: 5022: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f24j10.h: 5025: extern volatile unsigned char SSP1ADD @ 0xFC8;
"5027
[; ;pic18f24j10.h: 5027: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f24j10.h: 5030: typedef union {
[; ;pic18f24j10.h: 5031: struct {
[; ;pic18f24j10.h: 5032: unsigned MSK0 :1;
[; ;pic18f24j10.h: 5033: };
[; ;pic18f24j10.h: 5034: struct {
[; ;pic18f24j10.h: 5035: unsigned MSK01 :1;
[; ;pic18f24j10.h: 5036: };
[; ;pic18f24j10.h: 5037: struct {
[; ;pic18f24j10.h: 5038: unsigned :1;
[; ;pic18f24j10.h: 5039: unsigned MSK1 :1;
[; ;pic18f24j10.h: 5040: };
[; ;pic18f24j10.h: 5041: struct {
[; ;pic18f24j10.h: 5042: unsigned :1;
[; ;pic18f24j10.h: 5043: unsigned MSK11 :1;
[; ;pic18f24j10.h: 5044: };
[; ;pic18f24j10.h: 5045: struct {
[; ;pic18f24j10.h: 5046: unsigned :2;
[; ;pic18f24j10.h: 5047: unsigned MSK2 :1;
[; ;pic18f24j10.h: 5048: };
[; ;pic18f24j10.h: 5049: struct {
[; ;pic18f24j10.h: 5050: unsigned :2;
[; ;pic18f24j10.h: 5051: unsigned MSK21 :1;
[; ;pic18f24j10.h: 5052: };
[; ;pic18f24j10.h: 5053: struct {
[; ;pic18f24j10.h: 5054: unsigned :3;
[; ;pic18f24j10.h: 5055: unsigned MSK3 :1;
[; ;pic18f24j10.h: 5056: };
[; ;pic18f24j10.h: 5057: struct {
[; ;pic18f24j10.h: 5058: unsigned :3;
[; ;pic18f24j10.h: 5059: unsigned MSK31 :1;
[; ;pic18f24j10.h: 5060: };
[; ;pic18f24j10.h: 5061: struct {
[; ;pic18f24j10.h: 5062: unsigned :4;
[; ;pic18f24j10.h: 5063: unsigned MSK4 :1;
[; ;pic18f24j10.h: 5064: };
[; ;pic18f24j10.h: 5065: struct {
[; ;pic18f24j10.h: 5066: unsigned :4;
[; ;pic18f24j10.h: 5067: unsigned MSK41 :1;
[; ;pic18f24j10.h: 5068: };
[; ;pic18f24j10.h: 5069: struct {
[; ;pic18f24j10.h: 5070: unsigned :5;
[; ;pic18f24j10.h: 5071: unsigned MSK5 :1;
[; ;pic18f24j10.h: 5072: };
[; ;pic18f24j10.h: 5073: struct {
[; ;pic18f24j10.h: 5074: unsigned :5;
[; ;pic18f24j10.h: 5075: unsigned MSK51 :1;
[; ;pic18f24j10.h: 5076: };
[; ;pic18f24j10.h: 5077: struct {
[; ;pic18f24j10.h: 5078: unsigned :6;
[; ;pic18f24j10.h: 5079: unsigned MSK6 :1;
[; ;pic18f24j10.h: 5080: };
[; ;pic18f24j10.h: 5081: struct {
[; ;pic18f24j10.h: 5082: unsigned :6;
[; ;pic18f24j10.h: 5083: unsigned MSK61 :1;
[; ;pic18f24j10.h: 5084: };
[; ;pic18f24j10.h: 5085: struct {
[; ;pic18f24j10.h: 5086: unsigned :7;
[; ;pic18f24j10.h: 5087: unsigned MSK7 :1;
[; ;pic18f24j10.h: 5088: };
[; ;pic18f24j10.h: 5089: struct {
[; ;pic18f24j10.h: 5090: unsigned :7;
[; ;pic18f24j10.h: 5091: unsigned MSK71 :1;
[; ;pic18f24j10.h: 5092: };
[; ;pic18f24j10.h: 5093: } SSPADDbits_t;
[; ;pic18f24j10.h: 5094: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f24j10.h: 5177: typedef union {
[; ;pic18f24j10.h: 5178: struct {
[; ;pic18f24j10.h: 5179: unsigned MSK0 :1;
[; ;pic18f24j10.h: 5180: };
[; ;pic18f24j10.h: 5181: struct {
[; ;pic18f24j10.h: 5182: unsigned MSK01 :1;
[; ;pic18f24j10.h: 5183: };
[; ;pic18f24j10.h: 5184: struct {
[; ;pic18f24j10.h: 5185: unsigned :1;
[; ;pic18f24j10.h: 5186: unsigned MSK1 :1;
[; ;pic18f24j10.h: 5187: };
[; ;pic18f24j10.h: 5188: struct {
[; ;pic18f24j10.h: 5189: unsigned :1;
[; ;pic18f24j10.h: 5190: unsigned MSK11 :1;
[; ;pic18f24j10.h: 5191: };
[; ;pic18f24j10.h: 5192: struct {
[; ;pic18f24j10.h: 5193: unsigned :2;
[; ;pic18f24j10.h: 5194: unsigned MSK2 :1;
[; ;pic18f24j10.h: 5195: };
[; ;pic18f24j10.h: 5196: struct {
[; ;pic18f24j10.h: 5197: unsigned :2;
[; ;pic18f24j10.h: 5198: unsigned MSK21 :1;
[; ;pic18f24j10.h: 5199: };
[; ;pic18f24j10.h: 5200: struct {
[; ;pic18f24j10.h: 5201: unsigned :3;
[; ;pic18f24j10.h: 5202: unsigned MSK3 :1;
[; ;pic18f24j10.h: 5203: };
[; ;pic18f24j10.h: 5204: struct {
[; ;pic18f24j10.h: 5205: unsigned :3;
[; ;pic18f24j10.h: 5206: unsigned MSK31 :1;
[; ;pic18f24j10.h: 5207: };
[; ;pic18f24j10.h: 5208: struct {
[; ;pic18f24j10.h: 5209: unsigned :4;
[; ;pic18f24j10.h: 5210: unsigned MSK4 :1;
[; ;pic18f24j10.h: 5211: };
[; ;pic18f24j10.h: 5212: struct {
[; ;pic18f24j10.h: 5213: unsigned :4;
[; ;pic18f24j10.h: 5214: unsigned MSK41 :1;
[; ;pic18f24j10.h: 5215: };
[; ;pic18f24j10.h: 5216: struct {
[; ;pic18f24j10.h: 5217: unsigned :5;
[; ;pic18f24j10.h: 5218: unsigned MSK5 :1;
[; ;pic18f24j10.h: 5219: };
[; ;pic18f24j10.h: 5220: struct {
[; ;pic18f24j10.h: 5221: unsigned :5;
[; ;pic18f24j10.h: 5222: unsigned MSK51 :1;
[; ;pic18f24j10.h: 5223: };
[; ;pic18f24j10.h: 5224: struct {
[; ;pic18f24j10.h: 5225: unsigned :6;
[; ;pic18f24j10.h: 5226: unsigned MSK6 :1;
[; ;pic18f24j10.h: 5227: };
[; ;pic18f24j10.h: 5228: struct {
[; ;pic18f24j10.h: 5229: unsigned :6;
[; ;pic18f24j10.h: 5230: unsigned MSK61 :1;
[; ;pic18f24j10.h: 5231: };
[; ;pic18f24j10.h: 5232: struct {
[; ;pic18f24j10.h: 5233: unsigned :7;
[; ;pic18f24j10.h: 5234: unsigned MSK7 :1;
[; ;pic18f24j10.h: 5235: };
[; ;pic18f24j10.h: 5236: struct {
[; ;pic18f24j10.h: 5237: unsigned :7;
[; ;pic18f24j10.h: 5238: unsigned MSK71 :1;
[; ;pic18f24j10.h: 5239: };
[; ;pic18f24j10.h: 5240: } SSP1ADDbits_t;
[; ;pic18f24j10.h: 5241: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f24j10.h: 5325: extern volatile unsigned char SSPBUF @ 0xFC9;
"5327
[; ;pic18f24j10.h: 5327: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f24j10.h: 5330: extern volatile unsigned char SSP1BUF @ 0xFC9;
"5332
[; ;pic18f24j10.h: 5332: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f24j10.h: 5336: extern volatile unsigned char T2CON @ 0xFCA;
"5338
[; ;pic18f24j10.h: 5338: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f24j10.h: 5341: typedef union {
[; ;pic18f24j10.h: 5342: struct {
[; ;pic18f24j10.h: 5343: unsigned T2CKPS :2;
[; ;pic18f24j10.h: 5344: unsigned TMR2ON :1;
[; ;pic18f24j10.h: 5345: unsigned TOUTPS :4;
[; ;pic18f24j10.h: 5346: };
[; ;pic18f24j10.h: 5347: struct {
[; ;pic18f24j10.h: 5348: unsigned T2CKPS0 :1;
[; ;pic18f24j10.h: 5349: unsigned T2CKPS1 :1;
[; ;pic18f24j10.h: 5350: unsigned :1;
[; ;pic18f24j10.h: 5351: unsigned T2OUTPS0 :1;
[; ;pic18f24j10.h: 5352: unsigned T2OUTPS1 :1;
[; ;pic18f24j10.h: 5353: unsigned T2OUTPS2 :1;
[; ;pic18f24j10.h: 5354: unsigned T2OUTPS3 :1;
[; ;pic18f24j10.h: 5355: };
[; ;pic18f24j10.h: 5356: struct {
[; ;pic18f24j10.h: 5357: unsigned :3;
[; ;pic18f24j10.h: 5358: unsigned TOUTPS0 :1;
[; ;pic18f24j10.h: 5359: unsigned TOUTPS1 :1;
[; ;pic18f24j10.h: 5360: unsigned TOUTPS2 :1;
[; ;pic18f24j10.h: 5361: unsigned TOUTPS3 :1;
[; ;pic18f24j10.h: 5362: };
[; ;pic18f24j10.h: 5363: } T2CONbits_t;
[; ;pic18f24j10.h: 5364: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f24j10.h: 5433: extern volatile unsigned char PR2 @ 0xFCB;
"5435
[; ;pic18f24j10.h: 5435: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f24j10.h: 5438: extern volatile unsigned char MEMCON @ 0xFCB;
"5440
[; ;pic18f24j10.h: 5440: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f24j10.h: 5443: typedef union {
[; ;pic18f24j10.h: 5444: struct {
[; ;pic18f24j10.h: 5445: unsigned :7;
[; ;pic18f24j10.h: 5446: unsigned EBDIS :1;
[; ;pic18f24j10.h: 5447: };
[; ;pic18f24j10.h: 5448: struct {
[; ;pic18f24j10.h: 5449: unsigned :4;
[; ;pic18f24j10.h: 5450: unsigned WAIT0 :1;
[; ;pic18f24j10.h: 5451: };
[; ;pic18f24j10.h: 5452: struct {
[; ;pic18f24j10.h: 5453: unsigned :5;
[; ;pic18f24j10.h: 5454: unsigned WAIT1 :1;
[; ;pic18f24j10.h: 5455: };
[; ;pic18f24j10.h: 5456: struct {
[; ;pic18f24j10.h: 5457: unsigned WM0 :1;
[; ;pic18f24j10.h: 5458: };
[; ;pic18f24j10.h: 5459: struct {
[; ;pic18f24j10.h: 5460: unsigned :1;
[; ;pic18f24j10.h: 5461: unsigned WM1 :1;
[; ;pic18f24j10.h: 5462: };
[; ;pic18f24j10.h: 5463: } PR2bits_t;
[; ;pic18f24j10.h: 5464: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f24j10.h: 5492: typedef union {
[; ;pic18f24j10.h: 5493: struct {
[; ;pic18f24j10.h: 5494: unsigned :7;
[; ;pic18f24j10.h: 5495: unsigned EBDIS :1;
[; ;pic18f24j10.h: 5496: };
[; ;pic18f24j10.h: 5497: struct {
[; ;pic18f24j10.h: 5498: unsigned :4;
[; ;pic18f24j10.h: 5499: unsigned WAIT0 :1;
[; ;pic18f24j10.h: 5500: };
[; ;pic18f24j10.h: 5501: struct {
[; ;pic18f24j10.h: 5502: unsigned :5;
[; ;pic18f24j10.h: 5503: unsigned WAIT1 :1;
[; ;pic18f24j10.h: 5504: };
[; ;pic18f24j10.h: 5505: struct {
[; ;pic18f24j10.h: 5506: unsigned WM0 :1;
[; ;pic18f24j10.h: 5507: };
[; ;pic18f24j10.h: 5508: struct {
[; ;pic18f24j10.h: 5509: unsigned :1;
[; ;pic18f24j10.h: 5510: unsigned WM1 :1;
[; ;pic18f24j10.h: 5511: };
[; ;pic18f24j10.h: 5512: } MEMCONbits_t;
[; ;pic18f24j10.h: 5513: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f24j10.h: 5542: extern volatile unsigned char TMR2 @ 0xFCC;
"5544
[; ;pic18f24j10.h: 5544: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f24j10.h: 5548: extern volatile unsigned char T1CON @ 0xFCD;
"5550
[; ;pic18f24j10.h: 5550: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f24j10.h: 5553: typedef union {
[; ;pic18f24j10.h: 5554: struct {
[; ;pic18f24j10.h: 5555: unsigned :2;
[; ;pic18f24j10.h: 5556: unsigned NOT_T1SYNC :1;
[; ;pic18f24j10.h: 5557: };
[; ;pic18f24j10.h: 5558: struct {
[; ;pic18f24j10.h: 5559: unsigned TMR1ON :1;
[; ;pic18f24j10.h: 5560: unsigned TMR1CS :1;
[; ;pic18f24j10.h: 5561: unsigned nT1SYNC :1;
[; ;pic18f24j10.h: 5562: unsigned T1OSCEN :1;
[; ;pic18f24j10.h: 5563: unsigned T1CKPS :2;
[; ;pic18f24j10.h: 5564: unsigned T1RUN :1;
[; ;pic18f24j10.h: 5565: unsigned RD16 :1;
[; ;pic18f24j10.h: 5566: };
[; ;pic18f24j10.h: 5567: struct {
[; ;pic18f24j10.h: 5568: unsigned :2;
[; ;pic18f24j10.h: 5569: unsigned T1SYNC :1;
[; ;pic18f24j10.h: 5570: unsigned :1;
[; ;pic18f24j10.h: 5571: unsigned T1CKPS0 :1;
[; ;pic18f24j10.h: 5572: unsigned T1CKPS1 :1;
[; ;pic18f24j10.h: 5573: };
[; ;pic18f24j10.h: 5574: struct {
[; ;pic18f24j10.h: 5575: unsigned :2;
[; ;pic18f24j10.h: 5576: unsigned T1INSYNC :1;
[; ;pic18f24j10.h: 5577: };
[; ;pic18f24j10.h: 5578: struct {
[; ;pic18f24j10.h: 5579: unsigned :3;
[; ;pic18f24j10.h: 5580: unsigned SOSCEN :1;
[; ;pic18f24j10.h: 5581: };
[; ;pic18f24j10.h: 5582: struct {
[; ;pic18f24j10.h: 5583: unsigned :7;
[; ;pic18f24j10.h: 5584: unsigned T1RD16 :1;
[; ;pic18f24j10.h: 5585: };
[; ;pic18f24j10.h: 5586: } T1CONbits_t;
[; ;pic18f24j10.h: 5587: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f24j10.h: 5661: extern volatile unsigned short TMR1 @ 0xFCE;
"5663
[; ;pic18f24j10.h: 5663: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f24j10.h: 5667: extern volatile unsigned char TMR1L @ 0xFCE;
"5669
[; ;pic18f24j10.h: 5669: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f24j10.h: 5673: extern volatile unsigned char TMR1H @ 0xFCF;
"5675
[; ;pic18f24j10.h: 5675: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f24j10.h: 5679: extern volatile unsigned char RCON @ 0xFD0;
"5681
[; ;pic18f24j10.h: 5681: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f24j10.h: 5684: typedef union {
[; ;pic18f24j10.h: 5685: struct {
[; ;pic18f24j10.h: 5686: unsigned NOT_BOR :1;
[; ;pic18f24j10.h: 5687: };
[; ;pic18f24j10.h: 5688: struct {
[; ;pic18f24j10.h: 5689: unsigned :1;
[; ;pic18f24j10.h: 5690: unsigned NOT_POR :1;
[; ;pic18f24j10.h: 5691: };
[; ;pic18f24j10.h: 5692: struct {
[; ;pic18f24j10.h: 5693: unsigned :2;
[; ;pic18f24j10.h: 5694: unsigned NOT_PD :1;
[; ;pic18f24j10.h: 5695: };
[; ;pic18f24j10.h: 5696: struct {
[; ;pic18f24j10.h: 5697: unsigned :3;
[; ;pic18f24j10.h: 5698: unsigned NOT_TO :1;
[; ;pic18f24j10.h: 5699: };
[; ;pic18f24j10.h: 5700: struct {
[; ;pic18f24j10.h: 5701: unsigned :4;
[; ;pic18f24j10.h: 5702: unsigned NOT_RI :1;
[; ;pic18f24j10.h: 5703: };
[; ;pic18f24j10.h: 5704: struct {
[; ;pic18f24j10.h: 5705: unsigned nBOR :1;
[; ;pic18f24j10.h: 5706: unsigned nPOR :1;
[; ;pic18f24j10.h: 5707: unsigned nPD :1;
[; ;pic18f24j10.h: 5708: unsigned nTO :1;
[; ;pic18f24j10.h: 5709: unsigned nRI :1;
[; ;pic18f24j10.h: 5710: unsigned :2;
[; ;pic18f24j10.h: 5711: unsigned IPEN :1;
[; ;pic18f24j10.h: 5712: };
[; ;pic18f24j10.h: 5713: struct {
[; ;pic18f24j10.h: 5714: unsigned BOR :1;
[; ;pic18f24j10.h: 5715: unsigned POR :1;
[; ;pic18f24j10.h: 5716: unsigned PD :1;
[; ;pic18f24j10.h: 5717: unsigned TO :1;
[; ;pic18f24j10.h: 5718: unsigned RI :1;
[; ;pic18f24j10.h: 5719: };
[; ;pic18f24j10.h: 5720: } RCONbits_t;
[; ;pic18f24j10.h: 5721: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f24j10.h: 5805: extern volatile unsigned char WDTCON @ 0xFD1;
"5807
[; ;pic18f24j10.h: 5807: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f24j10.h: 5810: typedef union {
[; ;pic18f24j10.h: 5811: struct {
[; ;pic18f24j10.h: 5812: unsigned SWDTEN :1;
[; ;pic18f24j10.h: 5813: };
[; ;pic18f24j10.h: 5814: struct {
[; ;pic18f24j10.h: 5815: unsigned SWDTE :1;
[; ;pic18f24j10.h: 5816: };
[; ;pic18f24j10.h: 5817: } WDTCONbits_t;
[; ;pic18f24j10.h: 5818: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f24j10.h: 5832: extern volatile unsigned char OSCCON @ 0xFD3;
"5834
[; ;pic18f24j10.h: 5834: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f24j10.h: 5837: typedef union {
[; ;pic18f24j10.h: 5838: struct {
[; ;pic18f24j10.h: 5839: unsigned SCS :2;
[; ;pic18f24j10.h: 5840: unsigned :1;
[; ;pic18f24j10.h: 5841: unsigned OSTS :1;
[; ;pic18f24j10.h: 5842: unsigned :3;
[; ;pic18f24j10.h: 5843: unsigned IDLEN :1;
[; ;pic18f24j10.h: 5844: };
[; ;pic18f24j10.h: 5845: struct {
[; ;pic18f24j10.h: 5846: unsigned SCS0 :1;
[; ;pic18f24j10.h: 5847: unsigned SCS1 :1;
[; ;pic18f24j10.h: 5848: };
[; ;pic18f24j10.h: 5849: } OSCCONbits_t;
[; ;pic18f24j10.h: 5850: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f24j10.h: 5879: extern volatile unsigned char T0CON @ 0xFD5;
"5881
[; ;pic18f24j10.h: 5881: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f24j10.h: 5884: typedef union {
[; ;pic18f24j10.h: 5885: struct {
[; ;pic18f24j10.h: 5886: unsigned T0PS :3;
[; ;pic18f24j10.h: 5887: unsigned PSA :1;
[; ;pic18f24j10.h: 5888: unsigned T0SE :1;
[; ;pic18f24j10.h: 5889: unsigned T0CS :1;
[; ;pic18f24j10.h: 5890: unsigned T08BIT :1;
[; ;pic18f24j10.h: 5891: unsigned TMR0ON :1;
[; ;pic18f24j10.h: 5892: };
[; ;pic18f24j10.h: 5893: struct {
[; ;pic18f24j10.h: 5894: unsigned T0PS0 :1;
[; ;pic18f24j10.h: 5895: unsigned T0PS1 :1;
[; ;pic18f24j10.h: 5896: unsigned T0PS2 :1;
[; ;pic18f24j10.h: 5897: };
[; ;pic18f24j10.h: 5898: } T0CONbits_t;
[; ;pic18f24j10.h: 5899: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f24j10.h: 5948: extern volatile unsigned short TMR0 @ 0xFD6;
"5950
[; ;pic18f24j10.h: 5950: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f24j10.h: 5954: extern volatile unsigned char TMR0L @ 0xFD6;
"5956
[; ;pic18f24j10.h: 5956: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f24j10.h: 5960: extern volatile unsigned char TMR0H @ 0xFD7;
"5962
[; ;pic18f24j10.h: 5962: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f24j10.h: 5966: extern volatile unsigned char STATUS @ 0xFD8;
"5968
[; ;pic18f24j10.h: 5968: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f24j10.h: 5971: typedef union {
[; ;pic18f24j10.h: 5972: struct {
[; ;pic18f24j10.h: 5973: unsigned C :1;
[; ;pic18f24j10.h: 5974: unsigned DC :1;
[; ;pic18f24j10.h: 5975: unsigned Z :1;
[; ;pic18f24j10.h: 5976: unsigned OV :1;
[; ;pic18f24j10.h: 5977: unsigned N :1;
[; ;pic18f24j10.h: 5978: };
[; ;pic18f24j10.h: 5979: struct {
[; ;pic18f24j10.h: 5980: unsigned CARRY :1;
[; ;pic18f24j10.h: 5981: };
[; ;pic18f24j10.h: 5982: struct {
[; ;pic18f24j10.h: 5983: unsigned :4;
[; ;pic18f24j10.h: 5984: unsigned NEGATIVE :1;
[; ;pic18f24j10.h: 5985: };
[; ;pic18f24j10.h: 5986: struct {
[; ;pic18f24j10.h: 5987: unsigned :3;
[; ;pic18f24j10.h: 5988: unsigned OVERFLOW :1;
[; ;pic18f24j10.h: 5989: };
[; ;pic18f24j10.h: 5990: struct {
[; ;pic18f24j10.h: 5991: unsigned :2;
[; ;pic18f24j10.h: 5992: unsigned ZERO :1;
[; ;pic18f24j10.h: 5993: };
[; ;pic18f24j10.h: 5994: } STATUSbits_t;
[; ;pic18f24j10.h: 5995: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f24j10.h: 6044: extern volatile unsigned short FSR2 @ 0xFD9;
"6046
[; ;pic18f24j10.h: 6046: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f24j10.h: 6050: extern volatile unsigned char FSR2L @ 0xFD9;
"6052
[; ;pic18f24j10.h: 6052: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f24j10.h: 6056: extern volatile unsigned char FSR2H @ 0xFDA;
"6058
[; ;pic18f24j10.h: 6058: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f24j10.h: 6062: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6064
[; ;pic18f24j10.h: 6064: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f24j10.h: 6068: extern volatile unsigned char PREINC2 @ 0xFDC;
"6070
[; ;pic18f24j10.h: 6070: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f24j10.h: 6074: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6076
[; ;pic18f24j10.h: 6076: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f24j10.h: 6080: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6082
[; ;pic18f24j10.h: 6082: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f24j10.h: 6086: extern volatile unsigned char INDF2 @ 0xFDF;
"6088
[; ;pic18f24j10.h: 6088: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f24j10.h: 6092: extern volatile unsigned char BSR @ 0xFE0;
"6094
[; ;pic18f24j10.h: 6094: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f24j10.h: 6098: extern volatile unsigned short FSR1 @ 0xFE1;
"6100
[; ;pic18f24j10.h: 6100: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f24j10.h: 6104: extern volatile unsigned char FSR1L @ 0xFE1;
"6106
[; ;pic18f24j10.h: 6106: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f24j10.h: 6110: extern volatile unsigned char FSR1H @ 0xFE2;
"6112
[; ;pic18f24j10.h: 6112: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f24j10.h: 6116: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6118
[; ;pic18f24j10.h: 6118: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f24j10.h: 6122: extern volatile unsigned char PREINC1 @ 0xFE4;
"6124
[; ;pic18f24j10.h: 6124: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f24j10.h: 6128: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6130
[; ;pic18f24j10.h: 6130: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f24j10.h: 6134: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6136
[; ;pic18f24j10.h: 6136: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f24j10.h: 6140: extern volatile unsigned char INDF1 @ 0xFE7;
"6142
[; ;pic18f24j10.h: 6142: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f24j10.h: 6146: extern volatile unsigned char WREG @ 0xFE8;
"6148
[; ;pic18f24j10.h: 6148: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f24j10.h: 6152: extern volatile unsigned short FSR0 @ 0xFE9;
"6154
[; ;pic18f24j10.h: 6154: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f24j10.h: 6158: extern volatile unsigned char FSR0L @ 0xFE9;
"6160
[; ;pic18f24j10.h: 6160: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f24j10.h: 6164: extern volatile unsigned char FSR0H @ 0xFEA;
"6166
[; ;pic18f24j10.h: 6166: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f24j10.h: 6170: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6172
[; ;pic18f24j10.h: 6172: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f24j10.h: 6176: extern volatile unsigned char PREINC0 @ 0xFEC;
"6178
[; ;pic18f24j10.h: 6178: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f24j10.h: 6182: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6184
[; ;pic18f24j10.h: 6184: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f24j10.h: 6188: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6190
[; ;pic18f24j10.h: 6190: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f24j10.h: 6194: extern volatile unsigned char INDF0 @ 0xFEF;
"6196
[; ;pic18f24j10.h: 6196: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f24j10.h: 6200: extern volatile unsigned char INTCON3 @ 0xFF0;
"6202
[; ;pic18f24j10.h: 6202: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f24j10.h: 6205: typedef union {
[; ;pic18f24j10.h: 6206: struct {
[; ;pic18f24j10.h: 6207: unsigned INT1IF :1;
[; ;pic18f24j10.h: 6208: unsigned INT2IF :1;
[; ;pic18f24j10.h: 6209: unsigned :1;
[; ;pic18f24j10.h: 6210: unsigned INT1IE :1;
[; ;pic18f24j10.h: 6211: unsigned INT2IE :1;
[; ;pic18f24j10.h: 6212: unsigned :1;
[; ;pic18f24j10.h: 6213: unsigned INT1IP :1;
[; ;pic18f24j10.h: 6214: unsigned INT2IP :1;
[; ;pic18f24j10.h: 6215: };
[; ;pic18f24j10.h: 6216: struct {
[; ;pic18f24j10.h: 6217: unsigned INT1F :1;
[; ;pic18f24j10.h: 6218: unsigned INT2F :1;
[; ;pic18f24j10.h: 6219: unsigned :1;
[; ;pic18f24j10.h: 6220: unsigned INT1E :1;
[; ;pic18f24j10.h: 6221: unsigned INT2E :1;
[; ;pic18f24j10.h: 6222: unsigned :1;
[; ;pic18f24j10.h: 6223: unsigned INT1P :1;
[; ;pic18f24j10.h: 6224: unsigned INT2P :1;
[; ;pic18f24j10.h: 6225: };
[; ;pic18f24j10.h: 6226: } INTCON3bits_t;
[; ;pic18f24j10.h: 6227: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f24j10.h: 6291: extern volatile unsigned char INTCON2 @ 0xFF1;
"6293
[; ;pic18f24j10.h: 6293: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f24j10.h: 6296: typedef union {
[; ;pic18f24j10.h: 6297: struct {
[; ;pic18f24j10.h: 6298: unsigned :7;
[; ;pic18f24j10.h: 6299: unsigned NOT_RBPU :1;
[; ;pic18f24j10.h: 6300: };
[; ;pic18f24j10.h: 6301: struct {
[; ;pic18f24j10.h: 6302: unsigned RBIP :1;
[; ;pic18f24j10.h: 6303: unsigned :1;
[; ;pic18f24j10.h: 6304: unsigned TMR0IP :1;
[; ;pic18f24j10.h: 6305: unsigned :1;
[; ;pic18f24j10.h: 6306: unsigned INTEDG2 :1;
[; ;pic18f24j10.h: 6307: unsigned INTEDG1 :1;
[; ;pic18f24j10.h: 6308: unsigned INTEDG0 :1;
[; ;pic18f24j10.h: 6309: unsigned nRBPU :1;
[; ;pic18f24j10.h: 6310: };
[; ;pic18f24j10.h: 6311: struct {
[; ;pic18f24j10.h: 6312: unsigned :2;
[; ;pic18f24j10.h: 6313: unsigned T0IP :1;
[; ;pic18f24j10.h: 6314: unsigned :4;
[; ;pic18f24j10.h: 6315: unsigned RBPU :1;
[; ;pic18f24j10.h: 6316: };
[; ;pic18f24j10.h: 6317: } INTCON2bits_t;
[; ;pic18f24j10.h: 6318: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f24j10.h: 6367: extern volatile unsigned char INTCON @ 0xFF2;
"6369
[; ;pic18f24j10.h: 6369: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f24j10.h: 6372: typedef union {
[; ;pic18f24j10.h: 6373: struct {
[; ;pic18f24j10.h: 6374: unsigned RBIF :1;
[; ;pic18f24j10.h: 6375: unsigned INT0IF :1;
[; ;pic18f24j10.h: 6376: unsigned TMR0IF :1;
[; ;pic18f24j10.h: 6377: unsigned RBIE :1;
[; ;pic18f24j10.h: 6378: unsigned INT0IE :1;
[; ;pic18f24j10.h: 6379: unsigned TMR0IE :1;
[; ;pic18f24j10.h: 6380: unsigned PEIE_GIEL :1;
[; ;pic18f24j10.h: 6381: unsigned GIE_GIEH :1;
[; ;pic18f24j10.h: 6382: };
[; ;pic18f24j10.h: 6383: struct {
[; ;pic18f24j10.h: 6384: unsigned RBIF :1;
[; ;pic18f24j10.h: 6385: unsigned INT0IF :1;
[; ;pic18f24j10.h: 6386: unsigned TMR0IF :1;
[; ;pic18f24j10.h: 6387: unsigned RBIE :1;
[; ;pic18f24j10.h: 6388: unsigned INT0IE :1;
[; ;pic18f24j10.h: 6389: unsigned TMR0IE :1;
[; ;pic18f24j10.h: 6390: unsigned PEIE :1;
[; ;pic18f24j10.h: 6391: unsigned GIE :1;
[; ;pic18f24j10.h: 6392: };
[; ;pic18f24j10.h: 6393: struct {
[; ;pic18f24j10.h: 6394: unsigned RBIF :1;
[; ;pic18f24j10.h: 6395: unsigned INT0IF :1;
[; ;pic18f24j10.h: 6396: unsigned TMR0IF :1;
[; ;pic18f24j10.h: 6397: unsigned RBIE :1;
[; ;pic18f24j10.h: 6398: unsigned INT0IE :1;
[; ;pic18f24j10.h: 6399: unsigned TMR0IE :1;
[; ;pic18f24j10.h: 6400: unsigned GIEL :1;
[; ;pic18f24j10.h: 6401: unsigned GIEH :1;
[; ;pic18f24j10.h: 6402: };
[; ;pic18f24j10.h: 6403: struct {
[; ;pic18f24j10.h: 6404: unsigned :1;
[; ;pic18f24j10.h: 6405: unsigned INT0F :1;
[; ;pic18f24j10.h: 6406: unsigned T0IF :1;
[; ;pic18f24j10.h: 6407: unsigned :1;
[; ;pic18f24j10.h: 6408: unsigned INT0E :1;
[; ;pic18f24j10.h: 6409: unsigned T0IE :1;
[; ;pic18f24j10.h: 6410: unsigned PEIE :1;
[; ;pic18f24j10.h: 6411: unsigned GIE :1;
[; ;pic18f24j10.h: 6412: };
[; ;pic18f24j10.h: 6413: struct {
[; ;pic18f24j10.h: 6414: unsigned :6;
[; ;pic18f24j10.h: 6415: unsigned GIEL :1;
[; ;pic18f24j10.h: 6416: unsigned GIEH :1;
[; ;pic18f24j10.h: 6417: };
[; ;pic18f24j10.h: 6418: } INTCONbits_t;
[; ;pic18f24j10.h: 6419: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f24j10.h: 6503: extern volatile unsigned short PROD @ 0xFF3;
"6505
[; ;pic18f24j10.h: 6505: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f24j10.h: 6509: extern volatile unsigned char PRODL @ 0xFF3;
"6511
[; ;pic18f24j10.h: 6511: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f24j10.h: 6515: extern volatile unsigned char PRODH @ 0xFF4;
"6517
[; ;pic18f24j10.h: 6517: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f24j10.h: 6521: extern volatile unsigned char TABLAT @ 0xFF5;
"6523
[; ;pic18f24j10.h: 6523: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f24j10.h: 6528: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6531
[; ;pic18f24j10.h: 6531: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f24j10.h: 6535: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6537
[; ;pic18f24j10.h: 6537: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f24j10.h: 6541: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6543
[; ;pic18f24j10.h: 6543: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f24j10.h: 6547: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6549
[; ;pic18f24j10.h: 6549: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f24j10.h: 6554: extern volatile unsigned short long PCLAT @ 0xFF9;
"6557
[; ;pic18f24j10.h: 6557: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f24j10.h: 6561: extern volatile unsigned short long PC @ 0xFF9;
"6564
[; ;pic18f24j10.h: 6564: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f24j10.h: 6568: extern volatile unsigned char PCL @ 0xFF9;
"6570
[; ;pic18f24j10.h: 6570: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f24j10.h: 6574: extern volatile unsigned char PCLATH @ 0xFFA;
"6576
[; ;pic18f24j10.h: 6576: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f24j10.h: 6580: extern volatile unsigned char PCLATU @ 0xFFB;
"6582
[; ;pic18f24j10.h: 6582: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f24j10.h: 6586: extern volatile unsigned char STKPTR @ 0xFFC;
"6588
[; ;pic18f24j10.h: 6588: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f24j10.h: 6591: typedef union {
[; ;pic18f24j10.h: 6592: struct {
[; ;pic18f24j10.h: 6593: unsigned STKPTR :5;
[; ;pic18f24j10.h: 6594: unsigned :1;
[; ;pic18f24j10.h: 6595: unsigned STKUNF :1;
[; ;pic18f24j10.h: 6596: unsigned STKFUL :1;
[; ;pic18f24j10.h: 6597: };
[; ;pic18f24j10.h: 6598: struct {
[; ;pic18f24j10.h: 6599: unsigned STKPTR0 :1;
[; ;pic18f24j10.h: 6600: unsigned STKPTR1 :1;
[; ;pic18f24j10.h: 6601: unsigned STKPTR2 :1;
[; ;pic18f24j10.h: 6602: unsigned STKPTR3 :1;
[; ;pic18f24j10.h: 6603: unsigned STKPTR4 :1;
[; ;pic18f24j10.h: 6604: unsigned :2;
[; ;pic18f24j10.h: 6605: unsigned STKOVF :1;
[; ;pic18f24j10.h: 6606: };
[; ;pic18f24j10.h: 6607: } STKPTRbits_t;
[; ;pic18f24j10.h: 6608: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f24j10.h: 6658: extern volatile unsigned short long TOS @ 0xFFD;
"6661
[; ;pic18f24j10.h: 6661: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f24j10.h: 6665: extern volatile unsigned char TOSL @ 0xFFD;
"6667
[; ;pic18f24j10.h: 6667: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f24j10.h: 6671: extern volatile unsigned char TOSH @ 0xFFE;
"6673
[; ;pic18f24j10.h: 6673: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f24j10.h: 6677: extern volatile unsigned char TOSU @ 0xFFF;
"6679
[; ;pic18f24j10.h: 6679: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f24j10.h: 6689: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f24j10.h: 6691: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f24j10.h: 6693: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24j10.h: 6695: extern volatile __bit ACKDT1 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24j10.h: 6697: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24j10.h: 6699: extern volatile __bit ACKEN1 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24j10.h: 6701: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f24j10.h: 6703: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f24j10.h: 6705: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f24j10.h: 6707: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f24j10.h: 6709: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f24j10.h: 6711: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f24j10.h: 6713: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f24j10.h: 6715: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f24j10.h: 6717: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f24j10.h: 6719: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f24j10.h: 6721: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f24j10.h: 6723: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f24j10.h: 6725: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f24j10.h: 6727: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f24j10.h: 6729: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f24j10.h: 6731: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f24j10.h: 6733: extern volatile __bit ADMSK1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24j10.h: 6735: extern volatile __bit ADMSK11 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24j10.h: 6737: extern volatile __bit ADMSK2 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24j10.h: 6739: extern volatile __bit ADMSK21 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24j10.h: 6741: extern volatile __bit ADMSK3 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24j10.h: 6743: extern volatile __bit ADMSK31 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24j10.h: 6745: extern volatile __bit ADMSK4 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24j10.h: 6747: extern volatile __bit ADMSK41 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f24j10.h: 6749: extern volatile __bit ADMSK5 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24j10.h: 6751: extern volatile __bit ADMSK51 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f24j10.h: 6753: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f24j10.h: 6755: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24j10.h: 6757: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f24j10.h: 6759: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24j10.h: 6761: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24j10.h: 6763: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24j10.h: 6765: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24j10.h: 6767: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24j10.h: 6769: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 6771: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24j10.h: 6773: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24j10.h: 6775: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f24j10.h: 6777: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f24j10.h: 6779: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f24j10.h: 6781: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f24j10.h: 6783: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f24j10.h: 6785: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f24j10.h: 6787: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f24j10.h: 6789: extern volatile __bit BF1 @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f24j10.h: 6791: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24j10.h: 6793: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f24j10.h: 6795: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f24j10.h: 6797: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f24j10.h: 6799: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f24j10.h: 6801: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f24j10.h: 6803: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f24j10.h: 6805: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f24j10.h: 6807: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f24j10.h: 6809: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24j10.h: 6811: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f24j10.h: 6813: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f24j10.h: 6815: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f24j10.h: 6817: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f24j10.h: 6819: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f24j10.h: 6821: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f24j10.h: 6823: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f24j10.h: 6825: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f24j10.h: 6827: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f24j10.h: 6829: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f24j10.h: 6831: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f24j10.h: 6833: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f24j10.h: 6835: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f24j10.h: 6837: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f24j10.h: 6839: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f24j10.h: 6841: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f24j10.h: 6843: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f24j10.h: 6845: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f24j10.h: 6847: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24j10.h: 6849: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f24j10.h: 6851: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f24j10.h: 6853: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f24j10.h: 6855: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f24j10.h: 6857: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f24j10.h: 6859: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f24j10.h: 6861: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24j10.h: 6863: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f24j10.h: 6865: extern volatile __bit CKE1 @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f24j10.h: 6867: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f24j10.h: 6869: extern volatile __bit CKP1 @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f24j10.h: 6871: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f24j10.h: 6873: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f24j10.h: 6875: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f24j10.h: 6877: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f24j10.h: 6879: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f24j10.h: 6881: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f24j10.h: 6883: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f24j10.h: 6885: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f24j10.h: 6887: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f24j10.h: 6889: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f24j10.h: 6891: extern volatile __bit CREN1 @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f24j10.h: 6893: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f24j10.h: 6895: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f24j10.h: 6897: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f24j10.h: 6899: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f24j10.h: 6901: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f24j10.h: 6903: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f24j10.h: 6905: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24j10.h: 6907: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f24j10.h: 6909: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f24j10.h: 6911: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f24j10.h: 6913: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f24j10.h: 6915: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f24j10.h: 6917: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6919: extern volatile __bit DA1 @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6921: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6923: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f24j10.h: 6925: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f24j10.h: 6927: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f24j10.h: 6929: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f24j10.h: 6931: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f24j10.h: 6933: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6935: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24j10.h: 6937: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6939: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6941: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6943: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f24j10.h: 6945: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f24j10.h: 6947: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f24j10.h: 6949: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f24j10.h: 6951: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f24j10.h: 6953: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f24j10.h: 6955: extern volatile __bit FERR1 @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f24j10.h: 6957: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24j10.h: 6959: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f24j10.h: 6961: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f24j10.h: 6963: extern volatile __bit GCEN1 @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f24j10.h: 6965: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24j10.h: 6967: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24j10.h: 6969: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24j10.h: 6971: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f24j10.h: 6973: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6975: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6977: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6979: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6981: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 6983: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 6985: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 6987: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f24j10.h: 6989: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f24j10.h: 6991: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f24j10.h: 6993: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24j10.h: 6995: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f24j10.h: 6997: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f24j10.h: 6999: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f24j10.h: 7001: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f24j10.h: 7003: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24j10.h: 7005: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f24j10.h: 7007: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f24j10.h: 7009: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f24j10.h: 7011: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f24j10.h: 7013: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f24j10.h: 7015: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f24j10.h: 7017: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24j10.h: 7019: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f24j10.h: 7021: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f24j10.h: 7023: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f24j10.h: 7025: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f24j10.h: 7027: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f24j10.h: 7029: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f24j10.h: 7031: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f24j10.h: 7033: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f24j10.h: 7035: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f24j10.h: 7037: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f24j10.h: 7039: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24j10.h: 7041: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24j10.h: 7043: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24j10.h: 7045: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24j10.h: 7047: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f24j10.h: 7049: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f24j10.h: 7051: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f24j10.h: 7053: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f24j10.h: 7055: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f24j10.h: 7057: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f24j10.h: 7059: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f24j10.h: 7061: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f24j10.h: 7063: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f24j10.h: 7065: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f24j10.h: 7067: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f24j10.h: 7069: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f24j10.h: 7071: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f24j10.h: 7073: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f24j10.h: 7075: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f24j10.h: 7077: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f24j10.h: 7079: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f24j10.h: 7081: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f24j10.h: 7083: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f24j10.h: 7085: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f24j10.h: 7087: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f24j10.h: 7089: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f24j10.h: 7091: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f24j10.h: 7093: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f24j10.h: 7095: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f24j10.h: 7097: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f24j10.h: 7099: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f24j10.h: 7101: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f24j10.h: 7103: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f24j10.h: 7105: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f24j10.h: 7107: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f24j10.h: 7109: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f24j10.h: 7111: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f24j10.h: 7113: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f24j10.h: 7115: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f24j10.h: 7117: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f24j10.h: 7119: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f24j10.h: 7121: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f24j10.h: 7123: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f24j10.h: 7125: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f24j10.h: 7127: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f24j10.h: 7129: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f24j10.h: 7131: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f24j10.h: 7133: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f24j10.h: 7135: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f24j10.h: 7137: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f24j10.h: 7139: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7141: extern volatile __bit MSK0 @ (((unsigned) &SSPADD)*8) + 0;
[; ;pic18f24j10.h: 7143: extern volatile __bit MSK01 @ (((unsigned) &SSPADD)*8) + 0;
[; ;pic18f24j10.h: 7145: extern volatile __bit MSK1 @ (((unsigned) &SSPADD)*8) + 1;
[; ;pic18f24j10.h: 7147: extern volatile __bit MSK11 @ (((unsigned) &SSPADD)*8) + 1;
[; ;pic18f24j10.h: 7149: extern volatile __bit MSK2 @ (((unsigned) &SSPADD)*8) + 2;
[; ;pic18f24j10.h: 7151: extern volatile __bit MSK21 @ (((unsigned) &SSPADD)*8) + 2;
[; ;pic18f24j10.h: 7153: extern volatile __bit MSK3 @ (((unsigned) &SSPADD)*8) + 3;
[; ;pic18f24j10.h: 7155: extern volatile __bit MSK31 @ (((unsigned) &SSPADD)*8) + 3;
[; ;pic18f24j10.h: 7157: extern volatile __bit MSK4 @ (((unsigned) &SSPADD)*8) + 4;
[; ;pic18f24j10.h: 7159: extern volatile __bit MSK41 @ (((unsigned) &SSPADD)*8) + 4;
[; ;pic18f24j10.h: 7161: extern volatile __bit MSK5 @ (((unsigned) &SSPADD)*8) + 5;
[; ;pic18f24j10.h: 7163: extern volatile __bit MSK51 @ (((unsigned) &SSPADD)*8) + 5;
[; ;pic18f24j10.h: 7165: extern volatile __bit MSK6 @ (((unsigned) &SSPADD)*8) + 6;
[; ;pic18f24j10.h: 7167: extern volatile __bit MSK61 @ (((unsigned) &SSPADD)*8) + 6;
[; ;pic18f24j10.h: 7169: extern volatile __bit MSK7 @ (((unsigned) &SSPADD)*8) + 7;
[; ;pic18f24j10.h: 7171: extern volatile __bit MSK71 @ (((unsigned) &SSPADD)*8) + 7;
[; ;pic18f24j10.h: 7173: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f24j10.h: 7175: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 7177: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 7179: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24j10.h: 7181: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 7183: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24j10.h: 7185: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24j10.h: 7187: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24j10.h: 7189: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7191: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24j10.h: 7193: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7195: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24j10.h: 7197: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24j10.h: 7199: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7201: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7203: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7205: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f24j10.h: 7207: extern volatile __bit OERR1 @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f24j10.h: 7209: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f24j10.h: 7211: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f24j10.h: 7213: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f24j10.h: 7215: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f24j10.h: 7217: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f24j10.h: 7219: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f24j10.h: 7221: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24j10.h: 7223: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24j10.h: 7225: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24j10.h: 7227: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f24j10.h: 7229: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f24j10.h: 7231: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f24j10.h: 7233: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f24j10.h: 7235: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24j10.h: 7237: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24j10.h: 7239: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f24j10.h: 7241: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24j10.h: 7243: extern volatile __bit PEN1 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f24j10.h: 7245: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24j10.h: 7247: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24j10.h: 7249: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f24j10.h: 7251: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24j10.h: 7253: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f24j10.h: 7255: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f24j10.h: 7257: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f24j10.h: 7259: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f24j10.h: 7261: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24j10.h: 7263: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f24j10.h: 7265: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24j10.h: 7267: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24j10.h: 7269: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f24j10.h: 7271: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7273: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f24j10.h: 7275: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f24j10.h: 7277: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f24j10.h: 7279: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f24j10.h: 7281: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f24j10.h: 7283: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f24j10.h: 7285: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f24j10.h: 7287: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24j10.h: 7289: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f24j10.h: 7291: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f24j10.h: 7293: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f24j10.h: 7295: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f24j10.h: 7297: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f24j10.h: 7299: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24j10.h: 7301: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24j10.h: 7303: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24j10.h: 7305: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f24j10.h: 7307: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f24j10.h: 7309: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f24j10.h: 7311: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f24j10.h: 7313: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7315: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7317: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f24j10.h: 7319: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24j10.h: 7321: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24j10.h: 7323: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7325: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7327: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f24j10.h: 7329: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24j10.h: 7331: extern volatile __bit RCEN1 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f24j10.h: 7333: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f24j10.h: 7335: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f24j10.h: 7337: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f24j10.h: 7339: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f24j10.h: 7341: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f24j10.h: 7343: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f24j10.h: 7345: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7347: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24j10.h: 7349: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f24j10.h: 7351: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24j10.h: 7353: extern volatile __bit RSEN1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f24j10.h: 7355: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7357: extern volatile __bit RW1 @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7359: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f24j10.h: 7361: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7363: extern volatile __bit RX91 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7365: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f24j10.h: 7367: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f24j10.h: 7369: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7371: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7373: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7375: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7377: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7379: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f24j10.h: 7381: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7383: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f24j10.h: 7385: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f24j10.h: 7387: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f24j10.h: 7389: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7391: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7393: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7395: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f24j10.h: 7397: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f24j10.h: 7399: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f24j10.h: 7401: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f24j10.h: 7403: extern volatile __bit SEN1 @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f24j10.h: 7405: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f24j10.h: 7407: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f24j10.h: 7409: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f24j10.h: 7411: extern volatile __bit SMP1 @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f24j10.h: 7413: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f24j10.h: 7415: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f24j10.h: 7417: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f24j10.h: 7419: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f24j10.h: 7421: extern volatile __bit SREN1 @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f24j10.h: 7423: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f24j10.h: 7425: extern volatile __bit SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7427: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f24j10.h: 7429: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f24j10.h: 7431: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f24j10.h: 7433: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f24j10.h: 7435: extern volatile __bit SSPEN1 @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f24j10.h: 7437: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f24j10.h: 7439: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f24j10.h: 7441: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f24j10.h: 7443: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f24j10.h: 7445: extern volatile __bit SSPM01 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f24j10.h: 7447: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f24j10.h: 7449: extern volatile __bit SSPM11 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f24j10.h: 7451: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f24j10.h: 7453: extern volatile __bit SSPM21 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f24j10.h: 7455: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f24j10.h: 7457: extern volatile __bit SSPM31 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f24j10.h: 7459: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f24j10.h: 7461: extern volatile __bit SSPOV1 @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f24j10.h: 7463: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f24j10.h: 7465: extern volatile __bit START1 @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f24j10.h: 7467: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f24j10.h: 7469: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f24j10.h: 7471: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f24j10.h: 7473: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f24j10.h: 7475: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f24j10.h: 7477: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f24j10.h: 7479: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f24j10.h: 7481: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f24j10.h: 7483: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f24j10.h: 7485: extern volatile __bit STOP1 @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f24j10.h: 7487: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f24j10.h: 7489: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f24j10.h: 7491: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f24j10.h: 7493: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f24j10.h: 7495: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f24j10.h: 7497: extern volatile __bit T0CKI @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f24j10.h: 7499: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f24j10.h: 7501: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f24j10.h: 7503: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f24j10.h: 7505: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f24j10.h: 7507: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f24j10.h: 7509: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f24j10.h: 7511: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f24j10.h: 7513: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f24j10.h: 7515: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24j10.h: 7517: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f24j10.h: 7519: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f24j10.h: 7521: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24j10.h: 7523: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f24j10.h: 7525: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f24j10.h: 7527: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f24j10.h: 7529: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f24j10.h: 7531: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f24j10.h: 7533: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24j10.h: 7535: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f24j10.h: 7537: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f24j10.h: 7539: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f24j10.h: 7541: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f24j10.h: 7543: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f24j10.h: 7545: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f24j10.h: 7547: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f24j10.h: 7549: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f24j10.h: 7551: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f24j10.h: 7553: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f24j10.h: 7555: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f24j10.h: 7557: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f24j10.h: 7559: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f24j10.h: 7561: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f24j10.h: 7563: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f24j10.h: 7565: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f24j10.h: 7567: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f24j10.h: 7569: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f24j10.h: 7571: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f24j10.h: 7573: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24j10.h: 7575: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f24j10.h: 7577: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f24j10.h: 7579: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f24j10.h: 7581: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f24j10.h: 7583: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f24j10.h: 7585: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f24j10.h: 7587: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f24j10.h: 7589: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f24j10.h: 7591: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f24j10.h: 7593: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f24j10.h: 7595: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f24j10.h: 7597: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f24j10.h: 7599: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f24j10.h: 7601: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f24j10.h: 7603: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f24j10.h: 7605: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f24j10.h: 7607: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f24j10.h: 7609: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f24j10.h: 7611: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f24j10.h: 7613: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f24j10.h: 7615: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f24j10.h: 7617: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f24j10.h: 7619: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f24j10.h: 7621: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f24j10.h: 7623: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f24j10.h: 7625: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f24j10.h: 7627: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f24j10.h: 7629: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f24j10.h: 7631: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f24j10.h: 7633: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f24j10.h: 7635: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f24j10.h: 7637: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7639: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7641: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7643: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24j10.h: 7645: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24j10.h: 7647: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f24j10.h: 7649: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f24j10.h: 7651: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f24j10.h: 7653: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f24j10.h: 7655: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f24j10.h: 7657: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f24j10.h: 7659: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f24j10.h: 7661: extern volatile __bit UA1 @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f24j10.h: 7663: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f24j10.h: 7665: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f24j10.h: 7667: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f24j10.h: 7669: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f24j10.h: 7671: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f24j10.h: 7673: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f24j10.h: 7675: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f24j10.h: 7677: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f24j10.h: 7679: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f24j10.h: 7681: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f24j10.h: 7683: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f24j10.h: 7685: extern volatile __bit WCOL1 @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f24j10.h: 7687: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f24j10.h: 7689: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f24j10.h: 7691: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f24j10.h: 7693: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f24j10.h: 7695: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f24j10.h: 7697: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f24j10.h: 7699: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f24j10.h: 7701: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 7703: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f24j10.h: 7705: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f24j10.h: 7707: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f24j10.h: 7709: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f24j10.h: 7711: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f24j10.h: 7713: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f24j10.h: 7715: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f24j10.h: 7717: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f24j10.h: 7719: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f24j10.h: 7721: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f24j10.h: 7723: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f24j10.h: 7725: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f24j10.h: 7727: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f24j10.h: 7729: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 156: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 25: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 34: extern char * strcat(char *, const char *);
[; ;string.h: 35: extern char * strcpy(char *, const char *);
[; ;string.h: 36: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 37: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 38: extern char * strdup(const char *);
[; ;string.h: 39: extern char * strtok(char *, const char *);
[; ;string.h: 42: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 43: extern int strcmp(const char *, const char *);
[; ;string.h: 44: extern int stricmp(const char *, const char *);
[; ;string.h: 45: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 46: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 47: extern void * memchr(const void *, int, size_t);
[; ;string.h: 48: extern size_t strcspn(const char *, const char *);
[; ;string.h: 49: extern char * strpbrk(const char *, const char *);
[; ;string.h: 50: extern size_t strspn(const char *, const char *);
[; ;string.h: 51: extern char * strstr(const char *, const char *);
[; ;string.h: 52: extern char * stristr(const char *, const char *);
[; ;string.h: 53: extern char * strerror(int);
[; ;string.h: 54: extern size_t strlen(const char *);
[; ;string.h: 55: extern char * strchr(const char *, int);
[; ;string.h: 56: extern char * strichr(const char *, int);
[; ;string.h: 57: extern char * strrchr(const char *, int);
[; ;string.h: 58: extern char * strrichr(const char *, int);
[; ;USER.h: 199: void Init_App(void);
[; ;USER.h: 200: void Init_System (void);
"84 IR.h
[v _IR_SavedTiming0 `Cui ~T0 @X0 -> 96 `i e@9216 ]
[i _IR_SavedTiming0
:U ..
"85
-> -> 8600 `i `ui
"86
-> -> 4200 `i `ui
"87
-> -> 450 `i `ui
"88
-> -> 1200 `i `ui
"89
-> -> 450 `i `ui
"90
-> -> 450 `i `ui
"91
-> -> 450 `i `ui
"92
-> -> 1200 `i `ui
"93
-> -> 450 `i `ui
"94
-> -> 1200 `i `ui
"95
-> -> 450 `i `ui
"96
-> -> 450 `i `ui
"97
-> -> 450 `i `ui
"98
-> -> 1200 `i `ui
"99
-> -> 450 `i `ui
"100
-> -> 450 `i `ui
"101
-> -> 450 `i `ui
"102
-> -> 1200 `i `ui
"103
-> -> 450 `i `ui
"104
-> -> 450 `i `ui
"105
-> -> 450 `i `ui
"106
-> -> 1200 `i `ui
"107
-> -> 450 `i `ui
"108
-> -> 450 `i `ui
"109
-> -> 450 `i `ui
"110
-> -> 450 `i `ui
"111
-> -> 450 `i `ui
"112
-> -> 1200 `i `ui
"113
-> -> 450 `i `ui
"114
-> -> 450 `i `ui
"115
-> -> 450 `i `ui
"116
-> -> 1200 `i `ui
"117
-> -> 450 `i `ui
"118
-> -> 450 `i `ui
"119
-> -> 450 `i `ui
"120
-> -> 450 `i `ui
"121
-> -> 450 `i `ui
"122
-> -> 1200 `i `ui
"123
-> -> 450 `i `ui
"124
-> -> 450 `i `ui
"125
-> -> 450 `i `ui
"126
-> -> 1200 `i `ui
"127
-> -> 450 `i `ui
"128
-> -> 450 `i `ui
"129
-> -> 450 `i `ui
"130
-> -> 450 `i `ui
"131
-> -> 450 `i `ui
"132
-> -> 450 `i `ui
"133
-> -> 450 `i `ui
"134
-> -> 450 `i `ui
"135
-> -> 450 `i `ui
"136
-> -> 1200 `i `ui
"137
-> -> 450 `i `ui
"138
-> -> 450 `i `ui
"139
-> -> 450 `i `ui
"140
-> -> 1200 `i `ui
"141
-> -> 450 `i `ui
"142
-> -> 450 `i `ui
"143
-> -> 450 `i `ui
"144
-> -> 1200 `i `ui
"145
-> -> 450 `i `ui
"146
-> -> 1200 `i `ui
"147
-> -> 450 `i `ui
"148
-> -> 1200 `i `ui
"149
-> -> 450 `i `ui
"150
-> -> 1200 `i `ui
"151
-> -> 450 `i `ui
"152
-> -> 0 `i `ui
"153
-> -> 0 `i `ui
"154
-> -> 0 `i `ui
"155
-> -> 0 `i `ui
"156
-> -> 0 `i `ui
"157
-> -> 0 `i `ui
"158
-> -> 0 `i `ui
"159
-> -> 0 `i `ui
"160
-> -> 0 `i `ui
"161
-> -> 0 `i `ui
"162
-> -> 0 `i `ui
"163
-> -> 0 `i `ui
"164
-> -> 0 `i `ui
"165
-> -> 0 `i `ui
"166
-> -> 0 `i `ui
"167
-> -> 0 `i `ui
"168
-> -> 0 `i `ui
"169
-> -> 0 `i `ui
"170
-> -> 0 `i `ui
"171
-> -> 0 `i `ui
"172
-> -> 0 `i `ui
"173
-> -> 0 `i `ui
"174
-> -> 0 `i `ui
"175
-> -> 0 `i `ui
"176
-> -> 0 `i `ui
"177
-> -> 0 `i `ui
"178
-> -> 0 `i `ui
"179
-> -> 0 `i `ui
"181
-> -> 0 `i `ui
..
]
[; ;IR.h: 84: const unsigned int IR_SavedTiming0[96] __attribute__((address(0x2400)))= {
[; ;IR.h: 85: 8600,
[; ;IR.h: 86: 4200,
[; ;IR.h: 87: 450,
[; ;IR.h: 88: 1200,
[; ;IR.h: 89: 450,
[; ;IR.h: 90: 450,
[; ;IR.h: 91: 450,
[; ;IR.h: 92: 1200,
[; ;IR.h: 93: 450,
[; ;IR.h: 94: 1200,
[; ;IR.h: 95: 450,
[; ;IR.h: 96: 450,
[; ;IR.h: 97: 450,
[; ;IR.h: 98: 1200,
[; ;IR.h: 99: 450,
[; ;IR.h: 100: 450,
[; ;IR.h: 101: 450,
[; ;IR.h: 102: 1200,
[; ;IR.h: 103: 450,
[; ;IR.h: 104: 450,
[; ;IR.h: 105: 450,
[; ;IR.h: 106: 1200,
[; ;IR.h: 107: 450,
[; ;IR.h: 108: 450,
[; ;IR.h: 109: 450,
[; ;IR.h: 110: 450,
[; ;IR.h: 111: 450,
[; ;IR.h: 112: 1200,
[; ;IR.h: 113: 450,
[; ;IR.h: 114: 450,
[; ;IR.h: 115: 450,
[; ;IR.h: 116: 1200,
[; ;IR.h: 117: 450,
[; ;IR.h: 118: 450,
[; ;IR.h: 119: 450,
[; ;IR.h: 120: 450,
[; ;IR.h: 121: 450,
[; ;IR.h: 122: 1200,
[; ;IR.h: 123: 450,
[; ;IR.h: 124: 450,
[; ;IR.h: 125: 450,
[; ;IR.h: 126: 1200,
[; ;IR.h: 127: 450,
[; ;IR.h: 128: 450,
[; ;IR.h: 129: 450,
[; ;IR.h: 130: 450,
[; ;IR.h: 131: 450,
[; ;IR.h: 132: 450,
[; ;IR.h: 133: 450,
[; ;IR.h: 134: 450,
[; ;IR.h: 135: 450,
[; ;IR.h: 136: 1200,
[; ;IR.h: 137: 450,
[; ;IR.h: 138: 450,
[; ;IR.h: 139: 450,
[; ;IR.h: 140: 1200,
[; ;IR.h: 141: 450,
[; ;IR.h: 142: 450,
[; ;IR.h: 143: 450,
[; ;IR.h: 144: 1200,
[; ;IR.h: 145: 450,
[; ;IR.h: 146: 1200,
[; ;IR.h: 147: 450,
[; ;IR.h: 148: 1200,
[; ;IR.h: 149: 450,
[; ;IR.h: 150: 1200,
[; ;IR.h: 151: 450,
[; ;IR.h: 152: 0,
[; ;IR.h: 153: 0,
[; ;IR.h: 154: 0,
[; ;IR.h: 155: 0,
[; ;IR.h: 156: 0,
[; ;IR.h: 157: 0,
[; ;IR.h: 158: 0,
[; ;IR.h: 159: 0,
[; ;IR.h: 160: 0,
[; ;IR.h: 161: 0,
[; ;IR.h: 162: 0,
[; ;IR.h: 163: 0,
[; ;IR.h: 164: 0,
[; ;IR.h: 165: 0,
[; ;IR.h: 166: 0,
[; ;IR.h: 167: 0,
[; ;IR.h: 168: 0,
[; ;IR.h: 169: 0,
[; ;IR.h: 170: 0,
[; ;IR.h: 171: 0,
[; ;IR.h: 172: 0,
[; ;IR.h: 173: 0,
[; ;IR.h: 174: 0,
[; ;IR.h: 175: 0,
[; ;IR.h: 176: 0,
[; ;IR.h: 177: 0,
[; ;IR.h: 178: 0,
[; ;IR.h: 179: 0,
[; ;IR.h: 180: 0
[; ;IR.h: 181: };
"184
[v _IR_SavedTiming1 `Cui ~T0 @X0 -> 96 `i e@9408 ]
[i _IR_SavedTiming1
:U ..
"185
-> -> 8600 `i `ui
"186
-> -> 4200 `i `ui
"187
-> -> 450 `i `ui
"188
-> -> 450 `i `ui
"189
-> -> 450 `i `ui
"190
-> -> 450 `i `ui
"191
-> -> 450 `i `ui
"192
-> -> 450 `i `ui
"193
-> -> 450 `i `ui
"194
-> -> 1200 `i `ui
"195
-> -> 450 `i `ui
"196
-> -> 1200 `i `ui
"197
-> -> 450 `i `ui
"198
-> -> 1200 `i `ui
"199
-> -> 450 `i `ui
"200
-> -> 450 `i `ui
"201
-> -> 450 `i `ui
"202
-> -> 450 `i `ui
"203
-> -> 450 `i `ui
"204
-> -> 1200 `i `ui
"205
-> -> 450 `i `ui
"206
-> -> 1200 `i `ui
"207
-> -> 450 `i `ui
"208
-> -> 1200 `i `ui
"209
-> -> 450 `i `ui
"210
-> -> 450 `i `ui
"211
-> -> 450 `i `ui
"212
-> -> 450 `i `ui
"213
-> -> 450 `i `ui
"214
-> -> 450 `i `ui
"215
-> -> 450 `i `ui
"216
-> -> 1200 `i `ui
"217
-> -> 450 `i `ui
"218
-> -> 1200 `i `ui
"219
-> -> 450 `i `ui
"220
-> -> 450 `i `ui
"221
-> -> 450 `i `ui
"222
-> -> 1200 `i `ui
"223
-> -> 450 `i `ui
"224
-> -> 450 `i `ui
"225
-> -> 450 `i `ui
"226
-> -> 1200 `i `ui
"227
-> -> 450 `i `ui
"228
-> -> 450 `i `ui
"229
-> -> 450 `i `ui
"230
-> -> 450 `i `ui
"231
-> -> 450 `i `ui
"232
-> -> 450 `i `ui
"233
-> -> 450 `i `ui
"234
-> -> 450 `i `ui
"235
-> -> 450 `i `ui
"236
-> -> 1200 `i `ui
"237
-> -> 450 `i `ui
"238
-> -> 450 `i `ui
"239
-> -> 450 `i `ui
"240
-> -> 1200 `i `ui
"241
-> -> 450 `i `ui
"242
-> -> 450 `i `ui
"243
-> -> 450 `i `ui
"244
-> -> 1200 `i `ui
"245
-> -> 450 `i `ui
"246
-> -> 1200 `i `ui
"247
-> -> 450 `i `ui
"248
-> -> 1200 `i `ui
"249
-> -> 450 `i `ui
"250
-> -> 1200 `i `ui
"251
-> -> 450 `i `ui
"252
-> -> 0 `i `ui
"253
-> -> 0 `i `ui
"254
-> -> 0 `i `ui
"255
-> -> 0 `i `ui
"256
-> -> 0 `i `ui
"257
-> -> 0 `i `ui
"258
-> -> 0 `i `ui
"259
-> -> 0 `i `ui
"260
-> -> 0 `i `ui
"261
-> -> 0 `i `ui
"262
-> -> 0 `i `ui
"263
-> -> 0 `i `ui
"264
-> -> 0 `i `ui
"265
-> -> 0 `i `ui
"266
-> -> 0 `i `ui
"267
-> -> 0 `i `ui
"268
-> -> 0 `i `ui
"269
-> -> 0 `i `ui
"270
-> -> 0 `i `ui
"271
-> -> 0 `i `ui
"272
-> -> 0 `i `ui
"273
-> -> 0 `i `ui
"274
-> -> 0 `i `ui
"275
-> -> 0 `i `ui
"276
-> -> 0 `i `ui
"277
-> -> 0 `i `ui
"278
-> -> 0 `i `ui
"279
-> -> 0 `i `ui
"281
-> -> 0 `i `ui
..
]
[; ;IR.h: 184: const unsigned int IR_SavedTiming1[96] __attribute__((address(0x24C0)))= {
[; ;IR.h: 185: 8600,
[; ;IR.h: 186: 4200,
[; ;IR.h: 187: 450,
[; ;IR.h: 188: 450,
[; ;IR.h: 189: 450,
[; ;IR.h: 190: 450,
[; ;IR.h: 191: 450,
[; ;IR.h: 192: 450,
[; ;IR.h: 193: 450,
[; ;IR.h: 194: 1200,
[; ;IR.h: 195: 450,
[; ;IR.h: 196: 1200,
[; ;IR.h: 197: 450,
[; ;IR.h: 198: 1200,
[; ;IR.h: 199: 450,
[; ;IR.h: 200: 450,
[; ;IR.h: 201: 450,
[; ;IR.h: 202: 450,
[; ;IR.h: 203: 450,
[; ;IR.h: 204: 1200,
[; ;IR.h: 205: 450,
[; ;IR.h: 206: 1200,
[; ;IR.h: 207: 450,
[; ;IR.h: 208: 1200,
[; ;IR.h: 209: 450,
[; ;IR.h: 210: 450,
[; ;IR.h: 211: 450,
[; ;IR.h: 212: 450,
[; ;IR.h: 213: 450,
[; ;IR.h: 214: 450,
[; ;IR.h: 215: 450,
[; ;IR.h: 216: 1200,
[; ;IR.h: 217: 450,
[; ;IR.h: 218: 1200,
[; ;IR.h: 219: 450,
[; ;IR.h: 220: 450,
[; ;IR.h: 221: 450,
[; ;IR.h: 222: 1200,
[; ;IR.h: 223: 450,
[; ;IR.h: 224: 450,
[; ;IR.h: 225: 450,
[; ;IR.h: 226: 1200,
[; ;IR.h: 227: 450,
[; ;IR.h: 228: 450,
[; ;IR.h: 229: 450,
[; ;IR.h: 230: 450,
[; ;IR.h: 231: 450,
[; ;IR.h: 232: 450,
[; ;IR.h: 233: 450,
[; ;IR.h: 234: 450,
[; ;IR.h: 235: 450,
[; ;IR.h: 236: 1200,
[; ;IR.h: 237: 450,
[; ;IR.h: 238: 450,
[; ;IR.h: 239: 450,
[; ;IR.h: 240: 1200,
[; ;IR.h: 241: 450,
[; ;IR.h: 242: 450,
[; ;IR.h: 243: 450,
[; ;IR.h: 244: 1200,
[; ;IR.h: 245: 450,
[; ;IR.h: 246: 1200,
[; ;IR.h: 247: 450,
[; ;IR.h: 248: 1200,
[; ;IR.h: 249: 450,
[; ;IR.h: 250: 1200,
[; ;IR.h: 251: 450,
[; ;IR.h: 252: 0,
[; ;IR.h: 253: 0,
[; ;IR.h: 254: 0,
[; ;IR.h: 255: 0,
[; ;IR.h: 256: 0,
[; ;IR.h: 257: 0,
[; ;IR.h: 258: 0,
[; ;IR.h: 259: 0,
[; ;IR.h: 260: 0,
[; ;IR.h: 261: 0,
[; ;IR.h: 262: 0,
[; ;IR.h: 263: 0,
[; ;IR.h: 264: 0,
[; ;IR.h: 265: 0,
[; ;IR.h: 266: 0,
[; ;IR.h: 267: 0,
[; ;IR.h: 268: 0,
[; ;IR.h: 269: 0,
[; ;IR.h: 270: 0,
[; ;IR.h: 271: 0,
[; ;IR.h: 272: 0,
[; ;IR.h: 273: 0,
[; ;IR.h: 274: 0,
[; ;IR.h: 275: 0,
[; ;IR.h: 276: 0,
[; ;IR.h: 277: 0,
[; ;IR.h: 278: 0,
[; ;IR.h: 279: 0,
[; ;IR.h: 280: 0
[; ;IR.h: 281: };
[; ;IR.h: 286: extern volatile unsigned char IR_Data;
[; ;IR.h: 287: extern unsigned int IR_DataTiming[96];
[; ;IR.h: 288: extern unsigned int IR_DataHolder1[96];
[; ;IR.h: 289: extern unsigned char IR_DataPlace;
[; ;IR.h: 290: extern unsigned char IRStarted;
[; ;IR.h: 291: extern unsigned int IR_SyncLow;
[; ;IR.h: 292: extern unsigned int IR_SyncHigh;
[; ;IR.h: 293: extern unsigned char IR_Saved;
[; ;IR.h: 294: extern unsigned char IR_CodeSize;
[; ;IR.h: 295: extern unsigned char IRValue_prev;
[; ;IR.h: 296: extern unsigned char IRChange;
[; ;IR.h: 297: extern unsigned char IRProgramCodeNumber;
[; ;IR.h: 306: void InitIR(void);
[; ;IR.h: 307: unsigned char IR_ReadReceiver(void);
[; ;IR.h: 308: void IR_ResetData(void);
[; ;IR.h: 309: void IR_LoadCode(void);
[; ;IR.h: 310: unsigned char IR_CalculateCodesize(const unsigned int* Code);
[; ;IR.h: 311: unsigned char IR_CheckCode(void);
[; ;IR.h: 312: void IR_CleanBuffer(void);
"101 RF.h
[v _RF_SavedTiming `Cui ~T0 @X0 -> 64 `i e@9600 ]
[i _RF_SavedTiming
:U ..
"102
-> -> 834 `i `ui
"103
-> -> 21 `i `ui
"104
-> -> 80 `i `ui
"105
-> -> 22 `i `ui
"106
-> -> 80 `i `ui
"107
-> -> 21 `i `ui
"108
-> -> 78 `i `ui
"109
-> -> 79 `i `ui
"110
-> -> 26 `i `ui
"111
-> -> 22 `i `ui
"112
-> -> 78 `i `ui
"113
-> -> 78 `i `ui
"114
-> -> 27 `i `ui
"115
-> -> 21 `i `ui
"116
-> -> 79 `i `ui
"117
-> -> 76 `i `ui
"118
-> -> 25 `i `ui
"119
-> -> 23 `i `ui
"120
-> -> 79 `i `ui
"121
-> -> 75 `i `ui
"122
-> -> 27 `i `ui
"123
-> -> 21 `i `ui
"124
-> -> 81 `i `ui
"125
-> -> 75 `i `ui
"126
-> -> 25 `i `ui
"127
-> -> 22 `i `ui
"128
-> -> 81 `i `ui
"129
-> -> 22 `i `ui
"130
-> -> 79 `i `ui
"131
-> -> 22 `i `ui
"132
-> -> 80 `i `ui
"133
-> -> 24 `i `ui
"134
-> -> 79 `i `ui
"135
-> -> 77 `i `ui
"136
-> -> 25 `i `ui
"137
-> -> 76 `i `ui
"138
-> -> 27 `i `ui
"139
-> -> 21 `i `ui
"140
-> -> 80 `i `ui
"141
-> -> 21 `i `ui
"142
-> -> 81 `i `ui
"143
-> -> 21 `i `ui
"144
-> -> 80 `i `ui
"145
-> -> 22 `i `ui
"146
-> -> 80 `i `ui
"147
-> -> 22 `i `ui
"148
-> -> 81 `i `ui
"149
-> -> 22 `i `ui
"150
-> -> 79 `i `ui
"151
-> -> 22 `i `ui
..
]
[; ;RF.h: 101: const unsigned int RF_SavedTiming[64] __attribute__((address(0x2580))) = {
[; ;RF.h: 102: 834,
[; ;RF.h: 103: 21,
[; ;RF.h: 104: 80,
[; ;RF.h: 105: 22,
[; ;RF.h: 106: 80,
[; ;RF.h: 107: 21,
[; ;RF.h: 108: 78,
[; ;RF.h: 109: 79,
[; ;RF.h: 110: 26,
[; ;RF.h: 111: 22,
[; ;RF.h: 112: 78,
[; ;RF.h: 113: 78,
[; ;RF.h: 114: 27,
[; ;RF.h: 115: 21,
[; ;RF.h: 116: 79,
[; ;RF.h: 117: 76,
[; ;RF.h: 118: 25,
[; ;RF.h: 119: 23,
[; ;RF.h: 120: 79,
[; ;RF.h: 121: 75,
[; ;RF.h: 122: 27,
[; ;RF.h: 123: 21,
[; ;RF.h: 124: 81,
[; ;RF.h: 125: 75,
[; ;RF.h: 126: 25,
[; ;RF.h: 127: 22,
[; ;RF.h: 128: 81,
[; ;RF.h: 129: 22,
[; ;RF.h: 130: 79,
[; ;RF.h: 131: 22,
[; ;RF.h: 132: 80,
[; ;RF.h: 133: 24,
[; ;RF.h: 134: 79,
[; ;RF.h: 135: 77,
[; ;RF.h: 136: 25,
[; ;RF.h: 137: 76,
[; ;RF.h: 138: 27,
[; ;RF.h: 139: 21,
[; ;RF.h: 140: 80,
[; ;RF.h: 141: 21,
[; ;RF.h: 142: 81,
[; ;RF.h: 143: 21,
[; ;RF.h: 144: 80,
[; ;RF.h: 145: 22,
[; ;RF.h: 146: 80,
[; ;RF.h: 147: 22,
[; ;RF.h: 148: 81,
[; ;RF.h: 149: 22,
[; ;RF.h: 150: 79,
[; ;RF.h: 151: 22,
[; ;RF.h: 152: };
[; ;RF.h: 157: extern volatile unsigned char RF_Data;
[; ;RF.h: 158: extern unsigned int RF_DataTiming[64];
[; ;RF.h: 159: extern unsigned char RF_DataPlace;
[; ;RF.h: 160: extern unsigned char RFStarted;
[; ;RF.h: 161: extern unsigned int RF_SyncLow;
[; ;RF.h: 162: extern unsigned int RF_SyncHigh;
[; ;RF.h: 163: extern unsigned char RF_Saved;
[; ;RF.h: 164: extern unsigned char RF_CodeSize;
[; ;RF.h: 165: extern double Rail_RSSI;
[; ;RF.h: 174: void InitRF(void);
[; ;RF.h: 175: unsigned char RF_ReadReceiver(void);
[; ;RF.h: 176: void RF_DataInt(unsigned char state);
[; ;RF.h: 177: void RF_Receiver(unsigned char state);
[; ;RF.h: 178: void RF_SetBandwidth(unsigned char band);
[; ;RF.h: 179: void RF_SetSquelch(unsigned char state);
[; ;RF.h: 180: void RF_ResetData(void);
[; ;RF.h: 181: void RF_LoadCode(void);
[; ;RF.h: 182: unsigned char RF_CalculateCodesize(void);
[; ;RF.h: 183: unsigned char RF_CheckCode(void);
[; ;RF.h: 184: void RF_Disable(void);
[; ;RF.h: 185: void RF_Enable(void);
[; ;SYSTEM.h: 83: extern volatile unsigned char System_State;
[; ;SYSTEM.h: 84: extern volatile unsigned char System_State_Change;
[; ;SYSTEM.h: 89: void SYS_ConfigureOscillator(void);
[; ;SYSTEM.h: 90: inline void SYS_Idle(void);
[; ;SYSTEM.h: 91: inline void SYS_Sleep(void);
[; ;SYSTEM.h: 92: void SYS_ActivityTimer(void);
[; ;SYSTEM.h: 93: inline void SYS_ActivityTimerReset(void);
[; ;SYSTEM.h: 94: inline void SYS_EnableInt(void);
[; ;SYSTEM.h: 95: inline void SYS_DisableInt(void);
[; ;MISC.h: 85: void MSC_DelayMS(long US);
[; ;MISC.h: 86: void MSC_DelayNOP(unsigned int NOPs);
[; ;MISC.h: 87: void MSC_CleanBuffer(unsigned char* data, unsigned int count);
[; ;MISC.h: 88: void MSC_CleanBufferInt(unsigned int* data, unsigned int count);
[; ;MISC.h: 89: void MSC_BufferCopy(unsigned char* from,unsigned char* to, unsigned int count, unsigned int shift);
[; ;MISC.h: 90: void MSC_BufferCopyInt(unsigned int* from,unsigned int* to, unsigned int count, unsigned int shift);
[; ;MISC.h: 91: void MSC_BufferCopyIntConst(const unsigned int* from,unsigned int* to, unsigned int count, unsigned int shift);
[; ;MISC.h: 92: void MSC_BlinkLED(unsigned int blink, unsigned int speed);
"101 FLASH.h
[v _FlashWaste `Cuc ~T0 @X0 -> 512 `i e@9728 ]
[i _FlashWaste
:U ..
"102
-> -> 218 `i `uc
"103
-> -> 218 `i `uc
"104
-> -> 218 `i `uc
"105
-> -> 218 `i `uc
"106
-> -> 218 `i `uc
"107
-> -> 218 `i `uc
"108
-> -> 218 `i `uc
"109
-> -> 218 `i `uc
"110
-> -> 218 `i `uc
"111
-> -> 218 `i `uc
"112
-> -> 218 `i `uc
"113
-> -> 218 `i `uc
"114
-> -> 218 `i `uc
"115
-> -> 218 `i `uc
"116
-> -> 218 `i `uc
"117
-> -> 218 `i `uc
"118
-> -> 218 `i `uc
"119
-> -> 218 `i `uc
"120
-> -> 218 `i `uc
"121
-> -> 218 `i `uc
"122
-> -> 218 `i `uc
"123
-> -> 218 `i `uc
"124
-> -> 218 `i `uc
"125
-> -> 218 `i `uc
"126
-> -> 218 `i `uc
"127
-> -> 218 `i `uc
"128
-> -> 218 `i `uc
"129
-> -> 218 `i `uc
"130
-> -> 218 `i `uc
"131
-> -> 218 `i `uc
"132
-> -> 218 `i `uc
"133
-> -> 218 `i `uc
"134
-> -> 218 `i `uc
"135
-> -> 218 `i `uc
"136
-> -> 218 `i `uc
"137
-> -> 218 `i `uc
"138
-> -> 218 `i `uc
"139
-> -> 218 `i `uc
"140
-> -> 218 `i `uc
"141
-> -> 218 `i `uc
"142
-> -> 218 `i `uc
"143
-> -> 218 `i `uc
"144
-> -> 218 `i `uc
"145
-> -> 218 `i `uc
"146
-> -> 218 `i `uc
"147
-> -> 218 `i `uc
"148
-> -> 218 `i `uc
"149
-> -> 218 `i `uc
"150
-> -> 218 `i `uc
"151
-> -> 218 `i `uc
"152
-> -> 218 `i `uc
"153
-> -> 218 `i `uc
"154
-> -> 218 `i `uc
"155
-> -> 218 `i `uc
"156
-> -> 218 `i `uc
"157
-> -> 218 `i `uc
"158
-> -> 218 `i `uc
"159
-> -> 218 `i `uc
"160
-> -> 218 `i `uc
"161
-> -> 218 `i `uc
"162
-> -> 218 `i `uc
"163
-> -> 218 `i `uc
"164
-> -> 218 `i `uc
"165
-> -> 218 `i `uc
"166
-> -> 218 `i `uc
"167
-> -> 218 `i `uc
"168
-> -> 218 `i `uc
"169
-> -> 218 `i `uc
"170
-> -> 218 `i `uc
"171
-> -> 218 `i `uc
"172
-> -> 218 `i `uc
"173
-> -> 218 `i `uc
"174
-> -> 218 `i `uc
"175
-> -> 218 `i `uc
"176
-> -> 218 `i `uc
"177
-> -> 218 `i `uc
"178
-> -> 218 `i `uc
"179
-> -> 218 `i `uc
"180
-> -> 218 `i `uc
"181
-> -> 218 `i `uc
"182
-> -> 218 `i `uc
"183
-> -> 218 `i `uc
"184
-> -> 218 `i `uc
"185
-> -> 218 `i `uc
"186
-> -> 218 `i `uc
"187
-> -> 218 `i `uc
"188
-> -> 218 `i `uc
"189
-> -> 218 `i `uc
"190
-> -> 218 `i `uc
"191
-> -> 218 `i `uc
"192
-> -> 218 `i `uc
"193
-> -> 218 `i `uc
"194
-> -> 218 `i `uc
"195
-> -> 218 `i `uc
"196
-> -> 218 `i `uc
"197
-> -> 218 `i `uc
"198
-> -> 218 `i `uc
"199
-> -> 218 `i `uc
"200
-> -> 218 `i `uc
"201
-> -> 218 `i `uc
"202
-> -> 218 `i `uc
"203
-> -> 218 `i `uc
"204
-> -> 218 `i `uc
"205
-> -> 218 `i `uc
"206
-> -> 218 `i `uc
"207
-> -> 218 `i `uc
"208
-> -> 218 `i `uc
"209
-> -> 218 `i `uc
"210
-> -> 218 `i `uc
"211
-> -> 218 `i `uc
"212
-> -> 218 `i `uc
"213
-> -> 218 `i `uc
"214
-> -> 218 `i `uc
"215
-> -> 218 `i `uc
"216
-> -> 218 `i `uc
"217
-> -> 218 `i `uc
"218
-> -> 218 `i `uc
"219
-> -> 218 `i `uc
"220
-> -> 218 `i `uc
"221
-> -> 218 `i `uc
"222
-> -> 218 `i `uc
"223
-> -> 218 `i `uc
"224
-> -> 218 `i `uc
"225
-> -> 218 `i `uc
"226
-> -> 218 `i `uc
"227
-> -> 218 `i `uc
"228
-> -> 218 `i `uc
"229
-> -> 218 `i `uc
"230
-> -> 218 `i `uc
"231
-> -> 218 `i `uc
"232
-> -> 218 `i `uc
"233
-> -> 218 `i `uc
"234
-> -> 218 `i `uc
"235
-> -> 218 `i `uc
"236
-> -> 218 `i `uc
"237
-> -> 218 `i `uc
"238
-> -> 218 `i `uc
"239
-> -> 218 `i `uc
"240
-> -> 218 `i `uc
"241
-> -> 218 `i `uc
"242
-> -> 218 `i `uc
"243
-> -> 218 `i `uc
"244
-> -> 218 `i `uc
"245
-> -> 218 `i `uc
"246
-> -> 218 `i `uc
"247
-> -> 218 `i `uc
"248
-> -> 218 `i `uc
"249
-> -> 218 `i `uc
"250
-> -> 218 `i `uc
"251
-> -> 218 `i `uc
"252
-> -> 218 `i `uc
"253
-> -> 218 `i `uc
"254
-> -> 218 `i `uc
"255
-> -> 218 `i `uc
"256
-> -> 218 `i `uc
"257
-> -> 218 `i `uc
"258
-> -> 218 `i `uc
"259
-> -> 218 `i `uc
"260
-> -> 218 `i `uc
"261
-> -> 218 `i `uc
"262
-> -> 218 `i `uc
"263
-> -> 218 `i `uc
"264
-> -> 218 `i `uc
"265
-> -> 218 `i `uc
"266
-> -> 218 `i `uc
"267
-> -> 218 `i `uc
"268
-> -> 218 `i `uc
"269
-> -> 218 `i `uc
"270
-> -> 218 `i `uc
"271
-> -> 218 `i `uc
"272
-> -> 218 `i `uc
"273
-> -> 218 `i `uc
"274
-> -> 218 `i `uc
"275
-> -> 218 `i `uc
"276
-> -> 218 `i `uc
"277
-> -> 218 `i `uc
"278
-> -> 218 `i `uc
"279
-> -> 218 `i `uc
"280
-> -> 218 `i `uc
"281
-> -> 218 `i `uc
"282
-> -> 218 `i `uc
"283
-> -> 218 `i `uc
"284
-> -> 218 `i `uc
"285
-> -> 218 `i `uc
"286
-> -> 218 `i `uc
"287
-> -> 218 `i `uc
"288
-> -> 218 `i `uc
"289
-> -> 218 `i `uc
"290
-> -> 218 `i `uc
"291
-> -> 218 `i `uc
"292
-> -> 218 `i `uc
"293
-> -> 218 `i `uc
"294
-> -> 218 `i `uc
"295
-> -> 218 `i `uc
"296
-> -> 218 `i `uc
"297
-> -> 218 `i `uc
"298
-> -> 218 `i `uc
"299
-> -> 218 `i `uc
"300
-> -> 218 `i `uc
"301
-> -> 218 `i `uc
"302
-> -> 218 `i `uc
"303
-> -> 218 `i `uc
"304
-> -> 218 `i `uc
"305
-> -> 218 `i `uc
"306
-> -> 218 `i `uc
"307
-> -> 218 `i `uc
"308
-> -> 218 `i `uc
"309
-> -> 218 `i `uc
"310
-> -> 218 `i `uc
"311
-> -> 218 `i `uc
"312
-> -> 218 `i `uc
"313
-> -> 218 `i `uc
"314
-> -> 218 `i `uc
"315
-> -> 218 `i `uc
"316
-> -> 218 `i `uc
"317
-> -> 218 `i `uc
"318
-> -> 218 `i `uc
"319
-> -> 218 `i `uc
"320
-> -> 218 `i `uc
"321
-> -> 218 `i `uc
"322
-> -> 218 `i `uc
"323
-> -> 218 `i `uc
"324
-> -> 218 `i `uc
"325
-> -> 218 `i `uc
"326
-> -> 218 `i `uc
"327
-> -> 218 `i `uc
"328
-> -> 218 `i `uc
"329
-> -> 218 `i `uc
"330
-> -> 218 `i `uc
"331
-> -> 218 `i `uc
"332
-> -> 218 `i `uc
"333
-> -> 218 `i `uc
"334
-> -> 218 `i `uc
"335
-> -> 218 `i `uc
"336
-> -> 218 `i `uc
"337
-> -> 218 `i `uc
"338
-> -> 218 `i `uc
"339
-> -> 218 `i `uc
"340
-> -> 218 `i `uc
"341
-> -> 218 `i `uc
"342
-> -> 218 `i `uc
"343
-> -> 218 `i `uc
"344
-> -> 218 `i `uc
"345
-> -> 218 `i `uc
"346
-> -> 218 `i `uc
"347
-> -> 218 `i `uc
"348
-> -> 218 `i `uc
"349
-> -> 218 `i `uc
"350
-> -> 218 `i `uc
"351
-> -> 218 `i `uc
"352
-> -> 218 `i `uc
"353
-> -> 218 `i `uc
"354
-> -> 218 `i `uc
"355
-> -> 218 `i `uc
"356
-> -> 218 `i `uc
"357
-> -> 218 `i `uc
"358
-> -> 218 `i `uc
"359
-> -> 218 `i `uc
"360
-> -> 218 `i `uc
"361
-> -> 218 `i `uc
"362
-> -> 218 `i `uc
"363
-> -> 218 `i `uc
"364
-> -> 218 `i `uc
"365
-> -> 218 `i `uc
"366
-> -> 218 `i `uc
"367
-> -> 218 `i `uc
"368
-> -> 218 `i `uc
"369
-> -> 218 `i `uc
"370
-> -> 218 `i `uc
"371
-> -> 218 `i `uc
"372
-> -> 218 `i `uc
"373
-> -> 218 `i `uc
"374
-> -> 218 `i `uc
"375
-> -> 218 `i `uc
"376
-> -> 218 `i `uc
"377
-> -> 218 `i `uc
"378
-> -> 218 `i `uc
"379
-> -> 218 `i `uc
"380
-> -> 218 `i `uc
"381
-> -> 218 `i `uc
"382
-> -> 218 `i `uc
"383
-> -> 218 `i `uc
"384
-> -> 218 `i `uc
"385
-> -> 218 `i `uc
"386
-> -> 218 `i `uc
"387
-> -> 218 `i `uc
"388
-> -> 218 `i `uc
"389
-> -> 218 `i `uc
"390
-> -> 218 `i `uc
"391
-> -> 218 `i `uc
"392
-> -> 218 `i `uc
"393
-> -> 218 `i `uc
"394
-> -> 218 `i `uc
"395
-> -> 218 `i `uc
"396
-> -> 218 `i `uc
"397
-> -> 218 `i `uc
"398
-> -> 218 `i `uc
"399
-> -> 218 `i `uc
"400
-> -> 218 `i `uc
"401
-> -> 218 `i `uc
"402
-> -> 218 `i `uc
"403
-> -> 218 `i `uc
"404
-> -> 218 `i `uc
"405
-> -> 218 `i `uc
"406
-> -> 218 `i `uc
"407
-> -> 218 `i `uc
"408
-> -> 218 `i `uc
"409
-> -> 218 `i `uc
"410
-> -> 218 `i `uc
"411
-> -> 218 `i `uc
"412
-> -> 218 `i `uc
"413
-> -> 218 `i `uc
"414
-> -> 218 `i `uc
"415
-> -> 218 `i `uc
"416
-> -> 218 `i `uc
"417
-> -> 218 `i `uc
"418
-> -> 218 `i `uc
"419
-> -> 218 `i `uc
"420
-> -> 218 `i `uc
"421
-> -> 218 `i `uc
"422
-> -> 218 `i `uc
"423
-> -> 218 `i `uc
"424
-> -> 218 `i `uc
"425
-> -> 218 `i `uc
"426
-> -> 218 `i `uc
"427
-> -> 218 `i `uc
"428
-> -> 218 `i `uc
"429
-> -> 218 `i `uc
"430
-> -> 218 `i `uc
"431
-> -> 218 `i `uc
"432
-> -> 218 `i `uc
"433
-> -> 218 `i `uc
"434
-> -> 218 `i `uc
"435
-> -> 218 `i `uc
"436
-> -> 218 `i `uc
"437
-> -> 218 `i `uc
"438
-> -> 218 `i `uc
"439
-> -> 218 `i `uc
"440
-> -> 218 `i `uc
"441
-> -> 218 `i `uc
"442
-> -> 218 `i `uc
"443
-> -> 218 `i `uc
"444
-> -> 218 `i `uc
"445
-> -> 218 `i `uc
"446
-> -> 218 `i `uc
"447
-> -> 218 `i `uc
"448
-> -> 218 `i `uc
"449
-> -> 218 `i `uc
"450
-> -> 218 `i `uc
"451
-> -> 218 `i `uc
"452
-> -> 218 `i `uc
"453
-> -> 218 `i `uc
"454
-> -> 218 `i `uc
"455
-> -> 218 `i `uc
"456
-> -> 218 `i `uc
"457
-> -> 218 `i `uc
"458
-> -> 218 `i `uc
"459
-> -> 218 `i `uc
"460
-> -> 218 `i `uc
"461
-> -> 218 `i `uc
"462
-> -> 218 `i `uc
"463
-> -> 218 `i `uc
"464
-> -> 218 `i `uc
"465
-> -> 218 `i `uc
"466
-> -> 218 `i `uc
"467
-> -> 218 `i `uc
"468
-> -> 218 `i `uc
"469
-> -> 218 `i `uc
"470
-> -> 218 `i `uc
"471
-> -> 218 `i `uc
"472
-> -> 218 `i `uc
"473
-> -> 218 `i `uc
"474
-> -> 218 `i `uc
"475
-> -> 218 `i `uc
"476
-> -> 218 `i `uc
"477
-> -> 218 `i `uc
"478
-> -> 218 `i `uc
"479
-> -> 218 `i `uc
"480
-> -> 218 `i `uc
"481
-> -> 218 `i `uc
"482
-> -> 218 `i `uc
"483
-> -> 218 `i `uc
"484
-> -> 218 `i `uc
"485
-> -> 218 `i `uc
"486
-> -> 218 `i `uc
"487
-> -> 218 `i `uc
"488
-> -> 218 `i `uc
"489
-> -> 218 `i `uc
"490
-> -> 218 `i `uc
"491
-> -> 218 `i `uc
"492
-> -> 218 `i `uc
"493
-> -> 218 `i `uc
"494
-> -> 218 `i `uc
"495
-> -> 218 `i `uc
"496
-> -> 218 `i `uc
"497
-> -> 218 `i `uc
"498
-> -> 218 `i `uc
"499
-> -> 218 `i `uc
"500
-> -> 218 `i `uc
"501
-> -> 218 `i `uc
"502
-> -> 218 `i `uc
"503
-> -> 218 `i `uc
"504
-> -> 218 `i `uc
"505
-> -> 218 `i `uc
"506
-> -> 218 `i `uc
"507
-> -> 218 `i `uc
"508
-> -> 218 `i `uc
"509
-> -> 218 `i `uc
"510
-> -> 218 `i `uc
"511
-> -> 218 `i `uc
"512
-> -> 218 `i `uc
"513
-> -> 218 `i `uc
"514
-> -> 218 `i `uc
"515
-> -> 218 `i `uc
"516
-> -> 218 `i `uc
"517
-> -> 218 `i `uc
"518
-> -> 218 `i `uc
"519
-> -> 218 `i `uc
"520
-> -> 218 `i `uc
"521
-> -> 218 `i `uc
"522
-> -> 218 `i `uc
"523
-> -> 218 `i `uc
"524
-> -> 218 `i `uc
"525
-> -> 218 `i `uc
"526
-> -> 218 `i `uc
"527
-> -> 218 `i `uc
"528
-> -> 218 `i `uc
"529
-> -> 218 `i `uc
"530
-> -> 218 `i `uc
"531
-> -> 218 `i `uc
"532
-> -> 218 `i `uc
"533
-> -> 218 `i `uc
"534
-> -> 218 `i `uc
"535
-> -> 218 `i `uc
"536
-> -> 218 `i `uc
"537
-> -> 218 `i `uc
"538
-> -> 218 `i `uc
"539
-> -> 218 `i `uc
"540
-> -> 218 `i `uc
"541
-> -> 218 `i `uc
"542
-> -> 218 `i `uc
"543
-> -> 218 `i `uc
"544
-> -> 218 `i `uc
"545
-> -> 218 `i `uc
"546
-> -> 218 `i `uc
"547
-> -> 218 `i `uc
"548
-> -> 218 `i `uc
"549
-> -> 218 `i `uc
"550
-> -> 218 `i `uc
"551
-> -> 218 `i `uc
"552
-> -> 218 `i `uc
"553
-> -> 218 `i `uc
"554
-> -> 218 `i `uc
"555
-> -> 218 `i `uc
"556
-> -> 218 `i `uc
"557
-> -> 218 `i `uc
"558
-> -> 218 `i `uc
"559
-> -> 218 `i `uc
"560
-> -> 218 `i `uc
"561
-> -> 218 `i `uc
"562
-> -> 218 `i `uc
"563
-> -> 218 `i `uc
"564
-> -> 218 `i `uc
"565
-> -> 218 `i `uc
"566
-> -> 218 `i `uc
"567
-> -> 218 `i `uc
"568
-> -> 218 `i `uc
"569
-> -> 218 `i `uc
"570
-> -> 218 `i `uc
"571
-> -> 218 `i `uc
"572
-> -> 218 `i `uc
"573
-> -> 218 `i `uc
"574
-> -> 218 `i `uc
"575
-> -> 218 `i `uc
"576
-> -> 218 `i `uc
"577
-> -> 218 `i `uc
"578
-> -> 218 `i `uc
"579
-> -> 218 `i `uc
"580
-> -> 218 `i `uc
"581
-> -> 218 `i `uc
"582
-> -> 218 `i `uc
"583
-> -> 218 `i `uc
"584
-> -> 218 `i `uc
"585
-> -> 218 `i `uc
"586
-> -> 218 `i `uc
"587
-> -> 218 `i `uc
"588
-> -> 218 `i `uc
"589
-> -> 218 `i `uc
"590
-> -> 218 `i `uc
"591
-> -> 218 `i `uc
"592
-> -> 218 `i `uc
"593
-> -> 218 `i `uc
"594
-> -> 218 `i `uc
"595
-> -> 218 `i `uc
"596
-> -> 218 `i `uc
"597
-> -> 218 `i `uc
"598
-> -> 218 `i `uc
"599
-> -> 218 `i `uc
"600
-> -> 218 `i `uc
"601
-> -> 218 `i `uc
"602
-> -> 218 `i `uc
"603
-> -> 218 `i `uc
"604
-> -> 218 `i `uc
"605
-> -> 218 `i `uc
"606
-> -> 218 `i `uc
"607
-> -> 218 `i `uc
"608
-> -> 218 `i `uc
"609
-> -> 218 `i `uc
"610
-> -> 218 `i `uc
"611
-> -> 218 `i `uc
"612
-> -> 218 `i `uc
"613
-> -> 218 `i `uc
..
]
[; ;FLASH.h: 101: const unsigned char FlashWaste[512] __attribute__((address(0x2600))) = {
[; ;FLASH.h: 102: 0xDA,
[; ;FLASH.h: 103: 0xDA,
[; ;FLASH.h: 104: 0xDA,
[; ;FLASH.h: 105: 0xDA,
[; ;FLASH.h: 106: 0xDA,
[; ;FLASH.h: 107: 0xDA,
[; ;FLASH.h: 108: 0xDA,
[; ;FLASH.h: 109: 0xDA,
[; ;FLASH.h: 110: 0xDA,
[; ;FLASH.h: 111: 0xDA,
[; ;FLASH.h: 112: 0xDA,
[; ;FLASH.h: 113: 0xDA,
[; ;FLASH.h: 114: 0xDA,
[; ;FLASH.h: 115: 0xDA,
[; ;FLASH.h: 116: 0xDA,
[; ;FLASH.h: 117: 0xDA,
[; ;FLASH.h: 118: 0xDA,
[; ;FLASH.h: 119: 0xDA,
[; ;FLASH.h: 120: 0xDA,
[; ;FLASH.h: 121: 0xDA,
[; ;FLASH.h: 122: 0xDA,
[; ;FLASH.h: 123: 0xDA,
[; ;FLASH.h: 124: 0xDA,
[; ;FLASH.h: 125: 0xDA,
[; ;FLASH.h: 126: 0xDA,
[; ;FLASH.h: 127: 0xDA,
[; ;FLASH.h: 128: 0xDA,
[; ;FLASH.h: 129: 0xDA,
[; ;FLASH.h: 130: 0xDA,
[; ;FLASH.h: 131: 0xDA,
[; ;FLASH.h: 132: 0xDA,
[; ;FLASH.h: 133: 0xDA,
[; ;FLASH.h: 134: 0xDA,
[; ;FLASH.h: 135: 0xDA,
[; ;FLASH.h: 136: 0xDA,
[; ;FLASH.h: 137: 0xDA,
[; ;FLASH.h: 138: 0xDA,
[; ;FLASH.h: 139: 0xDA,
[; ;FLASH.h: 140: 0xDA,
[; ;FLASH.h: 141: 0xDA,
[; ;FLASH.h: 142: 0xDA,
[; ;FLASH.h: 143: 0xDA,
[; ;FLASH.h: 144: 0xDA,
[; ;FLASH.h: 145: 0xDA,
[; ;FLASH.h: 146: 0xDA,
[; ;FLASH.h: 147: 0xDA,
[; ;FLASH.h: 148: 0xDA,
[; ;FLASH.h: 149: 0xDA,
[; ;FLASH.h: 150: 0xDA,
[; ;FLASH.h: 151: 0xDA,
[; ;FLASH.h: 152: 0xDA,
[; ;FLASH.h: 153: 0xDA,
[; ;FLASH.h: 154: 0xDA,
[; ;FLASH.h: 155: 0xDA,
[; ;FLASH.h: 156: 0xDA,
[; ;FLASH.h: 157: 0xDA,
[; ;FLASH.h: 158: 0xDA,
[; ;FLASH.h: 159: 0xDA,
[; ;FLASH.h: 160: 0xDA,
[; ;FLASH.h: 161: 0xDA,
[; ;FLASH.h: 162: 0xDA,
[; ;FLASH.h: 163: 0xDA,
[; ;FLASH.h: 164: 0xDA,
[; ;FLASH.h: 165: 0xDA,
[; ;FLASH.h: 166: 0xDA,
[; ;FLASH.h: 167: 0xDA,
[; ;FLASH.h: 168: 0xDA,
[; ;FLASH.h: 169: 0xDA,
[; ;FLASH.h: 170: 0xDA,
[; ;FLASH.h: 171: 0xDA,
[; ;FLASH.h: 172: 0xDA,
[; ;FLASH.h: 173: 0xDA,
[; ;FLASH.h: 174: 0xDA,
[; ;FLASH.h: 175: 0xDA,
[; ;FLASH.h: 176: 0xDA,
[; ;FLASH.h: 177: 0xDA,
[; ;FLASH.h: 178: 0xDA,
[; ;FLASH.h: 179: 0xDA,
[; ;FLASH.h: 180: 0xDA,
[; ;FLASH.h: 181: 0xDA,
[; ;FLASH.h: 182: 0xDA,
[; ;FLASH.h: 183: 0xDA,
[; ;FLASH.h: 184: 0xDA,
[; ;FLASH.h: 185: 0xDA,
[; ;FLASH.h: 186: 0xDA,
[; ;FLASH.h: 187: 0xDA,
[; ;FLASH.h: 188: 0xDA,
[; ;FLASH.h: 189: 0xDA,
[; ;FLASH.h: 190: 0xDA,
[; ;FLASH.h: 191: 0xDA,
[; ;FLASH.h: 192: 0xDA,
[; ;FLASH.h: 193: 0xDA,
[; ;FLASH.h: 194: 0xDA,
[; ;FLASH.h: 195: 0xDA,
[; ;FLASH.h: 196: 0xDA,
[; ;FLASH.h: 197: 0xDA,
[; ;FLASH.h: 198: 0xDA,
[; ;FLASH.h: 199: 0xDA,
[; ;FLASH.h: 200: 0xDA,
[; ;FLASH.h: 201: 0xDA,
[; ;FLASH.h: 202: 0xDA,
[; ;FLASH.h: 203: 0xDA,
[; ;FLASH.h: 204: 0xDA,
[; ;FLASH.h: 205: 0xDA,
[; ;FLASH.h: 206: 0xDA,
[; ;FLASH.h: 207: 0xDA,
[; ;FLASH.h: 208: 0xDA,
[; ;FLASH.h: 209: 0xDA,
[; ;FLASH.h: 210: 0xDA,
[; ;FLASH.h: 211: 0xDA,
[; ;FLASH.h: 212: 0xDA,
[; ;FLASH.h: 213: 0xDA,
[; ;FLASH.h: 214: 0xDA,
[; ;FLASH.h: 215: 0xDA,
[; ;FLASH.h: 216: 0xDA,
[; ;FLASH.h: 217: 0xDA,
[; ;FLASH.h: 218: 0xDA,
[; ;FLASH.h: 219: 0xDA,
[; ;FLASH.h: 220: 0xDA,
[; ;FLASH.h: 221: 0xDA,
[; ;FLASH.h: 222: 0xDA,
[; ;FLASH.h: 223: 0xDA,
[; ;FLASH.h: 224: 0xDA,
[; ;FLASH.h: 225: 0xDA,
[; ;FLASH.h: 226: 0xDA,
[; ;FLASH.h: 227: 0xDA,
[; ;FLASH.h: 228: 0xDA,
[; ;FLASH.h: 229: 0xDA,
[; ;FLASH.h: 230: 0xDA,
[; ;FLASH.h: 231: 0xDA,
[; ;FLASH.h: 232: 0xDA,
[; ;FLASH.h: 233: 0xDA,
[; ;FLASH.h: 234: 0xDA,
[; ;FLASH.h: 235: 0xDA,
[; ;FLASH.h: 236: 0xDA,
[; ;FLASH.h: 237: 0xDA,
[; ;FLASH.h: 238: 0xDA,
[; ;FLASH.h: 239: 0xDA,
[; ;FLASH.h: 240: 0xDA,
[; ;FLASH.h: 241: 0xDA,
[; ;FLASH.h: 242: 0xDA,
[; ;FLASH.h: 243: 0xDA,
[; ;FLASH.h: 244: 0xDA,
[; ;FLASH.h: 245: 0xDA,
[; ;FLASH.h: 246: 0xDA,
[; ;FLASH.h: 247: 0xDA,
[; ;FLASH.h: 248: 0xDA,
[; ;FLASH.h: 249: 0xDA,
[; ;FLASH.h: 250: 0xDA,
[; ;FLASH.h: 251: 0xDA,
[; ;FLASH.h: 252: 0xDA,
[; ;FLASH.h: 253: 0xDA,
[; ;FLASH.h: 254: 0xDA,
[; ;FLASH.h: 255: 0xDA,
[; ;FLASH.h: 256: 0xDA,
[; ;FLASH.h: 257: 0xDA,
[; ;FLASH.h: 258: 0xDA,
[; ;FLASH.h: 259: 0xDA,
[; ;FLASH.h: 260: 0xDA,
[; ;FLASH.h: 261: 0xDA,
[; ;FLASH.h: 262: 0xDA,
[; ;FLASH.h: 263: 0xDA,
[; ;FLASH.h: 264: 0xDA,
[; ;FLASH.h: 265: 0xDA,
[; ;FLASH.h: 266: 0xDA,
[; ;FLASH.h: 267: 0xDA,
[; ;FLASH.h: 268: 0xDA,
[; ;FLASH.h: 269: 0xDA,
[; ;FLASH.h: 270: 0xDA,
[; ;FLASH.h: 271: 0xDA,
[; ;FLASH.h: 272: 0xDA,
[; ;FLASH.h: 273: 0xDA,
[; ;FLASH.h: 274: 0xDA,
[; ;FLASH.h: 275: 0xDA,
[; ;FLASH.h: 276: 0xDA,
[; ;FLASH.h: 277: 0xDA,
[; ;FLASH.h: 278: 0xDA,
[; ;FLASH.h: 279: 0xDA,
[; ;FLASH.h: 280: 0xDA,
[; ;FLASH.h: 281: 0xDA,
[; ;FLASH.h: 282: 0xDA,
[; ;FLASH.h: 283: 0xDA,
[; ;FLASH.h: 284: 0xDA,
[; ;FLASH.h: 285: 0xDA,
[; ;FLASH.h: 286: 0xDA,
[; ;FLASH.h: 287: 0xDA,
[; ;FLASH.h: 288: 0xDA,
[; ;FLASH.h: 289: 0xDA,
[; ;FLASH.h: 290: 0xDA,
[; ;FLASH.h: 291: 0xDA,
[; ;FLASH.h: 292: 0xDA,
[; ;FLASH.h: 293: 0xDA,
[; ;FLASH.h: 294: 0xDA,
[; ;FLASH.h: 295: 0xDA,
[; ;FLASH.h: 296: 0xDA,
[; ;FLASH.h: 297: 0xDA,
[; ;FLASH.h: 298: 0xDA,
[; ;FLASH.h: 299: 0xDA,
[; ;FLASH.h: 300: 0xDA,
[; ;FLASH.h: 301: 0xDA,
[; ;FLASH.h: 302: 0xDA,
[; ;FLASH.h: 303: 0xDA,
[; ;FLASH.h: 304: 0xDA,
[; ;FLASH.h: 305: 0xDA,
[; ;FLASH.h: 306: 0xDA,
[; ;FLASH.h: 307: 0xDA,
[; ;FLASH.h: 308: 0xDA,
[; ;FLASH.h: 309: 0xDA,
[; ;FLASH.h: 310: 0xDA,
[; ;FLASH.h: 311: 0xDA,
[; ;FLASH.h: 312: 0xDA,
[; ;FLASH.h: 313: 0xDA,
[; ;FLASH.h: 314: 0xDA,
[; ;FLASH.h: 315: 0xDA,
[; ;FLASH.h: 316: 0xDA,
[; ;FLASH.h: 317: 0xDA,
[; ;FLASH.h: 318: 0xDA,
[; ;FLASH.h: 319: 0xDA,
[; ;FLASH.h: 320: 0xDA,
[; ;FLASH.h: 321: 0xDA,
[; ;FLASH.h: 322: 0xDA,
[; ;FLASH.h: 323: 0xDA,
[; ;FLASH.h: 324: 0xDA,
[; ;FLASH.h: 325: 0xDA,
[; ;FLASH.h: 326: 0xDA,
[; ;FLASH.h: 327: 0xDA,
[; ;FLASH.h: 328: 0xDA,
[; ;FLASH.h: 329: 0xDA,
[; ;FLASH.h: 330: 0xDA,
[; ;FLASH.h: 331: 0xDA,
[; ;FLASH.h: 332: 0xDA,
[; ;FLASH.h: 333: 0xDA,
[; ;FLASH.h: 334: 0xDA,
[; ;FLASH.h: 335: 0xDA,
[; ;FLASH.h: 336: 0xDA,
[; ;FLASH.h: 337: 0xDA,
[; ;FLASH.h: 338: 0xDA,
[; ;FLASH.h: 339: 0xDA,
[; ;FLASH.h: 340: 0xDA,
[; ;FLASH.h: 341: 0xDA,
[; ;FLASH.h: 342: 0xDA,
[; ;FLASH.h: 343: 0xDA,
[; ;FLASH.h: 344: 0xDA,
[; ;FLASH.h: 345: 0xDA,
[; ;FLASH.h: 346: 0xDA,
[; ;FLASH.h: 347: 0xDA,
[; ;FLASH.h: 348: 0xDA,
[; ;FLASH.h: 349: 0xDA,
[; ;FLASH.h: 350: 0xDA,
[; ;FLASH.h: 351: 0xDA,
[; ;FLASH.h: 352: 0xDA,
[; ;FLASH.h: 353: 0xDA,
[; ;FLASH.h: 354: 0xDA,
[; ;FLASH.h: 355: 0xDA,
[; ;FLASH.h: 356: 0xDA,
[; ;FLASH.h: 357: 0xDA,
[; ;FLASH.h: 358: 0xDA,
[; ;FLASH.h: 359: 0xDA,
[; ;FLASH.h: 360: 0xDA,
[; ;FLASH.h: 361: 0xDA,
[; ;FLASH.h: 362: 0xDA,
[; ;FLASH.h: 363: 0xDA,
[; ;FLASH.h: 364: 0xDA,
[; ;FLASH.h: 365: 0xDA,
[; ;FLASH.h: 366: 0xDA,
[; ;FLASH.h: 367: 0xDA,
[; ;FLASH.h: 368: 0xDA,
[; ;FLASH.h: 369: 0xDA,
[; ;FLASH.h: 370: 0xDA,
[; ;FLASH.h: 371: 0xDA,
[; ;FLASH.h: 372: 0xDA,
[; ;FLASH.h: 373: 0xDA,
[; ;FLASH.h: 374: 0xDA,
[; ;FLASH.h: 375: 0xDA,
[; ;FLASH.h: 376: 0xDA,
[; ;FLASH.h: 377: 0xDA,
[; ;FLASH.h: 378: 0xDA,
[; ;FLASH.h: 379: 0xDA,
[; ;FLASH.h: 380: 0xDA,
[; ;FLASH.h: 381: 0xDA,
[; ;FLASH.h: 382: 0xDA,
[; ;FLASH.h: 383: 0xDA,
[; ;FLASH.h: 384: 0xDA,
[; ;FLASH.h: 385: 0xDA,
[; ;FLASH.h: 386: 0xDA,
[; ;FLASH.h: 387: 0xDA,
[; ;FLASH.h: 388: 0xDA,
[; ;FLASH.h: 389: 0xDA,
[; ;FLASH.h: 390: 0xDA,
[; ;FLASH.h: 391: 0xDA,
[; ;FLASH.h: 392: 0xDA,
[; ;FLASH.h: 393: 0xDA,
[; ;FLASH.h: 394: 0xDA,
[; ;FLASH.h: 395: 0xDA,
[; ;FLASH.h: 396: 0xDA,
[; ;FLASH.h: 397: 0xDA,
[; ;FLASH.h: 398: 0xDA,
[; ;FLASH.h: 399: 0xDA,
[; ;FLASH.h: 400: 0xDA,
[; ;FLASH.h: 401: 0xDA,
[; ;FLASH.h: 402: 0xDA,
[; ;FLASH.h: 403: 0xDA,
[; ;FLASH.h: 404: 0xDA,
[; ;FLASH.h: 405: 0xDA,
[; ;FLASH.h: 406: 0xDA,
[; ;FLASH.h: 407: 0xDA,
[; ;FLASH.h: 408: 0xDA,
[; ;FLASH.h: 409: 0xDA,
[; ;FLASH.h: 410: 0xDA,
[; ;FLASH.h: 411: 0xDA,
[; ;FLASH.h: 412: 0xDA,
[; ;FLASH.h: 413: 0xDA,
[; ;FLASH.h: 414: 0xDA,
[; ;FLASH.h: 415: 0xDA,
[; ;FLASH.h: 416: 0xDA,
[; ;FLASH.h: 417: 0xDA,
[; ;FLASH.h: 418: 0xDA,
[; ;FLASH.h: 419: 0xDA,
[; ;FLASH.h: 420: 0xDA,
[; ;FLASH.h: 421: 0xDA,
[; ;FLASH.h: 422: 0xDA,
[; ;FLASH.h: 423: 0xDA,
[; ;FLASH.h: 424: 0xDA,
[; ;FLASH.h: 425: 0xDA,
[; ;FLASH.h: 426: 0xDA,
[; ;FLASH.h: 427: 0xDA,
[; ;FLASH.h: 428: 0xDA,
[; ;FLASH.h: 429: 0xDA,
[; ;FLASH.h: 430: 0xDA,
[; ;FLASH.h: 431: 0xDA,
[; ;FLASH.h: 432: 0xDA,
[; ;FLASH.h: 433: 0xDA,
[; ;FLASH.h: 434: 0xDA,
[; ;FLASH.h: 435: 0xDA,
[; ;FLASH.h: 436: 0xDA,
[; ;FLASH.h: 437: 0xDA,
[; ;FLASH.h: 438: 0xDA,
[; ;FLASH.h: 439: 0xDA,
[; ;FLASH.h: 440: 0xDA,
[; ;FLASH.h: 441: 0xDA,
[; ;FLASH.h: 442: 0xDA,
[; ;FLASH.h: 443: 0xDA,
[; ;FLASH.h: 444: 0xDA,
[; ;FLASH.h: 445: 0xDA,
[; ;FLASH.h: 446: 0xDA,
[; ;FLASH.h: 447: 0xDA,
[; ;FLASH.h: 448: 0xDA,
[; ;FLASH.h: 449: 0xDA,
[; ;FLASH.h: 450: 0xDA,
[; ;FLASH.h: 451: 0xDA,
[; ;FLASH.h: 452: 0xDA,
[; ;FLASH.h: 453: 0xDA,
[; ;FLASH.h: 454: 0xDA,
[; ;FLASH.h: 455: 0xDA,
[; ;FLASH.h: 456: 0xDA,
[; ;FLASH.h: 457: 0xDA,
[; ;FLASH.h: 458: 0xDA,
[; ;FLASH.h: 459: 0xDA,
[; ;FLASH.h: 460: 0xDA,
[; ;FLASH.h: 461: 0xDA,
[; ;FLASH.h: 462: 0xDA,
[; ;FLASH.h: 463: 0xDA,
[; ;FLASH.h: 464: 0xDA,
[; ;FLASH.h: 465: 0xDA,
[; ;FLASH.h: 466: 0xDA,
[; ;FLASH.h: 467: 0xDA,
[; ;FLASH.h: 468: 0xDA,
[; ;FLASH.h: 469: 0xDA,
[; ;FLASH.h: 470: 0xDA,
[; ;FLASH.h: 471: 0xDA,
[; ;FLASH.h: 472: 0xDA,
[; ;FLASH.h: 473: 0xDA,
[; ;FLASH.h: 474: 0xDA,
[; ;FLASH.h: 475: 0xDA,
[; ;FLASH.h: 476: 0xDA,
[; ;FLASH.h: 477: 0xDA,
[; ;FLASH.h: 478: 0xDA,
[; ;FLASH.h: 479: 0xDA,
[; ;FLASH.h: 480: 0xDA,
[; ;FLASH.h: 481: 0xDA,
[; ;FLASH.h: 482: 0xDA,
[; ;FLASH.h: 483: 0xDA,
[; ;FLASH.h: 484: 0xDA,
[; ;FLASH.h: 485: 0xDA,
[; ;FLASH.h: 486: 0xDA,
[; ;FLASH.h: 487: 0xDA,
[; ;FLASH.h: 488: 0xDA,
[; ;FLASH.h: 489: 0xDA,
[; ;FLASH.h: 490: 0xDA,
[; ;FLASH.h: 491: 0xDA,
[; ;FLASH.h: 492: 0xDA,
[; ;FLASH.h: 493: 0xDA,
[; ;FLASH.h: 494: 0xDA,
[; ;FLASH.h: 495: 0xDA,
[; ;FLASH.h: 496: 0xDA,
[; ;FLASH.h: 497: 0xDA,
[; ;FLASH.h: 498: 0xDA,
[; ;FLASH.h: 499: 0xDA,
[; ;FLASH.h: 500: 0xDA,
[; ;FLASH.h: 501: 0xDA,
[; ;FLASH.h: 502: 0xDA,
[; ;FLASH.h: 503: 0xDA,
[; ;FLASH.h: 504: 0xDA,
[; ;FLASH.h: 505: 0xDA,
[; ;FLASH.h: 506: 0xDA,
[; ;FLASH.h: 507: 0xDA,
[; ;FLASH.h: 508: 0xDA,
[; ;FLASH.h: 509: 0xDA,
[; ;FLASH.h: 510: 0xDA,
[; ;FLASH.h: 511: 0xDA,
[; ;FLASH.h: 512: 0xDA,
[; ;FLASH.h: 513: 0xDA,
[; ;FLASH.h: 514: 0xDA,
[; ;FLASH.h: 515: 0xDA,
[; ;FLASH.h: 516: 0xDA,
[; ;FLASH.h: 517: 0xDA,
[; ;FLASH.h: 518: 0xDA,
[; ;FLASH.h: 519: 0xDA,
[; ;FLASH.h: 520: 0xDA,
[; ;FLASH.h: 521: 0xDA,
[; ;FLASH.h: 522: 0xDA,
[; ;FLASH.h: 523: 0xDA,
[; ;FLASH.h: 524: 0xDA,
[; ;FLASH.h: 525: 0xDA,
[; ;FLASH.h: 526: 0xDA,
[; ;FLASH.h: 527: 0xDA,
[; ;FLASH.h: 528: 0xDA,
[; ;FLASH.h: 529: 0xDA,
[; ;FLASH.h: 530: 0xDA,
[; ;FLASH.h: 531: 0xDA,
[; ;FLASH.h: 532: 0xDA,
[; ;FLASH.h: 533: 0xDA,
[; ;FLASH.h: 534: 0xDA,
[; ;FLASH.h: 535: 0xDA,
[; ;FLASH.h: 536: 0xDA,
[; ;FLASH.h: 537: 0xDA,
[; ;FLASH.h: 538: 0xDA,
[; ;FLASH.h: 539: 0xDA,
[; ;FLASH.h: 540: 0xDA,
[; ;FLASH.h: 541: 0xDA,
[; ;FLASH.h: 542: 0xDA,
[; ;FLASH.h: 543: 0xDA,
[; ;FLASH.h: 544: 0xDA,
[; ;FLASH.h: 545: 0xDA,
[; ;FLASH.h: 546: 0xDA,
[; ;FLASH.h: 547: 0xDA,
[; ;FLASH.h: 548: 0xDA,
[; ;FLASH.h: 549: 0xDA,
[; ;FLASH.h: 550: 0xDA,
[; ;FLASH.h: 551: 0xDA,
[; ;FLASH.h: 552: 0xDA,
[; ;FLASH.h: 553: 0xDA,
[; ;FLASH.h: 554: 0xDA,
[; ;FLASH.h: 555: 0xDA,
[; ;FLASH.h: 556: 0xDA,
[; ;FLASH.h: 557: 0xDA,
[; ;FLASH.h: 558: 0xDA,
[; ;FLASH.h: 559: 0xDA,
[; ;FLASH.h: 560: 0xDA,
[; ;FLASH.h: 561: 0xDA,
[; ;FLASH.h: 562: 0xDA,
[; ;FLASH.h: 563: 0xDA,
[; ;FLASH.h: 564: 0xDA,
[; ;FLASH.h: 565: 0xDA,
[; ;FLASH.h: 566: 0xDA,
[; ;FLASH.h: 567: 0xDA,
[; ;FLASH.h: 568: 0xDA,
[; ;FLASH.h: 569: 0xDA,
[; ;FLASH.h: 570: 0xDA,
[; ;FLASH.h: 571: 0xDA,
[; ;FLASH.h: 572: 0xDA,
[; ;FLASH.h: 573: 0xDA,
[; ;FLASH.h: 574: 0xDA,
[; ;FLASH.h: 575: 0xDA,
[; ;FLASH.h: 576: 0xDA,
[; ;FLASH.h: 577: 0xDA,
[; ;FLASH.h: 578: 0xDA,
[; ;FLASH.h: 579: 0xDA,
[; ;FLASH.h: 580: 0xDA,
[; ;FLASH.h: 581: 0xDA,
[; ;FLASH.h: 582: 0xDA,
[; ;FLASH.h: 583: 0xDA,
[; ;FLASH.h: 584: 0xDA,
[; ;FLASH.h: 585: 0xDA,
[; ;FLASH.h: 586: 0xDA,
[; ;FLASH.h: 587: 0xDA,
[; ;FLASH.h: 588: 0xDA,
[; ;FLASH.h: 589: 0xDA,
[; ;FLASH.h: 590: 0xDA,
[; ;FLASH.h: 591: 0xDA,
[; ;FLASH.h: 592: 0xDA,
[; ;FLASH.h: 593: 0xDA,
[; ;FLASH.h: 594: 0xDA,
[; ;FLASH.h: 595: 0xDA,
[; ;FLASH.h: 596: 0xDA,
[; ;FLASH.h: 597: 0xDA,
[; ;FLASH.h: 598: 0xDA,
[; ;FLASH.h: 599: 0xDA,
[; ;FLASH.h: 600: 0xDA,
[; ;FLASH.h: 601: 0xDA,
[; ;FLASH.h: 602: 0xDA,
[; ;FLASH.h: 603: 0xDA,
[; ;FLASH.h: 604: 0xDA,
[; ;FLASH.h: 605: 0xDA,
[; ;FLASH.h: 606: 0xDA,
[; ;FLASH.h: 607: 0xDA,
[; ;FLASH.h: 608: 0xDA,
[; ;FLASH.h: 609: 0xDA,
[; ;FLASH.h: 610: 0xDA,
[; ;FLASH.h: 611: 0xDA,
[; ;FLASH.h: 612: 0xDA,
[; ;FLASH.h: 613: 0xDA,
[; ;FLASH.h: 614: };
[; ;FLASH.h: 619: extern unsigned char Flash_Status;
[; ;FLASH.h: 628: void InitFlash(void);
[; ;FLASH.h: 629: void FSH_EraseBlock(unsigned long Address);
[; ;FLASH.h: 630: unsigned char FSH_Write_IR_RF(void);
[; ;FLASH.h: 631: void FSH_AddressToBlock(unsigned long Address);
[; ;FLASH.h: 632: void FSH_WriteIntArray(const unsigned int* ConstArray, unsigned int* Array);
[; ;FLASH.h: 633: unsigned char FSH_VerifyWriteIntArray(const unsigned int* ConstArray, unsigned int* Array);
[; ;BUTTON.h: 64: extern volatile unsigned char Button_Data;
[; ;BUTTON.h: 65: extern unsigned char ButtonValue_prev;
[; ;BUTTON.h: 66: extern unsigned char ButtonChange;
[; ;BUTTON.h: 75: void InitButton(void);
[; ;BUTTON.h: 76: void BUT_IR_PinChangeInt(unsigned char state);
[; ;BUTTON.h: 77: unsigned char BUT_ReadButton(void);
"46 IR.c
[v _IR_Data `Vuc ~T0 @X0 1 e ]
[i _IR_Data
-> -> 0 `i `uc
]
[; ;IR.c: 46: volatile unsigned char IR_Data = 0;
"47
[v _IR_DataTiming `ui ~T0 @X0 -> 96 `i e ]
[; ;IR.c: 47: unsigned int IR_DataTiming[96];
"48
[v _IR_DataHolder1 `ui ~T0 @X0 -> 96 `i e ]
[; ;IR.c: 48: unsigned int IR_DataHolder1[96];
"49
[v _IR_DataPlace `uc ~T0 @X0 1 e ]
[i _IR_DataPlace
-> -> 0 `i `uc
]
[; ;IR.c: 49: unsigned char IR_DataPlace = 0;
"50
[v _IRStarted `uc ~T0 @X0 1 e ]
[i _IRStarted
-> -> 0 `i `uc
]
[; ;IR.c: 50: unsigned char IRStarted = 0;
"51
[v _IR_SyncLow `ui ~T0 @X0 1 e ]
[i _IR_SyncLow
-> -> 0 `i `ui
]
[; ;IR.c: 51: unsigned int IR_SyncLow = 0;
"52
[v _IR_SyncHigh `ui ~T0 @X0 1 e ]
[i _IR_SyncHigh
-> -> 0 `i `ui
]
[; ;IR.c: 52: unsigned int IR_SyncHigh = 0;
"53
[v _IR_Saved `uc ~T0 @X0 1 e ]
[i _IR_Saved
-> -> 91 `i `uc
]
[; ;IR.c: 53: unsigned char IR_Saved = 91;
"54
[v _IR_CodeSize `uc ~T0 @X0 1 e ]
[i _IR_CodeSize
-> -> 0 `i `uc
]
[; ;IR.c: 54: unsigned char IR_CodeSize = 0;
"55
[v _IRValue_prev `uc ~T0 @X0 1 e ]
[i _IRValue_prev
-> -> 0 `i `uc
]
[; ;IR.c: 55: unsigned char IRValue_prev = 0;
"56
[v _IRChange `uc ~T0 @X0 1 e ]
[i _IRChange
-> -> 0 `i `uc
]
[; ;IR.c: 56: unsigned char IRChange = 0;
"57
[v _IRProgramCodeNumber `uc ~T0 @X0 1 e ]
[i _IRProgramCodeNumber
-> -> 0 `i `uc
]
[; ;IR.c: 57: unsigned char IRProgramCodeNumber = 0;
"72
[v _InitIR `(v ~T0 @X0 1 ef ]
"73
{
[; ;IR.c: 72: void InitIR(void)
[; ;IR.c: 73: {
[e :U _InitIR ]
[f ]
[; ;IR.c: 74: MSC_CleanBufferInt(&IR_DataTiming,96);
"74
[e ( _MSC_CleanBufferInt (2 , &U _IR_DataTiming -> -> 96 `i `ui ]
[; ;IR.c: 75: }
"75
[e :UE 394 ]
}
"82
[v _IR_ReadReceiver `(uc ~T0 @X0 1 ef ]
"83
{
[; ;IR.c: 82: unsigned char IR_ReadReceiver(void)
[; ;IR.c: 83: {
[e :U _IR_ReadReceiver ]
[f ]
"84
[v _value `uc ~T0 @X0 1 a ]
[; ;IR.c: 84: unsigned char value = PORTB;
[e = _value _PORTB ]
[; ;IR.c: 86: if(value & 0x10)
"86
[e $ ! != & -> _value `i -> 16 `i -> 0 `i 396  ]
[; ;IR.c: 87: {
"87
{
[; ;IR.c: 88: if(IRValue_prev == 0)
"88
[e $ ! == -> _IRValue_prev `i -> 0 `i 397  ]
[; ;IR.c: 89: {
"89
{
[; ;IR.c: 90: IRChange = 1;
"90
[e = _IRChange -> -> 1 `i `uc ]
"91
}
[e :U 397 ]
[; ;IR.c: 91: }
[; ;IR.c: 92: IRValue_prev = 1;
"92
[e = _IRValue_prev -> -> 1 `i `uc ]
[; ;IR.c: 93: return 1;
"93
[e ) -> -> 1 `i `uc ]
[e $UE 395  ]
"94
}
[e :U 396 ]
[; ;IR.c: 94: }
[; ;IR.c: 96: if(IRValue_prev == 1)
"96
[e $ ! == -> _IRValue_prev `i -> 1 `i 398  ]
[; ;IR.c: 97: {
"97
{
[; ;IR.c: 98: IRChange = 1;
"98
[e = _IRChange -> -> 1 `i `uc ]
"99
}
[e :U 398 ]
[; ;IR.c: 99: }
[; ;IR.c: 100: IRValue_prev = 0;
"100
[e = _IRValue_prev -> -> 0 `i `uc ]
[; ;IR.c: 101: return 0;
"101
[e ) -> -> 0 `i `uc ]
[e $UE 395  ]
[; ;IR.c: 102: }
"102
[e :UE 395 ]
}
"109
[v _IR_ResetData `(v ~T0 @X0 1 ef ]
"110
{
[; ;IR.c: 109: void IR_ResetData(void)
[; ;IR.c: 110: {
[e :U _IR_ResetData ]
[f ]
[; ;IR.c: 111: IR_DataPlace = 0;
"111
[e = _IR_DataPlace -> -> 0 `i `uc ]
[; ;IR.c: 112: IRStarted = 0;
"112
[e = _IRStarted -> -> 0 `i `uc ]
[; ;IR.c: 113: RF_Enable();
"113
[e ( _RF_Enable ..  ]
[; ;IR.c: 114: }
"114
[e :UE 399 ]
}
"121
[v _IR_CleanBuffer `(v ~T0 @X0 1 ef ]
"122
{
[; ;IR.c: 121: void IR_CleanBuffer(void)
[; ;IR.c: 122: {
[e :U _IR_CleanBuffer ]
[f ]
[; ;IR.c: 123: MSC_CleanBufferInt(&IR_DataTiming,96);
"123
[e ( _MSC_CleanBufferInt (2 , &U _IR_DataTiming -> -> 96 `i `ui ]
[; ;IR.c: 124: }
"124
[e :UE 400 ]
}
"131
[v _IR_LoadCode `(v ~T0 @X0 1 ef ]
"132
{
[; ;IR.c: 131: void IR_LoadCode(void)
[; ;IR.c: 132: {
[e :U _IR_LoadCode ]
[f ]
"133
[v _Low1 `d ~T0 @X0 1 a ]
[; ;IR.c: 133: double Low1 = 0.0;
[e = _Low1 .0.0 ]
"134
[v _High1 `d ~T0 @X0 1 a ]
[; ;IR.c: 134: double High1 = 0.0;
[e = _High1 .0.0 ]
"135
[v _Low2 `d ~T0 @X0 1 a ]
[; ;IR.c: 135: double Low2 = 0.0;
[e = _Low2 .0.0 ]
"136
[v _High2 `d ~T0 @X0 1 a ]
[; ;IR.c: 136: double High2 = 0.0;
[e = _High2 .0.0 ]
"137
[v _LowBound `d ~T0 @X0 1 a ]
[; ;IR.c: 137: double LowBound = 0.0;
[e = _LowBound .0.0 ]
"138
[v _HighBound `d ~T0 @X0 1 a ]
[; ;IR.c: 138: double HighBound = 0.0;
[e = _HighBound .0.0 ]
"139
[v _CodeSize1 `uc ~T0 @X0 1 a ]
"140
[v _CodeSize2 `uc ~T0 @X0 1 a ]
[; ;IR.c: 139: unsigned char CodeSize1;
[; ;IR.c: 140: unsigned char CodeSize2;
[; ;IR.c: 142: Low1 = (double)IR_SavedTiming0[0] * (1.0 - 0.3);
"142
[e = _Low1 * -> *U + &U _IR_SavedTiming0 * -> -> -> 0 `i `ui `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux `d - .1.0 .0.3 ]
[; ;IR.c: 143: High1= (double)IR_SavedTiming0[0] * (1.0 + 0.3);
"143
[e = _High1 * -> *U + &U _IR_SavedTiming0 * -> -> -> 0 `i `ui `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux `d + .1.0 .0.3 ]
[; ;IR.c: 145: Low2 = (double)IR_SavedTiming1[0] * (1.0 - 0.3);
"145
[e = _Low2 * -> *U + &U _IR_SavedTiming1 * -> -> -> 0 `i `ui `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux `d - .1.0 .0.3 ]
[; ;IR.c: 146: High2= (double)IR_SavedTiming1[0] * (1.0 + 0.3);
"146
[e = _High2 * -> *U + &U _IR_SavedTiming1 * -> -> -> 0 `i `ui `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux `d + .1.0 .0.3 ]
[; ;IR.c: 148: LowBound = Low1;
"148
[e = _LowBound _Low1 ]
[; ;IR.c: 149: if(Low2 < LowBound)
"149
[e $ ! < _Low2 _LowBound 402  ]
[; ;IR.c: 150: {
"150
{
[; ;IR.c: 151: LowBound = Low2;
"151
[e = _LowBound _Low2 ]
"152
}
[e :U 402 ]
[; ;IR.c: 152: }
[; ;IR.c: 153: if(LowBound < 6000)
"153
[e $ ! < _LowBound -> -> 6000 `i `d 403  ]
[; ;IR.c: 154: {
"154
{
[; ;IR.c: 155: LowBound = 6000;
"155
[e = _LowBound -> -> 6000 `i `d ]
"156
}
[e :U 403 ]
[; ;IR.c: 156: }
[; ;IR.c: 158: HighBound = High1;
"158
[e = _HighBound _High1 ]
[; ;IR.c: 159: if(High2 < HighBound)
"159
[e $ ! < _High2 _HighBound 404  ]
[; ;IR.c: 160: {
"160
{
[; ;IR.c: 161: HighBound = High2;
"161
[e = _HighBound _High2 ]
"162
}
[e :U 404 ]
[; ;IR.c: 162: }
[; ;IR.c: 163: if(HighBound < 10000)
"163
[e $ ! < _HighBound -> -> 10000 `i `d 405  ]
[; ;IR.c: 164: {
"164
{
[; ;IR.c: 165: HighBound = 10000;
"165
[e = _HighBound -> -> 10000 `i `d ]
"166
}
[e :U 405 ]
[; ;IR.c: 166: }
[; ;IR.c: 168: IR_SyncLow = (unsigned int) LowBound;
"168
[e = _IR_SyncLow -> _LowBound `ui ]
[; ;IR.c: 169: IR_SyncHigh = (unsigned int) HighBound;
"169
[e = _IR_SyncHigh -> _HighBound `ui ]
[; ;IR.c: 171: CodeSize1 = IR_CalculateCodesize(&IR_SavedTiming0[0]);
"171
[e = _CodeSize1 ( _IR_CalculateCodesize (1 &U *U + &U _IR_SavedTiming0 * -> -> -> 0 `i `ui `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux ]
[; ;IR.c: 172: CodeSize2 = IR_CalculateCodesize(&IR_SavedTiming1[0]);
"172
[e = _CodeSize2 ( _IR_CalculateCodesize (1 &U *U + &U _IR_SavedTiming1 * -> -> -> 0 `i `ui `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux ]
[; ;IR.c: 174: IR_CodeSize = CodeSize1;
"174
[e = _IR_CodeSize _CodeSize1 ]
[; ;IR.c: 175: if(IR_CodeSize < CodeSize2)
"175
[e $ ! < -> _IR_CodeSize `i -> _CodeSize2 `i 406  ]
[; ;IR.c: 176: {
"176
{
[; ;IR.c: 177: IR_CodeSize = CodeSize2;
"177
[e = _IR_CodeSize _CodeSize2 ]
"178
}
[e :U 406 ]
[; ;IR.c: 178: }
[; ;IR.c: 179: if(IR_CodeSize < 40)
"179
[e $ ! < -> _IR_CodeSize `i -> 40 `i 407  ]
[; ;IR.c: 180: {
"180
{
[; ;IR.c: 181: IR_CodeSize = 40;
"181
[e = _IR_CodeSize -> -> 40 `i `uc ]
"182
}
[e :U 407 ]
[; ;IR.c: 182: }
[; ;IR.c: 183: }
"183
[e :UE 401 ]
}
"190
[v _IR_CalculateCodesize `(uc ~T0 @X0 1 ef1`*Cui ]
"191
{
[; ;IR.c: 190: unsigned char IR_CalculateCodesize(const unsigned int* Code)
[; ;IR.c: 191: {
[e :U _IR_CalculateCodesize ]
"190
[v _Code `*Cui ~T0 @X0 1 r1 ]
"191
[f ]
"192
[v _i `uc ~T0 @X0 1 a ]
[; ;IR.c: 192: unsigned char i;
[; ;IR.c: 194: for(i=0; i<96;i++)
"194
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 96 `i 409  ]
[e $U 410  ]
"195
[e :U 409 ]
[; ;IR.c: 195: {
{
[; ;IR.c: 196: if(Code[i] == 0)
"196
[e $ ! == *U + _Code * -> _i `ux -> -> # *U _Code `ui `ux -> -> 0 `i `ui 412  ]
[; ;IR.c: 197: {
"197
{
[; ;IR.c: 198: return i;
"198
[e ) _i ]
[e $UE 408  ]
"199
}
[e :U 412 ]
"200
}
"194
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 96 `i 409  ]
[e :U 410 ]
"200
}
[; ;IR.c: 199: }
[; ;IR.c: 200: }
[; ;IR.c: 201: return 96;
"201
[e ) -> -> 96 `i `uc ]
[e $UE 408  ]
[; ;IR.c: 202: }
"202
[e :UE 408 ]
}
"210
[v _IR_CheckCode `(uc ~T0 @X0 1 ef ]
"211
{
[; ;IR.c: 210: unsigned char IR_CheckCode(void)
[; ;IR.c: 211: {
[e :U _IR_CheckCode ]
[f ]
"212
[v _i `uc ~T0 @X0 1 a ]
"213
[v _Low `d ~T0 @X0 1 a ]
[; ;IR.c: 212: unsigned char i;
[; ;IR.c: 213: double Low = 0.0;
[e = _Low .0.0 ]
"214
[v _High `d ~T0 @X0 1 a ]
[; ;IR.c: 214: double High = 0.0;
[e = _High .0.0 ]
"215
[v _data `ui ~T0 @X0 1 a ]
[; ;IR.c: 215: unsigned int data;
[; ;IR.c: 217: if(System_State == 8)
"217
[e $ ! == -> _System_State `i -> 8 `i 414  ]
[; ;IR.c: 218: {
"218
{
[; ;IR.c: 219: for(i=0; i<IR_CodeSize;i++)
"219
{
[e = _i -> -> 0 `i `uc ]
[e $U 418  ]
"220
[e :U 415 ]
[; ;IR.c: 220: {
{
[; ;IR.c: 221: data = IR_SavedTiming0[i];
"221
[e = _data *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux ]
[; ;IR.c: 222: Low = (double)data;
"222
[e = _Low -> _data `d ]
[; ;IR.c: 223: if(IR_SavedTiming0[i] > 4000)
"223
[e $ ! > *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux -> -> 4000 `i `ui 419  ]
[; ;IR.c: 224: {
"224
{
[; ;IR.c: 225: Low = (double)IR_SavedTiming0[i] * (1.0 - 0.3);
"225
[e = _Low * -> *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux `d - .1.0 .0.3 ]
[; ;IR.c: 226: High = (double)IR_SavedTiming0[i] * (1.0 + 0.3);
"226
[e = _High * -> *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux `d + .1.0 .0.3 ]
"227
}
[; ;IR.c: 227: }
[e $U 420  ]
"228
[e :U 419 ]
[; ;IR.c: 228: else if(IR_SavedTiming0[i] <= 4000 && IR_SavedTiming0[i] > 1000)
[e $ ! && <= *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux -> -> 4000 `i `ui > *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux -> -> 1000 `i `ui 421  ]
[; ;IR.c: 229: {
"229
{
[; ;IR.c: 230: Low = (double)IR_SavedTiming0[i] * (1.0 - 0.75);
"230
[e = _Low * -> *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux `d - .1.0 .0.75 ]
[; ;IR.c: 231: High = (double)IR_SavedTiming0[i] * (1.0 + 0.75);
"231
[e = _High * -> *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux `d + .1.0 .0.75 ]
"232
}
[; ;IR.c: 232: }
[e $U 422  ]
"233
[e :U 421 ]
[; ;IR.c: 233: else
[; ;IR.c: 234: {
"234
{
[; ;IR.c: 235: Low = (double)IR_SavedTiming0[i] * (1.0 - 1.1);
"235
[e = _Low * -> *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux `d - .1.0 .1.1 ]
[; ;IR.c: 236: High = (double)IR_SavedTiming0[i] * (1.0 + 1.1);
"236
[e = _High * -> *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux `d + .1.0 .1.1 ]
"237
}
[e :U 422 ]
[e :U 420 ]
[; ;IR.c: 237: }
[; ;IR.c: 239: if((double)IR_DataTiming[i] < Low || (double)IR_DataTiming[i] > High )
"239
[e $ ! || < -> *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux `d _Low > -> *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux `d _High 423  ]
[; ;IR.c: 240: {
"240
{
[; ;IR.c: 241: if(IR_SavedTiming0[i] == 0)
"241
[e $ ! == *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux -> -> 0 `i `ui 424  ]
[; ;IR.c: 242: {
"242
{
[; ;IR.c: 243: return 1;
"243
[e ) -> -> 1 `i `uc ]
[e $UE 413  ]
"244
}
[e :U 424 ]
[; ;IR.c: 244: }
[; ;IR.c: 245: break;
"245
[e $U 416  ]
"246
}
[e :U 423 ]
[; ;IR.c: 246: }
[; ;IR.c: 247: if(i == (IR_CodeSize -1))
"247
[e $ ! == -> _i `i - -> _IR_CodeSize `i -> 1 `i 425  ]
[; ;IR.c: 248: {
"248
{
[; ;IR.c: 249: return 1;
"249
[e ) -> -> 1 `i `uc ]
[e $UE 413  ]
"250
}
[e :U 425 ]
"251
}
"219
[e ++ _i -> -> 1 `i `uc ]
[e :U 418 ]
[e $ < -> _i `i -> _IR_CodeSize `i 415  ]
[e :U 416 ]
"251
}
[; ;IR.c: 250: }
[; ;IR.c: 251: }
[; ;IR.c: 252: for(i=0; i<IR_CodeSize;i++)
"252
{
[e = _i -> -> 0 `i `uc ]
[e $U 429  ]
"253
[e :U 426 ]
[; ;IR.c: 253: {
{
[; ;IR.c: 254: if(IR_SavedTiming1[i] > 4000)
"254
[e $ ! > *U + &U _IR_SavedTiming1 * -> _i `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux -> -> 4000 `i `ui 430  ]
[; ;IR.c: 255: {
"255
{
[; ;IR.c: 256: Low = (double)IR_SavedTiming1[i] * (1.0 - 0.3);
"256
[e = _Low * -> *U + &U _IR_SavedTiming1 * -> _i `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux `d - .1.0 .0.3 ]
[; ;IR.c: 257: High = (double)IR_SavedTiming1[i] * (1.0 + 0.3);
"257
[e = _High * -> *U + &U _IR_SavedTiming1 * -> _i `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux `d + .1.0 .0.3 ]
"258
}
[; ;IR.c: 258: }
[e $U 431  ]
"259
[e :U 430 ]
[; ;IR.c: 259: else if(IR_SavedTiming0[i] <= 4000 && IR_SavedTiming0[i] > 1000)
[e $ ! && <= *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux -> -> 4000 `i `ui > *U + &U _IR_SavedTiming0 * -> _i `ux -> -> # *U &U _IR_SavedTiming0 `ui `ux -> -> 1000 `i `ui 432  ]
[; ;IR.c: 260: {
"260
{
[; ;IR.c: 261: Low = (double)IR_SavedTiming1[i] * (1.0 - 0.75);
"261
[e = _Low * -> *U + &U _IR_SavedTiming1 * -> _i `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux `d - .1.0 .0.75 ]
[; ;IR.c: 262: High = (double)IR_SavedTiming1[i] * (1.0 + 0.75);
"262
[e = _High * -> *U + &U _IR_SavedTiming1 * -> _i `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux `d + .1.0 .0.75 ]
"263
}
[; ;IR.c: 263: }
[e $U 433  ]
"264
[e :U 432 ]
[; ;IR.c: 264: else
[; ;IR.c: 265: {
"265
{
[; ;IR.c: 266: Low = (double)IR_SavedTiming1[i] * (1.0 - 1.1);
"266
[e = _Low * -> *U + &U _IR_SavedTiming1 * -> _i `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux `d - .1.0 .1.1 ]
[; ;IR.c: 267: High = (double)IR_SavedTiming1[i] * (1.0 + 1.1);
"267
[e = _High * -> *U + &U _IR_SavedTiming1 * -> _i `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux `d + .1.0 .1.1 ]
"268
}
[e :U 433 ]
[e :U 431 ]
[; ;IR.c: 268: }
[; ;IR.c: 270: if((double)IR_DataTiming[i] < Low || (double)IR_DataTiming[i] > High )
"270
[e $ ! || < -> *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux `d _Low > -> *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux `d _High 434  ]
[; ;IR.c: 271: {
"271
{
[; ;IR.c: 272: if(IR_SavedTiming1[i] == 0)
"272
[e $ ! == *U + &U _IR_SavedTiming1 * -> _i `ux -> -> # *U &U _IR_SavedTiming1 `ui `ux -> -> 0 `i `ui 435  ]
[; ;IR.c: 273: {
"273
{
[; ;IR.c: 274: return 1;
"274
[e ) -> -> 1 `i `uc ]
[e $UE 413  ]
"275
}
[e :U 435 ]
[; ;IR.c: 275: }
[; ;IR.c: 276: return 0;
"276
[e ) -> -> 0 `i `uc ]
[e $UE 413  ]
"277
}
[e :U 434 ]
[; ;IR.c: 277: }
[; ;IR.c: 278: if(i == (IR_CodeSize -1))
"278
[e $ ! == -> _i `i - -> _IR_CodeSize `i -> 1 `i 436  ]
[; ;IR.c: 279: {
"279
{
[; ;IR.c: 280: return 1;
"280
[e ) -> -> 1 `i `uc ]
[e $UE 413  ]
"281
}
[e :U 436 ]
"282
}
"252
[e ++ _i -> -> 1 `i `uc ]
[e :U 429 ]
[e $ < -> _i `i -> _IR_CodeSize `i 426  ]
[e :U 427 ]
"282
}
"283
}
[; ;IR.c: 281: }
[; ;IR.c: 282: }
[; ;IR.c: 283: }
[e $U 437  ]
"284
[e :U 414 ]
[; ;IR.c: 284: else
[; ;IR.c: 285: {
"285
{
[; ;IR.c: 286: if(IR_DataPlace >= 40)
"286
[e $ ! >= -> _IR_DataPlace `i -> 40 `i 438  ]
[; ;IR.c: 287: {
"287
{
[; ;IR.c: 288: for(i=0;i<IR_DataPlace;i++)
"288
{
[e = _i -> -> 0 `i `uc ]
[e $U 442  ]
"289
[e :U 439 ]
[; ;IR.c: 289: {
{
[; ;IR.c: 290: if(IR_DataTiming[i] < 40)
"290
[e $ ! < *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux -> -> 40 `i `ui 443  ]
[; ;IR.c: 291: {
"291
{
[; ;IR.c: 293: return 0;
"293
[e ) -> -> 0 `i `uc ]
[e $UE 413  ]
"294
}
[; ;IR.c: 294: }
[e $U 444  ]
"295
[e :U 443 ]
[; ;IR.c: 295: else if(IR_DataTiming[i] < 200)
[e $ ! < *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux -> -> 200 `i `ui 445  ]
[; ;IR.c: 296: {
"296
{
[; ;IR.c: 297: IR_DataTiming[i] +=350;
"297
[e =+ *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux -> -> 350 `i `ui ]
"298
}
[; ;IR.c: 298: }
[e $U 446  ]
"299
[e :U 445 ]
[; ;IR.c: 299: else if(IR_DataTiming[i] < 320)
[e $ ! < *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux -> -> 320 `i `ui 447  ]
[; ;IR.c: 300: {
"300
{
[; ;IR.c: 301: IR_DataTiming[i] +=150;
"301
[e =+ *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux -> -> 150 `i `ui ]
"302
}
[e :U 447 ]
"303
[e :U 446 ]
[e :U 444 ]
}
"288
[e ++ _i -> -> 1 `i `uc ]
[e :U 442 ]
[e $ < -> _i `i -> _IR_DataPlace `i 439  ]
[e :U 440 ]
"303
}
[; ;IR.c: 302: }
[; ;IR.c: 303: }
[; ;IR.c: 304: for(i=IR_DataPlace;i<96;i++)
"304
{
[e = _i _IR_DataPlace ]
[e $ < -> _i `i -> 96 `i 448  ]
[e $U 449  ]
"305
[e :U 448 ]
[; ;IR.c: 305: {
{
[; ;IR.c: 307: IR_DataTiming[i] = 0;
"307
[e = *U + &U _IR_DataTiming * -> _i `ux -> -> # *U &U _IR_DataTiming `ui `ux -> -> 0 `i `ui ]
"308
}
"304
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 96 `i 448  ]
[e :U 449 ]
"308
}
[; ;IR.c: 308: }
[; ;IR.c: 311: IR_Saved = 90;
"311
[e = _IR_Saved -> -> 90 `i `uc ]
[; ;IR.c: 312: Flash_Status = FSH_Write_IR_RF();
"312
[e = _Flash_Status ( _FSH_Write_IR_RF ..  ]
[; ;IR.c: 313: if(Flash_Status)
"313
[e $ ! != -> _Flash_Status `i -> -> -> 0 `i `uc `i 451  ]
[; ;IR.c: 314: {
"314
{
[; ;IR.c: 315: IRProgramCodeNumber++;
"315
[e ++ _IRProgramCodeNumber -> -> 1 `i `uc ]
[; ;IR.c: 316: if(IRProgramCodeNumber > 1)
"316
[e $ ! > -> _IRProgramCodeNumber `i -> 1 `i 452  ]
[; ;IR.c: 317: {
"317
{
[; ;IR.c: 318: IRProgramCodeNumber = 0;
"318
[e = _IRProgramCodeNumber -> -> 0 `i `uc ]
"319
}
[e :U 452 ]
[; ;IR.c: 319: }
[; ;IR.c: 320: IR_LoadCode();
"320
[e ( _IR_LoadCode ..  ]
"321
}
[e :U 451 ]
[; ;IR.c: 321: }
[; ;IR.c: 322: System_State = 8;
"322
[e = _System_State -> -> 8 `i `uc ]
"323
}
[e :U 438 ]
[; ;IR.c: 323: }
[; ;IR.c: 324: return 0;
"324
[e ) -> -> 0 `i `uc ]
[e $UE 413  ]
"325
}
[e :U 437 ]
[; ;IR.c: 325: }
[; ;IR.c: 326: return 0;
"326
[e ) -> -> 0 `i `uc ]
[e $UE 413  ]
[; ;IR.c: 327: }
"327
[e :UE 413 ]
}
