// Seed: 2086096817
module module_0 (
    input tri1 id_0
    , id_6,
    output tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri0 id_4
);
  id_7 :
  assert property (@(posedge id_0) 1)
  else for (id_6 = 1; 1; id_3 = 1) @(id_0 != 1 or posedge 1);
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wor id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_1 = id_2;
  module_0(
      id_0, id_1, id_1, id_8, id_3
  );
endmodule
