ARM S0091
"DMBdWW Rfe PosRR DpAddrdR DpDatadW Wse"
Cycle=Rfe PosRR DpAddrdR DpDatadW Wse DMBdWW
Relax=[Wse,DMBdWW,Rfe]
Safe=PosRR DpAddrdR DpDatadW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=DMBdWW Rfe PosRR DpAddrdR DpDatadW Wse
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1              ;
 MOV R0,#2    | LDR R0,[%y1]    ;
 STR R0,[%x0] | LDR R1,[%y1]    ;
 DMB          | EOR R2,R1,R1    ;
 MOV R1,#1    | LDR R3,[R2,%z1] ;
 STR R1,[%y0] | EOR R4,R3,R3    ;
              | ADD R4,R4,#1    ;
              | STR R4,[%x1]    ;
exists
(x=2 /\ 1:R0=1)
