// Seed: 4142580539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_11;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output logic id_4,
    input  wor   id_5,
    input  tri0  id_6,
    input  uwire id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  always @(posedge -1 or posedge -1) id_4 = (1);
endmodule
